Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jan  4 19:52:36 2021
| Host             : Zeng-Desktop running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.859        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.708        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.6         |
| Junction Temperature (C) | 46.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.074 |        4 |       --- |             --- |
| Slice Logic              |     0.022 |    15010 |       --- |             --- |
|   LUT as Logic           |     0.016 |     3254 |     53200 |            6.12 |
|   LUT as Shift Register  |     0.003 |     1209 |     17400 |            6.95 |
|   Register               |     0.002 |     7722 |    106400 |            7.26 |
|   CARRY4                 |    <0.001 |      125 |     13300 |            0.94 |
|   F7/F8 Muxes            |    <0.001 |       75 |     53200 |            0.14 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |     0.000 |     1100 |       --- |             --- |
| Signals                  |     0.043 |    10827 |       --- |             --- |
| Block RAM                |     0.019 |       48 |       140 |           34.29 |
| DSPs                     |     0.025 |       24 |       220 |           10.91 |
| I/O                      |    <0.001 |        9 |       125 |            7.20 |
| PS7                      |     1.526 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.859 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.199 |       0.181 |      0.018 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |             4.2 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                          | Power (W) |
+---------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                              |     1.708 |
|   dbg_hub                                                                                                     |     0.005 |
|     inst                                                                                                      |     0.005 |
|       BSCANID.u_xsdbm_id                                                                                      |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                                                  |     0.004 |
|           U_ICON_INTERFACE                                                                                    |     0.003 |
|             U_CMD1                                                                                            |    <0.001 |
|             U_CMD2                                                                                            |    <0.001 |
|             U_CMD3                                                                                            |    <0.001 |
|             U_CMD4                                                                                            |    <0.001 |
|             U_CMD5                                                                                            |    <0.001 |
|             U_CMD6_RD                                                                                         |    <0.001 |
|               U_RD_FIFO                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                         |    <0.001 |
|                   inst_fifo_gen                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                              |    <0.001 |
|                       grf.rf                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                           gras.rsts                                                                           |    <0.001 |
|                           rpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                           gwas.wsts                                                                           |    <0.001 |
|                           wpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         rstblk                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|             U_CMD6_WR                                                                                         |    <0.001 |
|               U_WR_FIFO                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                         |    <0.001 |
|                   inst_fifo_gen                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                              |    <0.001 |
|                       grf.rf                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                           gras.rsts                                                                           |    <0.001 |
|                           rpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                           gwas.wsts                                                                           |    <0.001 |
|                           wpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         rstblk                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|             U_CMD7_CTL                                                                                        |    <0.001 |
|             U_CMD7_STAT                                                                                       |    <0.001 |
|             U_STATIC_STATUS                                                                                   |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                           |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                      |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                               |     0.001 |
|             U_RD_ABORT_FLAG                                                                                   |    <0.001 |
|             U_RD_REQ_FLAG                                                                                     |    <0.001 |
|             U_TIMER                                                                                           |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                      |    <0.001 |
|           U_CMD                                                                                               |    <0.001 |
|           U_STAT                                                                                              |    <0.001 |
|           U_SYNC                                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                       |    <0.001 |
|   design_1_i                                                                                                  |     1.703 |
|     PDM_decoder_0                                                                                             |     0.112 |
|       inst                                                                                                    |     0.112 |
|         PDM_decoder_v1_0_S00_AXI_inst                                                                         |     0.112 |
|           PDM_decoder_8ch_inst                                                                                |     0.110 |
|             PDM_decoder_1                                                                                     |     0.017 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.009 |
|                 U0                                                                                            |     0.009 |
|                   i_synth                                                                                     |     0.009 |
|                     decimator.decimation_filter                                                               |     0.009 |
|                       comb                                                                                    |     0.003 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.003 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |     0.001 |
|                       gen_comb_in_dly                                                                         |     0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.003 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.003 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |     0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |     0.002 |
|               fir0                                                                                            |     0.008 |
|                 U0                                                                                            |     0.008 |
|                   i_synth                                                                                     |     0.008 |
|                     g_single_rate.i_single_rate                                                               |     0.008 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.003 |
|                         i_addsub_mult_accum                                                                   |     0.003 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_2                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.006 |
|                 U0                                                                                            |     0.006 |
|                   i_synth                                                                                     |     0.006 |
|                     decimator.decimation_filter                                                               |     0.006 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.008 |
|                 U0                                                                                            |     0.008 |
|                   i_synth                                                                                     |     0.008 |
|                     g_single_rate.i_single_rate                                                               |     0.008 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.002 |
|                         i_addsub_mult_accum                                                                   |     0.002 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_3                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.006 |
|                 U0                                                                                            |     0.006 |
|                   i_synth                                                                                     |     0.006 |
|                     decimator.decimation_filter                                                               |     0.006 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.002 |
|                         i_addsub_mult_accum                                                                   |     0.002 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_4                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.005 |
|                 U0                                                                                            |     0.005 |
|                   i_synth                                                                                     |     0.005 |
|                     decimator.decimation_filter                                                               |     0.005 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.002 |
|                         i_addsub_mult_accum                                                                   |     0.002 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_5                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.006 |
|                 U0                                                                                            |     0.006 |
|                   i_synth                                                                                     |     0.006 |
|                     decimator.decimation_filter                                                               |     0.006 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.002 |
|                         i_addsub_mult_accum                                                                   |     0.002 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_6                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.005 |
|                 U0                                                                                            |     0.005 |
|                   i_synth                                                                                     |     0.005 |
|                     decimator.decimation_filter                                                               |     0.005 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.003 |
|                         i_addsub_mult_accum                                                                   |     0.003 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_7                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.005 |
|                 U0                                                                                            |     0.005 |
|                   i_synth                                                                                     |     0.005 |
|                     decimator.decimation_filter                                                               |     0.005 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.002 |
|                         i_addsub_mult_accum                                                                   |     0.002 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             PDM_decoder_8                                                                                     |     0.013 |
|               PDM_convert_0                                                                                   |    <0.001 |
|               cic0                                                                                            |     0.005 |
|                 U0                                                                                            |     0.005 |
|                   i_synth                                                                                     |     0.005 |
|                     decimator.decimation_filter                                                               |     0.005 |
|                       comb                                                                                    |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|                       gen_comb_in_dly                                                                         |    <0.001 |
|                       gen_comb_nd_in_dly                                                                      |    <0.001 |
|                       gen_fixed_rate_ip.gen_data_in_dly                                                       |    <0.001 |
|                       int                                                                                     |     0.002 |
|                         gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                           gen_nd_out_dly                                                                      |    <0.001 |
|                           gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                           gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                           gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|               fir0                                                                                            |     0.007 |
|                 U0                                                                                            |     0.007 |
|                   i_synth                                                                                     |     0.007 |
|                     g_single_rate.i_single_rate                                                               |     0.007 |
|                       g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                         fifo0                                                                                 |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|                       g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem                            |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                         g_buff.i_buff                                                                         |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|                         g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                         g_individual.i_mem_a                                                                  |    <0.001 |
|                       g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.003 |
|                         i_addsub_mult_accum                                                                   |     0.003 |
|                       g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we                                           |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                       g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                       g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|             clk_div50_0                                                                                       |    <0.001 |
|     processing_system7_0                                                                                      |     1.527 |
|       inst                                                                                                    |     1.527 |
|     ps7_0_axi_periph                                                                                          |     0.011 |
|       s00_couplers                                                                                            |     0.011 |
|         auto_pc                                                                                               |     0.011 |
|           inst                                                                                                |     0.011 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                              |     0.011 |
|               RD.ar_channel_0                                                                                 |     0.002 |
|                 ar_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |     0.002 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                  |     0.002 |
|                 rd_data_fifo_0                                                                                |     0.001 |
|                 transaction_fifo_0                                                                            |    <0.001 |
|               SI_REG                                                                                          |     0.003 |
|                 ar.ar_pipe                                                                                    |    <0.001 |
|                 aw.aw_pipe                                                                                    |    <0.001 |
|                 b.b_pipe                                                                                      |    <0.001 |
|                 r.r_pipe                                                                                      |     0.001 |
|               WR.aw_channel_0                                                                                 |     0.002 |
|                 aw_cmd_fsm_0                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                              |     0.001 |
|                   incr_cmd_0                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                  |    <0.001 |
|     rst_ps7_0_240M                                                                                            |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |    <0.001 |
|         SEQ                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                         |    <0.001 |
|     system_ila_0                                                                                              |     0.054 |
|       inst                                                                                                    |     0.054 |
|         g_inst                                                                                                |    <0.001 |
|           inst                                                                                                |    <0.001 |
|             SLOT_0.inst_slot0                                                                                 |    <0.001 |
|         ila_lib                                                                                               |     0.054 |
|           inst                                                                                                |     0.054 |
|             ila_core_inst                                                                                     |     0.053 |
|               ila_trace_memory_inst                                                                           |     0.019 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                      |     0.019 |
|                   inst_blk_mem_gen                                                                            |     0.019 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.019 |
|                       valid.cstr                                                                              |     0.019 |
|                         bindec_a.bindec_inst_a                                                                |    <0.001 |
|                         has_mux_b.B                                                                           |    <0.001 |
|                         ramloop[0].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[10].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[11].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[12].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[13].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[14].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[15].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[16].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[17].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[18].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[19].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[20].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[21].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[22].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[23].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[24].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[25].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[26].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[27].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[28].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[29].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[30].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[31].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[32].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[33].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[34].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[35].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[36].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[37].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[38].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[39].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[3].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[40].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[41].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[42].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[43].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[44].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[45].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[46].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[47].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[4].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[5].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[6].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[7].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[8].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[9].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                  |     0.005 |
|                 U_CDONE                                                                                       |    <0.001 |
|                 U_NS0                                                                                         |    <0.001 |
|                 U_NS1                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                 |     0.005 |
|                   U_CMPRESET                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                        |    <0.001 |
|                     U_SCE                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                  |    <0.001 |
|                     U_SCRST                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                        |    <0.001 |
|                     U_WCE                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|               u_ila_regs                                                                                      |     0.014 |
|                 MU_SRL[0].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                                         |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                  |     0.003 |
|                 reg_15                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_16                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_17                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_18                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_19                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_1a                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_6                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_7                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_8                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_80                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_81                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_82                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_83                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_84                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_85                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_887                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_88d                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_890                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_9                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                |    <0.001 |
|                 arm_detection_inst                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                  |    <0.001 |
|                 halt_detection_inst                                                                           |    <0.001 |
|               u_trig                                                                                          |     0.005 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 U_TM                                                                                          |     0.005 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                                    |     0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |     0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                           |     0.005 |
|         slot_0_ar                                                                                             |     0.000 |
|         slot_0_aw                                                                                             |     0.000 |
|         slot_0_b                                                                                              |     0.000 |
|         slot_0_r                                                                                              |     0.000 |
|         slot_0_w                                                                                              |     0.000 |
+---------------------------------------------------------------------------------------------------------------+-----------+


