// Seed: 3003863971
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0();
  wire id_6;
  assign id_6 = id_2;
endmodule
module module_2 #(
    parameter id_11 = 32'd92,
    parameter id_12 = 32'd89
) (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output uwire id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    output logic id_8
);
  final begin
    if (id_2 == id_5) id_8 <= 1 != id_6;
    else assume (1);
  end
  xnor (id_3, id_4, id_5, id_6, id_7);
  id_10(
      .id_0(id_2), .id_1(1)
  ); module_0(); defparam id_11.id_12 = 1;
endmodule
