From: Eric Robert Peskin <atacs-bugs@shang.elen.utah.edu>
To: killpack@eng.utah.edu
Subject: Re: VHDL compiler (PR#155)
Date: Tue Jun 22 18:49:28 1999

ATACS now seems to compile the VHDL code you submitted fine... but the result
has CSC violations.  Is this correct behavior?

531 song:~/atacs/examples> pwd
/home/xia/peskin/atacs/examples
532 song:~/atacs/examples> ls -l `which atacs`
-rwxr-xr-x   1 peskin   utmp     11454019 Jun 22 12:58
/home/xia/peskin/atacs/src/atacs*
533 song:~/atacs/examples> atacs -ya killpack.vhd
ATACS VERSION 4.1
Logging session in:  atacs.log
Compiling killpack.vhd ... 
Storing process comp1_pro to comp1_pro.tel
killpack.vhd: line 226: warning: empty process!
Storing process env1_proc to env1_proc.tel
Storing process  to .tel
Storing process killpack to killpack.tel
Loading timed event/level structure from:  killpack.tel
Initializing 3 cycles ... done
Checking liveness ... live
Checking safety ... safe
Finding reduced state graph ... done
Projecting out dummy transitions ... done
Checking CSC ... NOT complete state coded
EXCEPTION:  CSC violation!
534 song:~/atacs/examples> 
