amax_cols_small_8bit_0.rcS
amax_cols_small_8bit_1.rcS
amax_cols_small_8bit_2.rcS
amax_cols_small_8bit_3.rcS
amax_cols_small_8bit_4.rcS
amax_cols_small_12bit_0.rcS
amax_cols_small_12bit_1.rcS
amax_cols_small_12bit_2.rcS
amax_cols_small_12bit_3.rcS
amax_cols_small_12bit_4.rcS
amax_cols_small_16bit_0.rcS
amax_cols_small_16bit_1.rcS
amax_cols_small_16bit_2.rcS
amax_cols_small_16bit_3.rcS
amax_cols_small_16bit_4.rcS
asum_cols_small_8bit_0.rcS
asum_cols_small_8bit_1.rcS
asum_cols_small_8bit_2.rcS
asum_cols_small_8bit_3.rcS
asum_cols_small_8bit_4.rcS
asum_cols_small_12bit_0.rcS
asum_cols_small_12bit_1.rcS
asum_cols_small_12bit_2.rcS
asum_cols_small_12bit_3.rcS
asum_cols_small_12bit_4.rcS
asum_cols_small_16bit_0.rcS
asum_cols_small_16bit_1.rcS
asum_cols_small_16bit_2.rcS
asum_cols_small_16bit_3.rcS
asum_cols_small_16bit_4.rcS
gemv_small_8bit_0.rcS
gemv_small_8bit_1.rcS
gemv_small_8bit_2.rcS
gemv_small_8bit_3.rcS
gemv_small_8bit_4.rcS
gemv_small_12bit_0.rcS
gemv_small_12bit_1.rcS
gemv_small_12bit_2.rcS
gemv_small_12bit_3.rcS
gemv_small_12bit_4.rcS
gemv_small_16bit_0.rcS
gemv_small_16bit_1.rcS
gemv_small_16bit_2.rcS
gemv_small_16bit_3.rcS
gemv_small_16bit_4.rcS
ger_small_8bit_0.rcS
ger_small_8bit_1.rcS
ger_small_8bit_2.rcS
ger_small_8bit_3.rcS
ger_small_8bit_4.rcS
ger_small_12bit_0.rcS
ger_small_12bit_1.rcS
ger_small_12bit_2.rcS
ger_small_12bit_3.rcS
ger_small_12bit_4.rcS
ger_small_16bit_0.rcS
ger_small_16bit_1.rcS
ger_small_16bit_2.rcS
ger_small_16bit_3.rcS
ger_small_16bit_4.rcS
sqnrm2_cols_small_8bit_0.rcS
sqnrm2_cols_small_8bit_1.rcS
sqnrm2_cols_small_8bit_2.rcS
sqnrm2_cols_small_8bit_3.rcS
sqnrm2_cols_small_8bit_4.rcS
sqnrm2_cols_small_12bit_0.rcS
sqnrm2_cols_small_12bit_1.rcS
sqnrm2_cols_small_12bit_2.rcS
sqnrm2_cols_small_12bit_3.rcS
sqnrm2_cols_small_12bit_4.rcS
sqnrm2_cols_small_16bit_0.rcS
sqnrm2_cols_small_16bit_1.rcS
sqnrm2_cols_small_16bit_2.rcS
sqnrm2_cols_small_16bit_3.rcS
sqnrm2_cols_small_16bit_4.rcS