// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1355(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+38826,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 io_d", false,-1);
        vcdp->declBit(c+68613,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 io_q", false,-1);
        vcdp->declBit(c+38834,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 io_en", false,-1);
        vcdp->declBit(c+68613,"TestHarness chiptop system prci_ctrl_domain tileClockGater regs_6 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileResetSetter reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_clock_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+1591,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1592,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1595,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1596,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40489,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40491,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+1597,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1598,"TestHarness chiptop system prci_ctrl_domain tileResetSetter auto_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_reset", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1591,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1592,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1595,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1596,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40491,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1597,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0_clock", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0_reset", false,-1);
        vcdp->declBit(c+68097,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0_io_d", false,-1);
        vcdp->declBit(c+68098,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0_io_q", false,-1);
        vcdp->declBit(c+34112,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0_io_en", false,-1);
        vcdp->declBit(c+34113,"TestHarness chiptop system prci_ctrl_domain tileResetSetter in_bits_read", false,-1);
        vcdp->declBus(c+34114,"TestHarness chiptop system prci_ctrl_domain tileResetSetter in_bits_index", false,-1, 8,0);
        vcdp->declQuad(c+34115,"TestHarness chiptop system prci_ctrl_domain tileResetSetter out_frontMask", false,-1, 63,0);
        vcdp->declBit(c+34117,"TestHarness chiptop system prci_ctrl_domain tileResetSetter out_wimask", false,-1);
        vcdp->declBit(c+34118,"TestHarness chiptop system prci_ctrl_domain tileResetSetter out_wivalid_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor reset", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1591,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1592,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+1595,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_address", false,-1, 20,0);
        vcdp->declBus(c+1596,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40491,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1589,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1590,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1597,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+1594,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+160,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+161,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+34119,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+34120,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor is_aligned", false,-1);
        vcdp->declBus(c+1593,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+34121,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+34122,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_size", false,-1);
        vcdp->declBit(c+34123,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_bit", false,-1);
        vcdp->declBit(c+34124,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_nbit", false,-1);
    }
}

void VTestHarness::traceInitThis__1356(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+34125,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc", false,-1);
        vcdp->declBit(c+34126,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_1", false,-1);
        vcdp->declBit(c+34127,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_size_1", false,-1);
        vcdp->declBit(c+34128,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_bit_1", false,-1);
        vcdp->declBit(c+34129,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+34130,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_2", false,-1);
        vcdp->declBit(c+34131,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_2", false,-1);
        vcdp->declBit(c+34132,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_3", false,-1);
        vcdp->declBit(c+34133,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_3", false,-1);
        vcdp->declBit(c+34134,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_4", false,-1);
        vcdp->declBit(c+34135,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_4", false,-1);
        vcdp->declBit(c+34136,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_5", false,-1);
        vcdp->declBit(c+34137,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_size_2", false,-1);
        vcdp->declBit(c+34138,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_bit_2", false,-1);
        vcdp->declBit(c+34139,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+34140,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_6", false,-1);
        vcdp->declBit(c+34141,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_6", false,-1);
        vcdp->declBit(c+34142,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_7", false,-1);
        vcdp->declBit(c+34143,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_7", false,-1);
        vcdp->declBit(c+34144,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_8", false,-1);
        vcdp->declBit(c+34145,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_8", false,-1);
        vcdp->declBit(c+34146,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_9", false,-1);
        vcdp->declBit(c+34147,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_9", false,-1);
        vcdp->declBit(c+34148,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_10", false,-1);
        vcdp->declBit(c+34149,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_10", false,-1);
        vcdp->declBit(c+34150,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_11", false,-1);
        vcdp->declBit(c+34151,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_11", false,-1);
        vcdp->declBit(c+34152,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_12", false,-1);
        vcdp->declBit(c+34153,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_12", false,-1);
        vcdp->declBit(c+34154,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_eq_13", false,-1);
        vcdp->declBit(c+34155,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask_acc_13", false,-1);
        vcdp->declBus(c+34156,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor mask", false,-1, 7,0);
        vcdp->declBit(c+34157,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_done", false,-1);
        vcdp->declBit(c+68099,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_counter", false,-1);
        vcdp->declBit(c+68100,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_counter1", false,-1);
        vcdp->declBit(c+68101,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first", false,-1);
        vcdp->declBus(c+68102,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+68103,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor param", false,-1, 2,0);
        vcdp->declBus(c+68104,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor size", false,-1, 1,0);
        vcdp->declBus(c+68105,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor source", false,-1, 10,0);
        vcdp->declBus(c+68106,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor address", false,-1, 20,0);
        vcdp->declBit(c+34158,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_done", false,-1);
        vcdp->declBit(c+68107,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter", false,-1);
        vcdp->declBit(c+68108,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter1", false,-1);
        vcdp->declBit(c+68109,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first", false,-1);
        vcdp->declBus(c+68110,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+68111,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+68112,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor source_1", false,-1, 10,0);
        vcdp->declArray(c+68113,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor inflight", false,-1, 1039,0);
        vcdp->declArray(c+68146,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+68276,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+68406,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+68407,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+68408,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_first_1", false,-1);
        vcdp->declBit(c+68409,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+68410,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+68411,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_1", false,-1);
        vcdp->declBus(c+34159,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+34160,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+34161,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+34162,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+34163,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+34164,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_set", false,-1, 1039,0);
        vcdp->declArray(c+34197,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_clr", false,-1, 1039,0);
        vcdp->declArray(c+34230,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+34360,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+34490,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+68412,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+68413,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+68446,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor inflight_sizes_1", false,-1, 4159,0);
        vcdp->declBit(c+68576,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+68577,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+68578,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_first_2", false,-1);
        vcdp->declBus(c+34620,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+68579,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+160,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+160,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+161,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+161,"TestHarness chiptop system prci_ctrl_domain tileResetSetter monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 clock", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 reset", false,-1);
        vcdp->declBit(c+68097,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 io_d", false,-1);
        vcdp->declBit(c+68098,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 io_q", false,-1);
        vcdp->declBit(c+34112,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 io_en", false,-1);
        vcdp->declBit(c+68098,"TestHarness chiptop system prci_ctrl_domain tileResetSetter r_tile_resets_0 reg_", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system aggregator auto_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1357(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68606,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system aggregator auto_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_5_member_implicitClockGrouper_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system aggregator auto_out_5_member_implicitClockGrouper_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system aggregator auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system aggregator auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_2_member_subsystem_fbus_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system aggregator auto_out_2_member_subsystem_fbus_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system aggregator auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system aggregator auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system aggregator auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system aggregator auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_2_member_subsystem_fbus_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_2_member_subsystem_fbus_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system clockNamePrefixer auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system frequencySpecifier auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system clockGroupCombiner auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1358(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer auto_in_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system resetSynchronizer auto_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher_reset", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher_reset", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher_reset", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher_reset", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher_reset", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher_reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher_reset", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher_io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher reset", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68620,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68620,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68620,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68620,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68620,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68621,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+68622,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher reset", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+68625,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher reset", false,-1);
        vcdp->declBit(c+39027,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1359(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68627,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+68628,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher reset", false,-1);
        vcdp->declBit(c+68606,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68629,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68629,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68629,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68629,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68629,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68630,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+68631,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher reset", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68632,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68632,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68632,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68632,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68632,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68633,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+68634,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher reset", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+69624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+69624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+69624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+69624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+69624,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+69625,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+69626,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher reset", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+68635,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+68635,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+68635,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+68635,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+68635,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+68636,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1360(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68637,"TestHarness chiptop system resetSynchronizer bundleOut_0_member_allClocks_implicit_clock_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system implicitClockGrouper auto_in_member_implicitClockGrouper_implicit_clock_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system implicitClockGrouper auto_in_member_implicitClockGrouper_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system implicitClockGrouper auto_out_clock", false,-1);
        vcdp->declBit(c+39025,"TestHarness chiptop system implicitClockGrouper auto_out_reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm io_jtag_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm io_jtag_reset", false,-1);
        vcdp->declBit(c+37503,"TestHarness chiptop system dtm io_dmi_req_ready", false,-1);
        vcdp->declBit(c+40354,"TestHarness chiptop system dtm io_dmi_req_valid", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system dtm io_dmi_req_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system dtm io_dmi_req_bits_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system dtm io_dmi_req_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39249,"TestHarness chiptop system dtm io_dmi_resp_ready", false,-1);
        vcdp->declBit(c+39196,"TestHarness chiptop system dtm io_dmi_resp_valid", false,-1);
        vcdp->declBus(c+1334,"TestHarness chiptop system dtm io_dmi_resp_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39197,"TestHarness chiptop system dtm io_dmi_resp_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+39297,"TestHarness chiptop system dtm io_jtag_TMS", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm io_jtag_TDI", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop system dtm io_jtag_TDO_data", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm dtmInfoChain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm dtmInfoChain_reset", false,-1);
        vcdp->declBit(c+39285,"TestHarness chiptop system dtm dtmInfoChain_io_chainIn_shift", false,-1);
        vcdp->declBit(c+40091,"TestHarness chiptop system dtm dtmInfoChain_io_chainIn_data", false,-1);
        vcdp->declBit(c+39286,"TestHarness chiptop system dtm dtmInfoChain_io_chainIn_capture", false,-1);
        vcdp->declBit(c+39287,"TestHarness chiptop system dtm dtmInfoChain_io_chainIn_update", false,-1);
        vcdp->declBit(c+69455,"TestHarness chiptop system dtm dtmInfoChain_io_chainOut_data", false,-1);
        vcdp->declBus(c+39034,"TestHarness chiptop system dtm dtmInfoChain_io_capture_bits_dmiStatus", false,-1, 1,0);
        vcdp->declBit(c+39288,"TestHarness chiptop system dtm dtmInfoChain_io_update_valid", false,-1);
        vcdp->declBit(c+37495,"TestHarness chiptop system dtm dtmInfoChain_io_update_bits_dmireset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm dmiAccessChain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm dmiAccessChain_reset", false,-1);
        vcdp->declBit(c+39289,"TestHarness chiptop system dtm dmiAccessChain_io_chainIn_shift", false,-1);
        vcdp->declBit(c+40092,"TestHarness chiptop system dtm dmiAccessChain_io_chainIn_data", false,-1);
        vcdp->declBit(c+39290,"TestHarness chiptop system dtm dmiAccessChain_io_chainIn_capture", false,-1);
        vcdp->declBit(c+39291,"TestHarness chiptop system dtm dmiAccessChain_io_chainIn_update", false,-1);
        vcdp->declBit(c+69456,"TestHarness chiptop system dtm dmiAccessChain_io_chainOut_data", false,-1);
        vcdp->declBus(c+1366,"TestHarness chiptop system dtm dmiAccessChain_io_capture_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+1335,"TestHarness chiptop system dtm dmiAccessChain_io_capture_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39243,"TestHarness chiptop system dtm dmiAccessChain_io_capture_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+39290,"TestHarness chiptop system dtm dmiAccessChain_io_capture_capture", false,-1);
        vcdp->declBit(c+39292,"TestHarness chiptop system dtm dmiAccessChain_io_update_valid", false,-1);
        vcdp->declBus(c+37496,"TestHarness chiptop system dtm dmiAccessChain_io_update_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+37497,"TestHarness chiptop system dtm dmiAccessChain_io_update_bits_data", false,-1, 31,0);
        vcdp->declBus(c+37498,"TestHarness chiptop system dtm dmiAccessChain_io_update_bits_op", false,-1, 1,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_idcodeChain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_idcodeChain_reset", false,-1);
        vcdp->declBit(c+39293,"TestHarness chiptop system dtm tapIO_idcodeChain_io_chainIn_shift", false,-1);
        vcdp->declBit(c+40093,"TestHarness chiptop system dtm tapIO_idcodeChain_io_chainIn_data", false,-1);
        vcdp->declBit(c+39294,"TestHarness chiptop system dtm tapIO_idcodeChain_io_chainIn_capture", false,-1);
        vcdp->declBit(c+39295,"TestHarness chiptop system dtm tapIO_idcodeChain_io_chainIn_update", false,-1);
        vcdp->declBit(c+69457,"TestHarness chiptop system dtm tapIO_idcodeChain_io_chainOut_data", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal_reset", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop system dtm tapIO_controllerInternal_io_jtag_TMS", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal_io_jtag_TDI", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop system dtm tapIO_controllerInternal_io_jtag_TDO_data", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal_io_control_jtag_reset", false,-1);
        vcdp->declBus(c+69653,"TestHarness chiptop system dtm tapIO_controllerInternal_io_output_instruction", false,-1, 4,0);
        vcdp->declBit(c+69697,"TestHarness chiptop system dtm tapIO_controllerInternal_io_output_tapIsInTestLogicReset", false,-1);
        vcdp->declBit(c+69698,"TestHarness chiptop system dtm tapIO_controllerInternal_io_dataChainOut_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal_io_dataChainOut_data", false,-1);
        vcdp->declBit(c+69699,"TestHarness chiptop system dtm tapIO_controllerInternal_io_dataChainOut_capture", false,-1);
        vcdp->declBit(c+69700,"TestHarness chiptop system dtm tapIO_controllerInternal_io_dataChainOut_update", false,-1);
        vcdp->declBit(c+69537,"TestHarness chiptop system dtm tapIO_controllerInternal_io_dataChainIn_data", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_bypassChain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_bypassChain_reset", false,-1);
        vcdp->declBit(c+69698,"TestHarness chiptop system dtm tapIO_bypassChain_io_chainIn_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_bypassChain_io_chainIn_data", false,-1);
        vcdp->declBit(c+69699,"TestHarness chiptop system dtm tapIO_bypassChain_io_chainIn_capture", false,-1);
        vcdp->declBit(c+69700,"TestHarness chiptop system dtm tapIO_bypassChain_io_chainIn_update", false,-1);
        vcdp->declBit(c+69458,"TestHarness chiptop system dtm tapIO_bypassChain_io_chainOut_data", false,-1);
        vcdp->declBit(c+40376,"TestHarness chiptop system dtm busyReg", false,-1);
        vcdp->declBit(c+40377,"TestHarness chiptop system dtm stickyBusyReg", false,-1);
        vcdp->declBit(c+40378,"TestHarness chiptop system dtm stickyNonzeroRespReg", false,-1);
        vcdp->declBit(c+40379,"TestHarness chiptop system dtm downgradeOpReg", false,-1);
        vcdp->declBus(c+40139,"TestHarness chiptop system dtm dmiReqReg_addr", false,-1, 6,0);
        vcdp->declBus(c+40140,"TestHarness chiptop system dtm dmiReqReg_data", false,-1, 31,0);
        vcdp->declBus(c+40141,"TestHarness chiptop system dtm dmiReqReg_op", false,-1, 1,0);
        vcdp->declBit(c+40354,"TestHarness chiptop system dtm dmiReqValidReg", false,-1);
        vcdp->declBit(c+39244,"TestHarness chiptop system dtm busy", false,-1);
        vcdp->declBit(c+39245,"TestHarness chiptop system dtm nonzeroResp", false,-1);
        vcdp->declBit(c+1393,"TestHarness chiptop system dtm dmiReqValidCheck", false,-1);
        vcdp->declBit(c+69654,"TestHarness chiptop system dtm tapIO_icodeSelects_0", false,-1);
        vcdp->declBit(c+69655,"TestHarness chiptop system dtm tapIO_icodeSelects_0_1", false,-1);
        vcdp->declBit(c+69656,"TestHarness chiptop system dtm tapIO_icodeSelects_0_2", false,-1);
        vcdp->declBit(c+69697,"TestHarness chiptop system dtm tapIO_output_tapIsInTestLogicReset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm dtmInfoChain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm dtmInfoChain reset", false,-1);
        vcdp->declBit(c+39285,"TestHarness chiptop system dtm dtmInfoChain io_chainIn_shift", false,-1);
        vcdp->declBit(c+40091,"TestHarness chiptop system dtm dtmInfoChain io_chainIn_data", false,-1);
        vcdp->declBit(c+39286,"TestHarness chiptop system dtm dtmInfoChain io_chainIn_capture", false,-1);
        vcdp->declBit(c+39287,"TestHarness chiptop system dtm dtmInfoChain io_chainIn_update", false,-1);
        vcdp->declBit(c+69455,"TestHarness chiptop system dtm dtmInfoChain io_chainOut_data", false,-1);
        vcdp->declBus(c+39034,"TestHarness chiptop system dtm dtmInfoChain io_capture_bits_dmiStatus", false,-1, 1,0);
        vcdp->declBit(c+39288,"TestHarness chiptop system dtm dtmInfoChain io_update_valid", false,-1);
        vcdp->declBit(c+37495,"TestHarness chiptop system dtm dtmInfoChain io_update_bits_dmireset", false,-1);
        vcdp->declBit(c+69455,"TestHarness chiptop system dtm dtmInfoChain regs_0", false,-1);
        vcdp->declBit(c+69459,"TestHarness chiptop system dtm dtmInfoChain regs_1", false,-1);
        vcdp->declBit(c+69460,"TestHarness chiptop system dtm dtmInfoChain regs_2", false,-1);
        vcdp->declBit(c+69461,"TestHarness chiptop system dtm dtmInfoChain regs_3", false,-1);
        vcdp->declBit(c+69462,"TestHarness chiptop system dtm dtmInfoChain regs_4", false,-1);
    }
}

void VTestHarness::traceInitThis__1361(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69463,"TestHarness chiptop system dtm dtmInfoChain regs_5", false,-1);
        vcdp->declBit(c+69464,"TestHarness chiptop system dtm dtmInfoChain regs_6", false,-1);
        vcdp->declBit(c+69465,"TestHarness chiptop system dtm dtmInfoChain regs_7", false,-1);
        vcdp->declBit(c+69466,"TestHarness chiptop system dtm dtmInfoChain regs_8", false,-1);
        vcdp->declBit(c+69467,"TestHarness chiptop system dtm dtmInfoChain regs_9", false,-1);
        vcdp->declBit(c+69468,"TestHarness chiptop system dtm dtmInfoChain regs_10", false,-1);
        vcdp->declBit(c+69469,"TestHarness chiptop system dtm dtmInfoChain regs_11", false,-1);
        vcdp->declBit(c+69470,"TestHarness chiptop system dtm dtmInfoChain regs_12", false,-1);
        vcdp->declBit(c+69471,"TestHarness chiptop system dtm dtmInfoChain regs_13", false,-1);
        vcdp->declBit(c+69472,"TestHarness chiptop system dtm dtmInfoChain regs_14", false,-1);
        vcdp->declBit(c+69473,"TestHarness chiptop system dtm dtmInfoChain regs_15", false,-1);
        vcdp->declBit(c+69474,"TestHarness chiptop system dtm dtmInfoChain regs_16", false,-1);
        vcdp->declBit(c+69475,"TestHarness chiptop system dtm dtmInfoChain regs_17", false,-1);
        vcdp->declBit(c+69476,"TestHarness chiptop system dtm dtmInfoChain regs_18", false,-1);
        vcdp->declBit(c+69477,"TestHarness chiptop system dtm dtmInfoChain regs_19", false,-1);
        vcdp->declBit(c+69478,"TestHarness chiptop system dtm dtmInfoChain regs_20", false,-1);
        vcdp->declBit(c+69479,"TestHarness chiptop system dtm dtmInfoChain regs_21", false,-1);
        vcdp->declBit(c+69480,"TestHarness chiptop system dtm dtmInfoChain regs_22", false,-1);
        vcdp->declBit(c+69481,"TestHarness chiptop system dtm dtmInfoChain regs_23", false,-1);
        vcdp->declBit(c+69482,"TestHarness chiptop system dtm dtmInfoChain regs_24", false,-1);
        vcdp->declBit(c+69483,"TestHarness chiptop system dtm dtmInfoChain regs_25", false,-1);
        vcdp->declBit(c+69484,"TestHarness chiptop system dtm dtmInfoChain regs_26", false,-1);
        vcdp->declBit(c+69485,"TestHarness chiptop system dtm dtmInfoChain regs_27", false,-1);
        vcdp->declBit(c+69486,"TestHarness chiptop system dtm dtmInfoChain regs_28", false,-1);
        vcdp->declBit(c+69487,"TestHarness chiptop system dtm dtmInfoChain regs_29", false,-1);
        vcdp->declBit(c+69488,"TestHarness chiptop system dtm dtmInfoChain regs_30", false,-1);
        vcdp->declBit(c+69489,"TestHarness chiptop system dtm dtmInfoChain regs_31", false,-1);
        vcdp->declBus(c+69490,"TestHarness chiptop system dtm dtmInfoChain updateBits_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+69491,"TestHarness chiptop system dtm dtmInfoChain updateBits_lo", false,-1, 15,0);
        vcdp->declBus(c+69492,"TestHarness chiptop system dtm dtmInfoChain updateBits_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+37499,"TestHarness chiptop system dtm dtmInfoChain updateBits", false,-1, 31,0);
        vcdp->declBus(c+39035,"TestHarness chiptop system dtm dtmInfoChain captureBits", false,-1, 31,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm dmiAccessChain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm dmiAccessChain reset", false,-1);
        vcdp->declBit(c+39289,"TestHarness chiptop system dtm dmiAccessChain io_chainIn_shift", false,-1);
        vcdp->declBit(c+40092,"TestHarness chiptop system dtm dmiAccessChain io_chainIn_data", false,-1);
        vcdp->declBit(c+39290,"TestHarness chiptop system dtm dmiAccessChain io_chainIn_capture", false,-1);
        vcdp->declBit(c+39291,"TestHarness chiptop system dtm dmiAccessChain io_chainIn_update", false,-1);
        vcdp->declBit(c+69456,"TestHarness chiptop system dtm dmiAccessChain io_chainOut_data", false,-1);
        vcdp->declBus(c+1366,"TestHarness chiptop system dtm dmiAccessChain io_capture_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+1335,"TestHarness chiptop system dtm dmiAccessChain io_capture_bits_data", false,-1, 31,0);
        vcdp->declBus(c+39243,"TestHarness chiptop system dtm dmiAccessChain io_capture_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+39290,"TestHarness chiptop system dtm dmiAccessChain io_capture_capture", false,-1);
        vcdp->declBit(c+39292,"TestHarness chiptop system dtm dmiAccessChain io_update_valid", false,-1);
        vcdp->declBus(c+37496,"TestHarness chiptop system dtm dmiAccessChain io_update_bits_addr", false,-1, 6,0);
        vcdp->declBus(c+37497,"TestHarness chiptop system dtm dmiAccessChain io_update_bits_data", false,-1, 31,0);
        vcdp->declBus(c+37498,"TestHarness chiptop system dtm dmiAccessChain io_update_bits_op", false,-1, 1,0);
        vcdp->declBit(c+69456,"TestHarness chiptop system dtm dmiAccessChain regs_0", false,-1);
        vcdp->declBit(c+69493,"TestHarness chiptop system dtm dmiAccessChain regs_1", false,-1);
        vcdp->declBit(c+69494,"TestHarness chiptop system dtm dmiAccessChain regs_2", false,-1);
        vcdp->declBit(c+69495,"TestHarness chiptop system dtm dmiAccessChain regs_3", false,-1);
        vcdp->declBit(c+69496,"TestHarness chiptop system dtm dmiAccessChain regs_4", false,-1);
        vcdp->declBit(c+69497,"TestHarness chiptop system dtm dmiAccessChain regs_5", false,-1);
        vcdp->declBit(c+69498,"TestHarness chiptop system dtm dmiAccessChain regs_6", false,-1);
        vcdp->declBit(c+69499,"TestHarness chiptop system dtm dmiAccessChain regs_7", false,-1);
        vcdp->declBit(c+69500,"TestHarness chiptop system dtm dmiAccessChain regs_8", false,-1);
        vcdp->declBit(c+69501,"TestHarness chiptop system dtm dmiAccessChain regs_9", false,-1);
        vcdp->declBit(c+69502,"TestHarness chiptop system dtm dmiAccessChain regs_10", false,-1);
        vcdp->declBit(c+69503,"TestHarness chiptop system dtm dmiAccessChain regs_11", false,-1);
        vcdp->declBit(c+69504,"TestHarness chiptop system dtm dmiAccessChain regs_12", false,-1);
        vcdp->declBit(c+69505,"TestHarness chiptop system dtm dmiAccessChain regs_13", false,-1);
        vcdp->declBit(c+69506,"TestHarness chiptop system dtm dmiAccessChain regs_14", false,-1);
        vcdp->declBit(c+69507,"TestHarness chiptop system dtm dmiAccessChain regs_15", false,-1);
        vcdp->declBit(c+69508,"TestHarness chiptop system dtm dmiAccessChain regs_16", false,-1);
        vcdp->declBit(c+69509,"TestHarness chiptop system dtm dmiAccessChain regs_17", false,-1);
        vcdp->declBit(c+69510,"TestHarness chiptop system dtm dmiAccessChain regs_18", false,-1);
        vcdp->declBit(c+69511,"TestHarness chiptop system dtm dmiAccessChain regs_19", false,-1);
        vcdp->declBit(c+69512,"TestHarness chiptop system dtm dmiAccessChain regs_20", false,-1);
        vcdp->declBit(c+69513,"TestHarness chiptop system dtm dmiAccessChain regs_21", false,-1);
        vcdp->declBit(c+69514,"TestHarness chiptop system dtm dmiAccessChain regs_22", false,-1);
        vcdp->declBit(c+69515,"TestHarness chiptop system dtm dmiAccessChain regs_23", false,-1);
        vcdp->declBit(c+69516,"TestHarness chiptop system dtm dmiAccessChain regs_24", false,-1);
        vcdp->declBit(c+69517,"TestHarness chiptop system dtm dmiAccessChain regs_25", false,-1);
        vcdp->declBit(c+69518,"TestHarness chiptop system dtm dmiAccessChain regs_26", false,-1);
        vcdp->declBit(c+69519,"TestHarness chiptop system dtm dmiAccessChain regs_27", false,-1);
        vcdp->declBit(c+69520,"TestHarness chiptop system dtm dmiAccessChain regs_28", false,-1);
        vcdp->declBit(c+69521,"TestHarness chiptop system dtm dmiAccessChain regs_29", false,-1);
        vcdp->declBit(c+69522,"TestHarness chiptop system dtm dmiAccessChain regs_30", false,-1);
        vcdp->declBit(c+69523,"TestHarness chiptop system dtm dmiAccessChain regs_31", false,-1);
        vcdp->declBit(c+69524,"TestHarness chiptop system dtm dmiAccessChain regs_32", false,-1);
        vcdp->declBit(c+69525,"TestHarness chiptop system dtm dmiAccessChain regs_33", false,-1);
        vcdp->declBit(c+69526,"TestHarness chiptop system dtm dmiAccessChain regs_34", false,-1);
        vcdp->declBit(c+69527,"TestHarness chiptop system dtm dmiAccessChain regs_35", false,-1);
        vcdp->declBit(c+69528,"TestHarness chiptop system dtm dmiAccessChain regs_36", false,-1);
        vcdp->declBit(c+69529,"TestHarness chiptop system dtm dmiAccessChain regs_37", false,-1);
        vcdp->declBit(c+69530,"TestHarness chiptop system dtm dmiAccessChain regs_38", false,-1);
        vcdp->declBit(c+69531,"TestHarness chiptop system dtm dmiAccessChain regs_39", false,-1);
        vcdp->declBit(c+69532,"TestHarness chiptop system dtm dmiAccessChain regs_40", false,-1);
        vcdp->declBus(c+69533,"TestHarness chiptop system dtm dmiAccessChain updateBits_lo_lo", false,-1, 9,0);
        vcdp->declBus(c+69534,"TestHarness chiptop system dtm dmiAccessChain updateBits_lo_hi", false,-1, 9,0);
        vcdp->declBus(c+69535,"TestHarness chiptop system dtm dmiAccessChain updateBits_hi_lo", false,-1, 9,0);
        vcdp->declBus(c+69536,"TestHarness chiptop system dtm dmiAccessChain updateBits_hi_hi_lo", false,-1, 4,0);
        vcdp->declQuad(c+37500,"TestHarness chiptop system dtm dmiAccessChain updateBits", false,-1, 40,0);
        vcdp->declQuad(c+39246,"TestHarness chiptop system dtm dmiAccessChain captureBits", false,-1, 40,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_idcodeChain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_idcodeChain reset", false,-1);
        vcdp->declBit(c+39293,"TestHarness chiptop system dtm tapIO_idcodeChain io_chainIn_shift", false,-1);
        vcdp->declBit(c+40093,"TestHarness chiptop system dtm tapIO_idcodeChain io_chainIn_data", false,-1);
        vcdp->declBit(c+39294,"TestHarness chiptop system dtm tapIO_idcodeChain io_chainIn_capture", false,-1);
        vcdp->declBit(c+39295,"TestHarness chiptop system dtm tapIO_idcodeChain io_chainIn_update", false,-1);
        vcdp->declBit(c+69457,"TestHarness chiptop system dtm tapIO_idcodeChain io_chainOut_data", false,-1);
    }
}

void VTestHarness::traceInitThis__1362(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69457,"TestHarness chiptop system dtm tapIO_idcodeChain regs_0", false,-1);
        vcdp->declBit(c+40323,"TestHarness chiptop system dtm tapIO_idcodeChain regs_1", false,-1);
        vcdp->declBit(c+40324,"TestHarness chiptop system dtm tapIO_idcodeChain regs_2", false,-1);
        vcdp->declBit(c+40325,"TestHarness chiptop system dtm tapIO_idcodeChain regs_3", false,-1);
        vcdp->declBit(c+40326,"TestHarness chiptop system dtm tapIO_idcodeChain regs_4", false,-1);
        vcdp->declBit(c+40327,"TestHarness chiptop system dtm tapIO_idcodeChain regs_5", false,-1);
        vcdp->declBit(c+40328,"TestHarness chiptop system dtm tapIO_idcodeChain regs_6", false,-1);
        vcdp->declBit(c+40329,"TestHarness chiptop system dtm tapIO_idcodeChain regs_7", false,-1);
        vcdp->declBit(c+40330,"TestHarness chiptop system dtm tapIO_idcodeChain regs_8", false,-1);
        vcdp->declBit(c+40331,"TestHarness chiptop system dtm tapIO_idcodeChain regs_9", false,-1);
        vcdp->declBit(c+40332,"TestHarness chiptop system dtm tapIO_idcodeChain regs_10", false,-1);
        vcdp->declBit(c+40333,"TestHarness chiptop system dtm tapIO_idcodeChain regs_11", false,-1);
        vcdp->declBit(c+40334,"TestHarness chiptop system dtm tapIO_idcodeChain regs_12", false,-1);
        vcdp->declBit(c+40335,"TestHarness chiptop system dtm tapIO_idcodeChain regs_13", false,-1);
        vcdp->declBit(c+40336,"TestHarness chiptop system dtm tapIO_idcodeChain regs_14", false,-1);
        vcdp->declBit(c+40337,"TestHarness chiptop system dtm tapIO_idcodeChain regs_15", false,-1);
        vcdp->declBit(c+40338,"TestHarness chiptop system dtm tapIO_idcodeChain regs_16", false,-1);
        vcdp->declBit(c+40339,"TestHarness chiptop system dtm tapIO_idcodeChain regs_17", false,-1);
        vcdp->declBit(c+40340,"TestHarness chiptop system dtm tapIO_idcodeChain regs_18", false,-1);
        vcdp->declBit(c+40341,"TestHarness chiptop system dtm tapIO_idcodeChain regs_19", false,-1);
        vcdp->declBit(c+40342,"TestHarness chiptop system dtm tapIO_idcodeChain regs_20", false,-1);
        vcdp->declBit(c+40343,"TestHarness chiptop system dtm tapIO_idcodeChain regs_21", false,-1);
        vcdp->declBit(c+40344,"TestHarness chiptop system dtm tapIO_idcodeChain regs_22", false,-1);
        vcdp->declBit(c+40345,"TestHarness chiptop system dtm tapIO_idcodeChain regs_23", false,-1);
        vcdp->declBit(c+40346,"TestHarness chiptop system dtm tapIO_idcodeChain regs_24", false,-1);
        vcdp->declBit(c+40347,"TestHarness chiptop system dtm tapIO_idcodeChain regs_25", false,-1);
        vcdp->declBit(c+40348,"TestHarness chiptop system dtm tapIO_idcodeChain regs_26", false,-1);
        vcdp->declBit(c+40349,"TestHarness chiptop system dtm tapIO_idcodeChain regs_27", false,-1);
        vcdp->declBit(c+40350,"TestHarness chiptop system dtm tapIO_idcodeChain regs_28", false,-1);
        vcdp->declBit(c+40351,"TestHarness chiptop system dtm tapIO_idcodeChain regs_29", false,-1);
        vcdp->declBit(c+40352,"TestHarness chiptop system dtm tapIO_idcodeChain regs_30", false,-1);
        vcdp->declBit(c+40353,"TestHarness chiptop system dtm tapIO_idcodeChain regs_31", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal reset", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop system dtm tapIO_controllerInternal io_jtag_TMS", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal io_jtag_TDI", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop system dtm tapIO_controllerInternal io_jtag_TDO_data", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal io_control_jtag_reset", false,-1);
        vcdp->declBus(c+69653,"TestHarness chiptop system dtm tapIO_controllerInternal io_output_instruction", false,-1, 4,0);
        vcdp->declBit(c+69697,"TestHarness chiptop system dtm tapIO_controllerInternal io_output_tapIsInTestLogicReset", false,-1);
        vcdp->declBit(c+69698,"TestHarness chiptop system dtm tapIO_controllerInternal io_dataChainOut_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal io_dataChainOut_data", false,-1);
        vcdp->declBit(c+69699,"TestHarness chiptop system dtm tapIO_controllerInternal io_dataChainOut_capture", false,-1);
        vcdp->declBit(c+69700,"TestHarness chiptop system dtm tapIO_controllerInternal io_dataChainOut_update", false,-1);
        vcdp->declBit(c+69537,"TestHarness chiptop system dtm tapIO_controllerInternal io_dataChainIn_data", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine_reset", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine_io_tms", false,-1);
        vcdp->declBus(c+69701,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine_io_currState", false,-1, 3,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_reset", false,-1);
        vcdp->declBit(c+69702,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_chainIn_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_chainIn_data", false,-1);
        vcdp->declBit(c+69703,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_chainIn_capture", false,-1);
        vcdp->declBit(c+69704,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_chainIn_update", false,-1);
        vcdp->declBit(c+69661,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_chainOut_data", false,-1);
        vcdp->declBus(c+69662,"TestHarness chiptop system dtm tapIO_controllerInternal irChain_io_update_bits", false,-1, 4,0);
        vcdp->declBit(c+39312,"TestHarness chiptop system dtm tapIO_controllerInternal clock_falling", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop system dtm tapIO_controllerInternal tdoReg", false,-1);
        vcdp->declBus(c+69701,"TestHarness chiptop system dtm tapIO_controllerInternal currState", false,-1, 3,0);
        vcdp->declBus(c+69653,"TestHarness chiptop system dtm tapIO_controllerInternal activeInstruction", false,-1, 4,0);
        vcdp->declBit(c+69697,"TestHarness chiptop system dtm tapIO_controllerInternal tapIsInTestLogicReset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine reset", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine io_tms", false,-1);
        vcdp->declBus(c+69701,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine io_currState", false,-1, 3,0);
        vcdp->declBus(c+69701,"TestHarness chiptop system dtm tapIO_controllerInternal stateMachine currState", false,-1, 3,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_controllerInternal irChain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_controllerInternal irChain reset", false,-1);
        vcdp->declBit(c+69702,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_chainIn_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_chainIn_data", false,-1);
        vcdp->declBit(c+69703,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_chainIn_capture", false,-1);
        vcdp->declBit(c+69704,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_chainIn_update", false,-1);
        vcdp->declBit(c+69661,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_chainOut_data", false,-1);
        vcdp->declBus(c+69662,"TestHarness chiptop system dtm tapIO_controllerInternal irChain io_update_bits", false,-1, 4,0);
        vcdp->declBit(c+69661,"TestHarness chiptop system dtm tapIO_controllerInternal irChain regs_0", false,-1);
        vcdp->declBit(c+69663,"TestHarness chiptop system dtm tapIO_controllerInternal irChain regs_1", false,-1);
        vcdp->declBit(c+69664,"TestHarness chiptop system dtm tapIO_controllerInternal irChain regs_2", false,-1);
        vcdp->declBit(c+69665,"TestHarness chiptop system dtm tapIO_controllerInternal irChain regs_3", false,-1);
        vcdp->declBit(c+69666,"TestHarness chiptop system dtm tapIO_controllerInternal irChain regs_4", false,-1);
        vcdp->declBus(c+69667,"TestHarness chiptop system dtm tapIO_controllerInternal irChain updateBits_lo", false,-1, 1,0);
        vcdp->declBus(c+69668,"TestHarness chiptop system dtm tapIO_controllerInternal irChain updateBits_hi", false,-1, 2,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system dtm tapIO_bypassChain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop system dtm tapIO_bypassChain reset", false,-1);
        vcdp->declBit(c+69698,"TestHarness chiptop system dtm tapIO_bypassChain io_chainIn_shift", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop system dtm tapIO_bypassChain io_chainIn_data", false,-1);
        vcdp->declBit(c+69699,"TestHarness chiptop system dtm tapIO_bypassChain io_chainIn_capture", false,-1);
        vcdp->declBit(c+69700,"TestHarness chiptop system dtm tapIO_bypassChain io_chainIn_update", false,-1);
        vcdp->declBit(c+69458,"TestHarness chiptop system dtm tapIO_bypassChain io_chainOut_data", false,-1);
        vcdp->declBit(c+69458,"TestHarness chiptop system dtm tapIO_bypassChain reg_", false,-1);
        vcdp->declBit(c+69723,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_in_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1363(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop dividerOnlyClockGen auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1_clk_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1_clk_in", false,-1);
        vcdp->declBus(c+70365,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 DIV", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 clk_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 clk_in", false,-1);
        vcdp->declBus(c+70366,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 CWIDTH", false,-1, 31,0);
        vcdp->declBus(c+70366,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 LOW_CYCLES", false,-1, 31,0);
        vcdp->declBus(c+70367,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 HIGH_TRANSITION", false,-1, 31,0);
        vcdp->declBus(c+70366,"TestHarness chiptop dividerOnlyClockGen bundleOut_0_member_allClocks_subsystem_sbus_0_clock_ClockDivideBy1 LOW_TRANSITION", false,-1, 31,0);
        vcdp->declBit(c+39296,"TestHarness chiptop system_debug_systemjtag_reset_catcher clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system_debug_systemjtag_reset_catcher reset", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain_clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain_io_d", false,-1);
        vcdp->declBit(c+69438,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain clock", false,-1);
        vcdp->declBit(c+69623,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain io_d", false,-1);
        vcdp->declBit(c+69438,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain_clock", false,-1);
        vcdp->declBit(c+39028,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        vcdp->declBit(c+69438,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain clock", false,-1);
        vcdp->declBit(c+39028,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain io_d", false,-1);
        vcdp->declBit(c+69438,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain io_q", false,-1);
        vcdp->declBit(c+69438,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        vcdp->declBit(c+69439,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        vcdp->declBit(c+69440,"TestHarness chiptop system_debug_systemjtag_reset_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop debug_reset_syncd_debug_reset_sync clock", false,-1);
        vcdp->declBit(c+69437,"TestHarness chiptop debug_reset_syncd_debug_reset_sync reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop debug_reset_syncd_debug_reset_sync io_d", false,-1);
        vcdp->declBit(c+68601,"TestHarness chiptop debug_reset_syncd_debug_reset_sync io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain_clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain_io_d", false,-1);
        vcdp->declBit(c+68601,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain clock", false,-1);
        vcdp->declBit(c+39192,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain io_d", false,-1);
        vcdp->declBit(c+68601,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain io_q", false,-1);
        vcdp->declBit(c+68601,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain sync_0", false,-1);
        vcdp->declBit(c+68602,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain sync_1", false,-1);
        vcdp->declBit(c+68603,"TestHarness chiptop debug_reset_syncd_debug_reset_sync output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dmactiveAck_dmactiveAck clock", false,-1);
        vcdp->declBit(c+68600,"TestHarness chiptop dmactiveAck_dmactiveAck reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop dmactiveAck_dmactiveAck io_d", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop dmactiveAck_dmactiveAck io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain_clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain_reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain_io_d", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain clock", false,-1);
        vcdp->declBit(c+39195,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain reset", false,-1);
        vcdp->declBit(c+69696,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain io_d", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain io_q", false,-1);
        vcdp->declBit(c+68711,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain sync_0", false,-1);
        vcdp->declBit(c+68713,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain sync_1", false,-1);
        vcdp->declBit(c+68714,"TestHarness chiptop dmactiveAck_dmactiveAck output_chain sync_2", false,-1);
        vcdp->declBit(c+1328,"TestHarness chiptop gated_clock_debug_clock_gate out", false,-1);
        vcdp->declBit(c+68712,"TestHarness chiptop gated_clock_debug_clock_gate en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop gated_clock_debug_clock_gate test_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop gated_clock_debug_clock_gate in", false,-1);
        vcdp->declBit(c+1332,"TestHarness chiptop gated_clock_debug_clock_gate en_latched", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop iocell_jtag_TDO pad", false,-1);
        vcdp->declBit(c+40383,"TestHarness chiptop iocell_jtag_TDO o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_jtag_TDO oe", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop iocell_jtag_TDI pad", false,-1);
        vcdp->declBit(c+39298,"TestHarness chiptop iocell_jtag_TDI i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_jtag_TDI ie", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop iocell_jtag_TMS pad", false,-1);
        vcdp->declBit(c+39297,"TestHarness chiptop iocell_jtag_TMS i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_jtag_TMS ie", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop iocell_jtag_TCK pad", false,-1);
        vcdp->declBit(c+39296,"TestHarness chiptop iocell_jtag_TCK i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_jtag_TCK ie", false,-1);
        vcdp->declBit(c+40406,"TestHarness chiptop iocell_serial_tl_bits_out_bits pad", false,-1);
        vcdp->declBit(c+40406,"TestHarness chiptop iocell_serial_tl_bits_out_bits o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits oe", false,-1);
        vcdp->declBit(c+40407,"TestHarness chiptop iocell_serial_tl_bits_out_bits_1 pad", false,-1);
        vcdp->declBit(c+40407,"TestHarness chiptop iocell_serial_tl_bits_out_bits_1 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_1 oe", false,-1);
        vcdp->declBit(c+40408,"TestHarness chiptop iocell_serial_tl_bits_out_bits_2 pad", false,-1);
        vcdp->declBit(c+40408,"TestHarness chiptop iocell_serial_tl_bits_out_bits_2 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_2 oe", false,-1);
        vcdp->declBit(c+40409,"TestHarness chiptop iocell_serial_tl_bits_out_bits_3 pad", false,-1);
        vcdp->declBit(c+40409,"TestHarness chiptop iocell_serial_tl_bits_out_bits_3 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_3 oe", false,-1);
        vcdp->declBit(c+40410,"TestHarness chiptop iocell_serial_tl_bits_out_bits_4 pad", false,-1);
        vcdp->declBit(c+40410,"TestHarness chiptop iocell_serial_tl_bits_out_bits_4 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_4 oe", false,-1);
        vcdp->declBit(c+40411,"TestHarness chiptop iocell_serial_tl_bits_out_bits_5 pad", false,-1);
        vcdp->declBit(c+40411,"TestHarness chiptop iocell_serial_tl_bits_out_bits_5 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_5 oe", false,-1);
    }
}

void VTestHarness::traceInitThis__1364(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40412,"TestHarness chiptop iocell_serial_tl_bits_out_bits_6 pad", false,-1);
        vcdp->declBit(c+40412,"TestHarness chiptop iocell_serial_tl_bits_out_bits_6 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_6 oe", false,-1);
        vcdp->declBit(c+40413,"TestHarness chiptop iocell_serial_tl_bits_out_bits_7 pad", false,-1);
        vcdp->declBit(c+40413,"TestHarness chiptop iocell_serial_tl_bits_out_bits_7 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_7 oe", false,-1);
        vcdp->declBit(c+40414,"TestHarness chiptop iocell_serial_tl_bits_out_bits_8 pad", false,-1);
        vcdp->declBit(c+40414,"TestHarness chiptop iocell_serial_tl_bits_out_bits_8 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_8 oe", false,-1);
        vcdp->declBit(c+40415,"TestHarness chiptop iocell_serial_tl_bits_out_bits_9 pad", false,-1);
        vcdp->declBit(c+40415,"TestHarness chiptop iocell_serial_tl_bits_out_bits_9 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_9 oe", false,-1);
        vcdp->declBit(c+40416,"TestHarness chiptop iocell_serial_tl_bits_out_bits_10 pad", false,-1);
        vcdp->declBit(c+40416,"TestHarness chiptop iocell_serial_tl_bits_out_bits_10 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_10 oe", false,-1);
        vcdp->declBit(c+40417,"TestHarness chiptop iocell_serial_tl_bits_out_bits_11 pad", false,-1);
        vcdp->declBit(c+40417,"TestHarness chiptop iocell_serial_tl_bits_out_bits_11 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_11 oe", false,-1);
        vcdp->declBit(c+40418,"TestHarness chiptop iocell_serial_tl_bits_out_bits_12 pad", false,-1);
        vcdp->declBit(c+40418,"TestHarness chiptop iocell_serial_tl_bits_out_bits_12 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_12 oe", false,-1);
        vcdp->declBit(c+40419,"TestHarness chiptop iocell_serial_tl_bits_out_bits_13 pad", false,-1);
        vcdp->declBit(c+40419,"TestHarness chiptop iocell_serial_tl_bits_out_bits_13 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_13 oe", false,-1);
        vcdp->declBit(c+40420,"TestHarness chiptop iocell_serial_tl_bits_out_bits_14 pad", false,-1);
        vcdp->declBit(c+40420,"TestHarness chiptop iocell_serial_tl_bits_out_bits_14 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_14 oe", false,-1);
        vcdp->declBit(c+40421,"TestHarness chiptop iocell_serial_tl_bits_out_bits_15 pad", false,-1);
        vcdp->declBit(c+40421,"TestHarness chiptop iocell_serial_tl_bits_out_bits_15 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_15 oe", false,-1);
        vcdp->declBit(c+40422,"TestHarness chiptop iocell_serial_tl_bits_out_bits_16 pad", false,-1);
        vcdp->declBit(c+40422,"TestHarness chiptop iocell_serial_tl_bits_out_bits_16 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_16 oe", false,-1);
        vcdp->declBit(c+40423,"TestHarness chiptop iocell_serial_tl_bits_out_bits_17 pad", false,-1);
        vcdp->declBit(c+40423,"TestHarness chiptop iocell_serial_tl_bits_out_bits_17 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_17 oe", false,-1);
        vcdp->declBit(c+40424,"TestHarness chiptop iocell_serial_tl_bits_out_bits_18 pad", false,-1);
        vcdp->declBit(c+40424,"TestHarness chiptop iocell_serial_tl_bits_out_bits_18 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_18 oe", false,-1);
        vcdp->declBit(c+40425,"TestHarness chiptop iocell_serial_tl_bits_out_bits_19 pad", false,-1);
        vcdp->declBit(c+40425,"TestHarness chiptop iocell_serial_tl_bits_out_bits_19 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_19 oe", false,-1);
        vcdp->declBit(c+40426,"TestHarness chiptop iocell_serial_tl_bits_out_bits_20 pad", false,-1);
        vcdp->declBit(c+40426,"TestHarness chiptop iocell_serial_tl_bits_out_bits_20 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_20 oe", false,-1);
        vcdp->declBit(c+40427,"TestHarness chiptop iocell_serial_tl_bits_out_bits_21 pad", false,-1);
        vcdp->declBit(c+40427,"TestHarness chiptop iocell_serial_tl_bits_out_bits_21 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_21 oe", false,-1);
        vcdp->declBit(c+40428,"TestHarness chiptop iocell_serial_tl_bits_out_bits_22 pad", false,-1);
        vcdp->declBit(c+40428,"TestHarness chiptop iocell_serial_tl_bits_out_bits_22 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_22 oe", false,-1);
        vcdp->declBit(c+40429,"TestHarness chiptop iocell_serial_tl_bits_out_bits_23 pad", false,-1);
        vcdp->declBit(c+40429,"TestHarness chiptop iocell_serial_tl_bits_out_bits_23 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_23 oe", false,-1);
        vcdp->declBit(c+40430,"TestHarness chiptop iocell_serial_tl_bits_out_bits_24 pad", false,-1);
        vcdp->declBit(c+40430,"TestHarness chiptop iocell_serial_tl_bits_out_bits_24 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_24 oe", false,-1);
        vcdp->declBit(c+40431,"TestHarness chiptop iocell_serial_tl_bits_out_bits_25 pad", false,-1);
        vcdp->declBit(c+40431,"TestHarness chiptop iocell_serial_tl_bits_out_bits_25 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_25 oe", false,-1);
        vcdp->declBit(c+40432,"TestHarness chiptop iocell_serial_tl_bits_out_bits_26 pad", false,-1);
        vcdp->declBit(c+40432,"TestHarness chiptop iocell_serial_tl_bits_out_bits_26 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_26 oe", false,-1);
        vcdp->declBit(c+40433,"TestHarness chiptop iocell_serial_tl_bits_out_bits_27 pad", false,-1);
        vcdp->declBit(c+40433,"TestHarness chiptop iocell_serial_tl_bits_out_bits_27 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_27 oe", false,-1);
        vcdp->declBit(c+40434,"TestHarness chiptop iocell_serial_tl_bits_out_bits_28 pad", false,-1);
        vcdp->declBit(c+40434,"TestHarness chiptop iocell_serial_tl_bits_out_bits_28 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_28 oe", false,-1);
        vcdp->declBit(c+40435,"TestHarness chiptop iocell_serial_tl_bits_out_bits_29 pad", false,-1);
        vcdp->declBit(c+40435,"TestHarness chiptop iocell_serial_tl_bits_out_bits_29 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_29 oe", false,-1);
        vcdp->declBit(c+40436,"TestHarness chiptop iocell_serial_tl_bits_out_bits_30 pad", false,-1);
        vcdp->declBit(c+40436,"TestHarness chiptop iocell_serial_tl_bits_out_bits_30 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_30 oe", false,-1);
        vcdp->declBit(c+40437,"TestHarness chiptop iocell_serial_tl_bits_out_bits_31 pad", false,-1);
        vcdp->declBit(c+40437,"TestHarness chiptop iocell_serial_tl_bits_out_bits_31 o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_bits_31 oe", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop iocell_serial_tl_bits_out_valid pad", false,-1);
        vcdp->declBit(c+40386,"TestHarness chiptop iocell_serial_tl_bits_out_valid o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_valid oe", false,-1);
        vcdp->declBit(c+36686,"TestHarness chiptop iocell_serial_tl_bits_out_ready pad", false,-1);
        vcdp->declBit(c+36686,"TestHarness chiptop iocell_serial_tl_bits_out_ready i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_out_ready ie", false,-1);
        vcdp->declBit(c+40438,"TestHarness chiptop iocell_serial_tl_bits_in_bits pad", false,-1);
        vcdp->declBit(c+40438,"TestHarness chiptop iocell_serial_tl_bits_in_bits i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits ie", false,-1);
        vcdp->declBit(c+40439,"TestHarness chiptop iocell_serial_tl_bits_in_bits_1 pad", false,-1);
        vcdp->declBit(c+40439,"TestHarness chiptop iocell_serial_tl_bits_in_bits_1 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_1 ie", false,-1);
        vcdp->declBit(c+40440,"TestHarness chiptop iocell_serial_tl_bits_in_bits_2 pad", false,-1);
        vcdp->declBit(c+40440,"TestHarness chiptop iocell_serial_tl_bits_in_bits_2 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_2 ie", false,-1);
        vcdp->declBit(c+40441,"TestHarness chiptop iocell_serial_tl_bits_in_bits_3 pad", false,-1);
        vcdp->declBit(c+40441,"TestHarness chiptop iocell_serial_tl_bits_in_bits_3 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_3 ie", false,-1);
        vcdp->declBit(c+40442,"TestHarness chiptop iocell_serial_tl_bits_in_bits_4 pad", false,-1);
        vcdp->declBit(c+40442,"TestHarness chiptop iocell_serial_tl_bits_in_bits_4 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_4 ie", false,-1);
        vcdp->declBit(c+40443,"TestHarness chiptop iocell_serial_tl_bits_in_bits_5 pad", false,-1);
        vcdp->declBit(c+40443,"TestHarness chiptop iocell_serial_tl_bits_in_bits_5 i", false,-1);
    }
}

void VTestHarness::traceInitThis__1365(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_5 ie", false,-1);
        vcdp->declBit(c+40444,"TestHarness chiptop iocell_serial_tl_bits_in_bits_6 pad", false,-1);
        vcdp->declBit(c+40444,"TestHarness chiptop iocell_serial_tl_bits_in_bits_6 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_6 ie", false,-1);
        vcdp->declBit(c+40445,"TestHarness chiptop iocell_serial_tl_bits_in_bits_7 pad", false,-1);
        vcdp->declBit(c+40445,"TestHarness chiptop iocell_serial_tl_bits_in_bits_7 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_7 ie", false,-1);
        vcdp->declBit(c+40446,"TestHarness chiptop iocell_serial_tl_bits_in_bits_8 pad", false,-1);
        vcdp->declBit(c+40446,"TestHarness chiptop iocell_serial_tl_bits_in_bits_8 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_8 ie", false,-1);
        vcdp->declBit(c+40447,"TestHarness chiptop iocell_serial_tl_bits_in_bits_9 pad", false,-1);
        vcdp->declBit(c+40447,"TestHarness chiptop iocell_serial_tl_bits_in_bits_9 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_9 ie", false,-1);
        vcdp->declBit(c+40448,"TestHarness chiptop iocell_serial_tl_bits_in_bits_10 pad", false,-1);
        vcdp->declBit(c+40448,"TestHarness chiptop iocell_serial_tl_bits_in_bits_10 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_10 ie", false,-1);
        vcdp->declBit(c+40449,"TestHarness chiptop iocell_serial_tl_bits_in_bits_11 pad", false,-1);
        vcdp->declBit(c+40449,"TestHarness chiptop iocell_serial_tl_bits_in_bits_11 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_11 ie", false,-1);
        vcdp->declBit(c+40450,"TestHarness chiptop iocell_serial_tl_bits_in_bits_12 pad", false,-1);
        vcdp->declBit(c+40450,"TestHarness chiptop iocell_serial_tl_bits_in_bits_12 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_12 ie", false,-1);
        vcdp->declBit(c+40451,"TestHarness chiptop iocell_serial_tl_bits_in_bits_13 pad", false,-1);
        vcdp->declBit(c+40451,"TestHarness chiptop iocell_serial_tl_bits_in_bits_13 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_13 ie", false,-1);
        vcdp->declBit(c+40452,"TestHarness chiptop iocell_serial_tl_bits_in_bits_14 pad", false,-1);
        vcdp->declBit(c+40452,"TestHarness chiptop iocell_serial_tl_bits_in_bits_14 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_14 ie", false,-1);
        vcdp->declBit(c+40453,"TestHarness chiptop iocell_serial_tl_bits_in_bits_15 pad", false,-1);
        vcdp->declBit(c+40453,"TestHarness chiptop iocell_serial_tl_bits_in_bits_15 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_15 ie", false,-1);
        vcdp->declBit(c+40454,"TestHarness chiptop iocell_serial_tl_bits_in_bits_16 pad", false,-1);
        vcdp->declBit(c+40454,"TestHarness chiptop iocell_serial_tl_bits_in_bits_16 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_16 ie", false,-1);
        vcdp->declBit(c+40455,"TestHarness chiptop iocell_serial_tl_bits_in_bits_17 pad", false,-1);
        vcdp->declBit(c+40455,"TestHarness chiptop iocell_serial_tl_bits_in_bits_17 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_17 ie", false,-1);
        vcdp->declBit(c+40456,"TestHarness chiptop iocell_serial_tl_bits_in_bits_18 pad", false,-1);
        vcdp->declBit(c+40456,"TestHarness chiptop iocell_serial_tl_bits_in_bits_18 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_18 ie", false,-1);
        vcdp->declBit(c+40457,"TestHarness chiptop iocell_serial_tl_bits_in_bits_19 pad", false,-1);
        vcdp->declBit(c+40457,"TestHarness chiptop iocell_serial_tl_bits_in_bits_19 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_19 ie", false,-1);
        vcdp->declBit(c+40458,"TestHarness chiptop iocell_serial_tl_bits_in_bits_20 pad", false,-1);
        vcdp->declBit(c+40458,"TestHarness chiptop iocell_serial_tl_bits_in_bits_20 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_20 ie", false,-1);
        vcdp->declBit(c+40459,"TestHarness chiptop iocell_serial_tl_bits_in_bits_21 pad", false,-1);
        vcdp->declBit(c+40459,"TestHarness chiptop iocell_serial_tl_bits_in_bits_21 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_21 ie", false,-1);
        vcdp->declBit(c+40460,"TestHarness chiptop iocell_serial_tl_bits_in_bits_22 pad", false,-1);
        vcdp->declBit(c+40460,"TestHarness chiptop iocell_serial_tl_bits_in_bits_22 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_22 ie", false,-1);
        vcdp->declBit(c+40461,"TestHarness chiptop iocell_serial_tl_bits_in_bits_23 pad", false,-1);
        vcdp->declBit(c+40461,"TestHarness chiptop iocell_serial_tl_bits_in_bits_23 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_23 ie", false,-1);
        vcdp->declBit(c+40462,"TestHarness chiptop iocell_serial_tl_bits_in_bits_24 pad", false,-1);
        vcdp->declBit(c+40462,"TestHarness chiptop iocell_serial_tl_bits_in_bits_24 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_24 ie", false,-1);
        vcdp->declBit(c+40463,"TestHarness chiptop iocell_serial_tl_bits_in_bits_25 pad", false,-1);
        vcdp->declBit(c+40463,"TestHarness chiptop iocell_serial_tl_bits_in_bits_25 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_25 ie", false,-1);
        vcdp->declBit(c+40464,"TestHarness chiptop iocell_serial_tl_bits_in_bits_26 pad", false,-1);
        vcdp->declBit(c+40464,"TestHarness chiptop iocell_serial_tl_bits_in_bits_26 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_26 ie", false,-1);
        vcdp->declBit(c+40465,"TestHarness chiptop iocell_serial_tl_bits_in_bits_27 pad", false,-1);
        vcdp->declBit(c+40465,"TestHarness chiptop iocell_serial_tl_bits_in_bits_27 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_27 ie", false,-1);
        vcdp->declBit(c+40466,"TestHarness chiptop iocell_serial_tl_bits_in_bits_28 pad", false,-1);
        vcdp->declBit(c+40466,"TestHarness chiptop iocell_serial_tl_bits_in_bits_28 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_28 ie", false,-1);
        vcdp->declBit(c+40467,"TestHarness chiptop iocell_serial_tl_bits_in_bits_29 pad", false,-1);
        vcdp->declBit(c+40467,"TestHarness chiptop iocell_serial_tl_bits_in_bits_29 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_29 ie", false,-1);
        vcdp->declBit(c+40468,"TestHarness chiptop iocell_serial_tl_bits_in_bits_30 pad", false,-1);
        vcdp->declBit(c+40468,"TestHarness chiptop iocell_serial_tl_bits_in_bits_30 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_30 ie", false,-1);
        vcdp->declBit(c+40469,"TestHarness chiptop iocell_serial_tl_bits_in_bits_31 pad", false,-1);
        vcdp->declBit(c+40469,"TestHarness chiptop iocell_serial_tl_bits_in_bits_31 i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_bits_31 ie", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop iocell_serial_tl_bits_in_valid pad", false,-1);
        vcdp->declBit(c+36685,"TestHarness chiptop iocell_serial_tl_bits_in_valid i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_valid ie", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop iocell_serial_tl_bits_in_ready pad", false,-1);
        vcdp->declBit(c+40384,"TestHarness chiptop iocell_serial_tl_bits_in_ready o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_bits_in_ready oe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop iocell_serial_tl_clock pad", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop iocell_serial_tl_clock o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_serial_tl_clock oe", false,-1);
        vcdp->declBit(c+1,"TestHarness chiptop iocell_custom_boot pad", false,-1);
        vcdp->declBit(c+1,"TestHarness chiptop iocell_custom_boot i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_custom_boot ie", false,-1);
        vcdp->declBit(c+69723,"TestHarness chiptop iocell_clock_clock pad", false,-1);
        vcdp->declBit(c+69723,"TestHarness chiptop iocell_clock_clock i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_clock_clock ie", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop iocell_reset pad", false,-1);
        vcdp->declBit(c+69724,"TestHarness chiptop iocell_reset i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_reset ie", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop iocell_uart_0_rxd pad", false,-1);
        vcdp->declBit(c+37505,"TestHarness chiptop iocell_uart_0_rxd i", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_uart_0_rxd ie", false,-1);
        vcdp->declBit(c+40404,"TestHarness chiptop iocell_uart_0_txd pad", false,-1);
    }
}

void VTestHarness::traceInitThis__1366(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40404,"TestHarness chiptop iocell_uart_0_txd o", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop iocell_uart_0_txd oe", false,-1);
        vcdp->declBus(c+70368,"TestHarness SimJTAG TICK_DELAY", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness SimJTAG clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness SimJTAG reset", false,-1);
        vcdp->declBit(c+2,"TestHarness SimJTAG enable", false,-1);
        vcdp->declBit(c+69726,"TestHarness SimJTAG init_done", false,-1);
        vcdp->declBit(c+39296,"TestHarness SimJTAG jtag_TCK", false,-1);
        vcdp->declBit(c+39297,"TestHarness SimJTAG jtag_TMS", false,-1);
        vcdp->declBit(c+39298,"TestHarness SimJTAG jtag_TDI", false,-1);
        vcdp->declBit(c+39299,"TestHarness SimJTAG jtag_TRSTn", false,-1);
        vcdp->declBit(c+40383,"TestHarness SimJTAG jtag_TDO_data", false,-1);
        vcdp->declBit(c+69727,"TestHarness SimJTAG jtag_TDO_driven", false,-1);
        vcdp->declBus(c+39300,"TestHarness SimJTAG exit", false,-1, 31,0);
        vcdp->declBus(c+39313,"TestHarness SimJTAG tickCounterReg", false,-1, 31,0);
        vcdp->declBus(c+39314,"TestHarness SimJTAG tickCounterNxt", false,-1, 31,0);
        vcdp->declBit(c+39315,"TestHarness SimJTAG r_reset", false,-1);
        vcdp->declBus(c+162,"TestHarness SimJTAG random_bits", false,-1, 31,0);
        vcdp->declBit(c+39316,"TestHarness SimJTAG init_done_sticky", false,-1);
        vcdp->declArray(c+70369,"TestHarness plusarg_reader FORMAT", false,-1, 143,0);
        vcdp->declBus(c+69734,"TestHarness plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+3,"TestHarness plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+3,"TestHarness plusarg_reader myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue io_enq_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue io_enq_reset", false,-1);
        vcdp->declBit(c+36686,"TestHarness bits_out_queue io_enq_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness bits_out_queue io_enq_valid", false,-1);
        vcdp->declBus(c+1395,"TestHarness bits_out_queue io_enq_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue io_deq_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue io_deq_reset", false,-1);
        vcdp->declBit(c+39301,"TestHarness bits_out_queue io_deq_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness bits_out_queue io_deq_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue io_deq_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source_reset", false,-1);
        vcdp->declBit(c+36686,"TestHarness bits_out_queue source_io_enq_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness bits_out_queue source_io_enq_valid", false,-1);
        vcdp->declBus(c+1395,"TestHarness bits_out_queue source_io_enq_bits", false,-1, 31,0);
        vcdp->declBus(c+68580,"TestHarness bits_out_queue source_io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+68581,"TestHarness bits_out_queue source_io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+68582,"TestHarness bits_out_queue source_io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+68583,"TestHarness bits_out_queue source_io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+68584,"TestHarness bits_out_queue source_io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+68585,"TestHarness bits_out_queue source_io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+68586,"TestHarness bits_out_queue source_io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+68587,"TestHarness bits_out_queue source_io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue source_io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue source_io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue source_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue source_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink_reset", false,-1);
        vcdp->declBit(c+39301,"TestHarness bits_out_queue sink_io_deq_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness bits_out_queue sink_io_deq_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue sink_io_deq_bits", false,-1, 31,0);
        vcdp->declBus(c+68580,"TestHarness bits_out_queue sink_io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+68581,"TestHarness bits_out_queue sink_io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+68582,"TestHarness bits_out_queue sink_io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+68583,"TestHarness bits_out_queue sink_io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+68584,"TestHarness bits_out_queue sink_io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+68585,"TestHarness bits_out_queue sink_io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+68586,"TestHarness bits_out_queue sink_io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+68587,"TestHarness bits_out_queue sink_io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue sink_io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue sink_io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue sink_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue sink_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source reset", false,-1);
        vcdp->declBit(c+36686,"TestHarness bits_out_queue source io_enq_ready", false,-1);
        vcdp->declBit(c+40386,"TestHarness bits_out_queue source io_enq_valid", false,-1);
        vcdp->declBus(c+1395,"TestHarness bits_out_queue source io_enq_bits", false,-1, 31,0);
        vcdp->declBus(c+68580,"TestHarness bits_out_queue source io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+68581,"TestHarness bits_out_queue source io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+68582,"TestHarness bits_out_queue source io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+68583,"TestHarness bits_out_queue source io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+68584,"TestHarness bits_out_queue source io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+68585,"TestHarness bits_out_queue source io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+68586,"TestHarness bits_out_queue source io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+68587,"TestHarness bits_out_queue source io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue source io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue source io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue source io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue source io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray_reset", false,-1);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue source ridx_ridx_gray_io_d", false,-1, 3,0);
        vcdp->declBus(c+68640,"TestHarness bits_out_queue source ridx_ridx_gray_io_q", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0_io_in", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0_reset", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1_io_in", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1_io_out", false,-1);
    }
}

void VTestHarness::traceInitThis__1367(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1_reset", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend_io_in", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend_reset", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid_io_in", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid_reset", false,-1);
        vcdp->declBus(c+68580,"TestHarness bits_out_queue source mem_0", false,-1, 31,0);
        vcdp->declBus(c+68581,"TestHarness bits_out_queue source mem_1", false,-1, 31,0);
        vcdp->declBus(c+68582,"TestHarness bits_out_queue source mem_2", false,-1, 31,0);
        vcdp->declBus(c+68583,"TestHarness bits_out_queue source mem_3", false,-1, 31,0);
        vcdp->declBus(c+68584,"TestHarness bits_out_queue source mem_4", false,-1, 31,0);
        vcdp->declBus(c+68585,"TestHarness bits_out_queue source mem_5", false,-1, 31,0);
        vcdp->declBus(c+68586,"TestHarness bits_out_queue source mem_6", false,-1, 31,0);
        vcdp->declBus(c+68587,"TestHarness bits_out_queue source mem_7", false,-1, 31,0);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_ready", false,-1);
        vcdp->declBus(c+68644,"TestHarness bits_out_queue source widx_widx_bin", false,-1, 3,0);
        vcdp->declBus(c+36687,"TestHarness bits_out_queue source widx_incremented", false,-1, 3,0);
        vcdp->declBus(c+36688,"TestHarness bits_out_queue source widx", false,-1, 3,0);
        vcdp->declBus(c+68640,"TestHarness bits_out_queue source ridx", false,-1, 3,0);
        vcdp->declBus(c+36689,"TestHarness bits_out_queue source index", false,-1, 2,0);
        vcdp->declBit(c+68645,"TestHarness bits_out_queue source ready_reg", false,-1);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue source widx_gray", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray reset", false,-1);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue source ridx_ridx_gray io_d", false,-1, 3,0);
        vcdp->declBus(c+68640,"TestHarness bits_out_queue source ridx_ridx_gray io_q", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69603,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+68646,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1_reset", false,-1);
        vcdp->declBit(c+69604,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1_io_d", false,-1);
        vcdp->declBit(c+68647,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2_reset", false,-1);
        vcdp->declBit(c+69605,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2_io_d", false,-1);
        vcdp->declBit(c+68648,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3_reset", false,-1);
        vcdp->declBit(c+69606,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3_io_d", false,-1);
        vcdp->declBit(c+68649,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3_io_q", false,-1);
        vcdp->declBit(c+68647,"TestHarness bits_out_queue source ridx_ridx_gray output_1", false,-1);
        vcdp->declBit(c+68646,"TestHarness bits_out_queue source ridx_ridx_gray output_0", false,-1);
        vcdp->declBus(c+68650,"TestHarness bits_out_queue source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        vcdp->declBit(c+68649,"TestHarness bits_out_queue source ridx_ridx_gray output_3", false,-1);
        vcdp->declBit(c+68648,"TestHarness bits_out_queue source ridx_ridx_gray output_2", false,-1);
        vcdp->declBus(c+68651,"TestHarness bits_out_queue source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69603,"TestHarness bits_out_queue source ridx_ridx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+68646,"TestHarness bits_out_queue source ridx_ridx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+68646,"TestHarness bits_out_queue source ridx_ridx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+68652,"TestHarness bits_out_queue source ridx_ridx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+68653,"TestHarness bits_out_queue source ridx_ridx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 reset", false,-1);
        vcdp->declBit(c+69604,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 io_d", false,-1);
        vcdp->declBit(c+68647,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 io_q", false,-1);
        vcdp->declBit(c+68647,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        vcdp->declBit(c+68654,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        vcdp->declBit(c+68655,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 reset", false,-1);
        vcdp->declBit(c+69605,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 io_d", false,-1);
        vcdp->declBit(c+68648,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 io_q", false,-1);
        vcdp->declBit(c+68648,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        vcdp->declBit(c+68656,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        vcdp->declBit(c+68657,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 reset", false,-1);
        vcdp->declBit(c+69606,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 io_d", false,-1);
        vcdp->declBit(c+68649,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 io_q", false,-1);
        vcdp->declBit(c+68649,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        vcdp->declBit(c+68658,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        vcdp->declBit(c+68659,"TestHarness bits_out_queue source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0 io_in", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0 reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1368(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68660,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68661,"TestHarness bits_out_queue source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1 io_in", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1 reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68641,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68662,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68663,"TestHarness bits_out_queue source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend io_in", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68664,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68665,"TestHarness bits_out_queue source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid io_in", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68642,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68643,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68666,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68667,"TestHarness bits_out_queue source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink reset", false,-1);
        vcdp->declBit(c+39301,"TestHarness bits_out_queue sink io_deq_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness bits_out_queue sink io_deq_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue sink io_deq_bits", false,-1, 31,0);
        vcdp->declBus(c+68580,"TestHarness bits_out_queue sink io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+68581,"TestHarness bits_out_queue sink io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+68582,"TestHarness bits_out_queue sink io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+68583,"TestHarness bits_out_queue sink io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+68584,"TestHarness bits_out_queue sink io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+68585,"TestHarness bits_out_queue sink io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+68586,"TestHarness bits_out_queue sink io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+68587,"TestHarness bits_out_queue sink io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue sink io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue sink io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue sink io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_out_queue sink io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray_reset", false,-1);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue sink widx_widx_gray_io_d", false,-1, 3,0);
        vcdp->declBus(c+1325,"TestHarness bits_out_queue sink widx_widx_gray_io_q", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg_clock", false,-1);
        vcdp->declBus(c+36683,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        vcdp->declBit(c+1326,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0_io_in", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1369(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0_reset", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1_io_in", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1_reset", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend_io_in", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend_reset", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid_io_in", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid_reset", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_ready", false,-1);
        vcdp->declBus(c+40096,"TestHarness bits_out_queue sink ridx_ridx_bin", false,-1, 3,0);
        vcdp->declBus(c+39019,"TestHarness bits_out_queue sink ridx_incremented", false,-1, 3,0);
        vcdp->declBus(c+39020,"TestHarness bits_out_queue sink ridx", false,-1, 3,0);
        vcdp->declBus(c+1325,"TestHarness bits_out_queue sink widx", false,-1, 3,0);
        vcdp->declBus(c+39021,"TestHarness bits_out_queue sink index", false,-1, 2,0);
        vcdp->declBit(c+40097,"TestHarness bits_out_queue sink valid_reg", false,-1);
        vcdp->declBus(c+69601,"TestHarness bits_out_queue sink ridx_gray", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray reset", false,-1);
        vcdp->declBus(c+68638,"TestHarness bits_out_queue sink widx_widx_gray io_d", false,-1, 3,0);
        vcdp->declBus(c+1325,"TestHarness bits_out_queue sink widx_widx_gray io_q", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+68668,"TestHarness bits_out_queue sink widx_widx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+40098,"TestHarness bits_out_queue sink widx_widx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1_reset", false,-1);
        vcdp->declBit(c+68669,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1_io_d", false,-1);
        vcdp->declBit(c+40099,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2_reset", false,-1);
        vcdp->declBit(c+68670,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2_io_d", false,-1);
        vcdp->declBit(c+40100,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3_reset", false,-1);
        vcdp->declBit(c+68671,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3_io_d", false,-1);
        vcdp->declBit(c+40101,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3_io_q", false,-1);
        vcdp->declBit(c+40099,"TestHarness bits_out_queue sink widx_widx_gray output_1", false,-1);
        vcdp->declBit(c+40098,"TestHarness bits_out_queue sink widx_widx_gray output_0", false,-1);
        vcdp->declBus(c+40102,"TestHarness bits_out_queue sink widx_widx_gray io_q_lo", false,-1, 1,0);
        vcdp->declBit(c+40101,"TestHarness bits_out_queue sink widx_widx_gray output_3", false,-1);
        vcdp->declBit(c+40100,"TestHarness bits_out_queue sink widx_widx_gray output_2", false,-1);
        vcdp->declBus(c+40103,"TestHarness bits_out_queue sink widx_widx_gray io_q_hi", false,-1, 1,0);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain reset", false,-1);
        vcdp->declBit(c+68668,"TestHarness bits_out_queue sink widx_widx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+40098,"TestHarness bits_out_queue sink widx_widx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+40098,"TestHarness bits_out_queue sink widx_widx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+40104,"TestHarness bits_out_queue sink widx_widx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+40105,"TestHarness bits_out_queue sink widx_widx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 reset", false,-1);
        vcdp->declBit(c+68669,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 io_d", false,-1);
        vcdp->declBit(c+40099,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 io_q", false,-1);
        vcdp->declBit(c+40099,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 sync_0", false,-1);
        vcdp->declBit(c+40106,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 sync_1", false,-1);
        vcdp->declBit(c+40107,"TestHarness bits_out_queue sink widx_widx_gray output_chain_1 sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 reset", false,-1);
        vcdp->declBit(c+68670,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 io_d", false,-1);
        vcdp->declBit(c+40100,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 io_q", false,-1);
        vcdp->declBit(c+40100,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 sync_0", false,-1);
        vcdp->declBit(c+40108,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 sync_1", false,-1);
        vcdp->declBit(c+40109,"TestHarness bits_out_queue sink widx_widx_gray output_chain_2 sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 reset", false,-1);
        vcdp->declBit(c+68671,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 io_d", false,-1);
        vcdp->declBit(c+40101,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 io_q", false,-1);
        vcdp->declBit(c+40101,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 sync_0", false,-1);
        vcdp->declBit(c+40110,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 sync_1", false,-1);
        vcdp->declBit(c+40111,"TestHarness bits_out_queue sink widx_widx_gray output_chain_3 sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg clock", false,-1);
        vcdp->declBus(c+36683,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        vcdp->declBit(c+1326,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg io_en", false,-1);
        vcdp->declBus(c+39302,"TestHarness bits_out_queue sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0 io_in", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0 reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1370(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69608,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69609,"TestHarness bits_out_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1 io_in", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1 reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69607,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69602,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69610,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69611,"TestHarness bits_out_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend io_in", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68639,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+40112,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+40113,"TestHarness bits_out_queue sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid io_in", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+40094,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+40095,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+40114,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+40115,"TestHarness bits_out_queue sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue io_enq_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue io_enq_reset", false,-1);
        vcdp->declBit(c+1324,"TestHarness bits_in_queue io_enq_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness bits_in_queue io_enq_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness bits_in_queue io_enq_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue io_deq_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue io_deq_reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness bits_in_queue io_deq_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness bits_in_queue io_deq_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue io_deq_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source_reset", false,-1);
        vcdp->declBit(c+1324,"TestHarness bits_in_queue source_io_enq_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness bits_in_queue source_io_enq_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness bits_in_queue source_io_enq_bits", false,-1, 31,0);
        vcdp->declBus(c+69539,"TestHarness bits_in_queue source_io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+69540,"TestHarness bits_in_queue source_io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+69541,"TestHarness bits_in_queue source_io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+69542,"TestHarness bits_in_queue source_io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+69543,"TestHarness bits_in_queue source_io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+69544,"TestHarness bits_in_queue source_io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+69545,"TestHarness bits_in_queue source_io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+69546,"TestHarness bits_in_queue source_io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue source_io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue source_io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue source_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue source_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1371(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink_reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness bits_in_queue sink_io_deq_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness bits_in_queue sink_io_deq_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue sink_io_deq_bits", false,-1, 31,0);
        vcdp->declBus(c+69539,"TestHarness bits_in_queue sink_io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+69540,"TestHarness bits_in_queue sink_io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+69541,"TestHarness bits_in_queue sink_io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+69542,"TestHarness bits_in_queue sink_io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+69543,"TestHarness bits_in_queue sink_io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+69544,"TestHarness bits_in_queue sink_io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+69545,"TestHarness bits_in_queue sink_io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+69546,"TestHarness bits_in_queue sink_io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue sink_io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue sink_io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink_io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink_io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue sink_io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue sink_io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source reset", false,-1);
        vcdp->declBit(c+1324,"TestHarness bits_in_queue source io_enq_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness bits_in_queue source io_enq_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness bits_in_queue source io_enq_bits", false,-1, 31,0);
        vcdp->declBus(c+69539,"TestHarness bits_in_queue source io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+69540,"TestHarness bits_in_queue source io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+69541,"TestHarness bits_in_queue source io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+69542,"TestHarness bits_in_queue source io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+69543,"TestHarness bits_in_queue source io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+69544,"TestHarness bits_in_queue source io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+69545,"TestHarness bits_in_queue source io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+69546,"TestHarness bits_in_queue source io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue source io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue source io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue source io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue source io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray_reset", false,-1);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue source ridx_ridx_gray_io_d", false,-1, 3,0);
        vcdp->declBus(c+40116,"TestHarness bits_in_queue source ridx_ridx_gray_io_q", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0_io_in", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0_reset", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1_io_in", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1_reset", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend_io_in", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend_reset", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid_io_in", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid_io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid_reset", false,-1);
        vcdp->declBus(c+69539,"TestHarness bits_in_queue source mem_0", false,-1, 31,0);
        vcdp->declBus(c+69540,"TestHarness bits_in_queue source mem_1", false,-1, 31,0);
        vcdp->declBus(c+69541,"TestHarness bits_in_queue source mem_2", false,-1, 31,0);
        vcdp->declBus(c+69542,"TestHarness bits_in_queue source mem_3", false,-1, 31,0);
        vcdp->declBus(c+69543,"TestHarness bits_in_queue source mem_4", false,-1, 31,0);
        vcdp->declBus(c+69544,"TestHarness bits_in_queue source mem_5", false,-1, 31,0);
        vcdp->declBus(c+69545,"TestHarness bits_in_queue source mem_6", false,-1, 31,0);
        vcdp->declBus(c+69546,"TestHarness bits_in_queue source mem_7", false,-1, 31,0);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_ready", false,-1);
        vcdp->declBus(c+40119,"TestHarness bits_in_queue source widx_widx_bin", false,-1, 3,0);
        vcdp->declBus(c+39022,"TestHarness bits_in_queue source widx_incremented", false,-1, 3,0);
        vcdp->declBus(c+39023,"TestHarness bits_in_queue source widx", false,-1, 3,0);
        vcdp->declBus(c+40116,"TestHarness bits_in_queue source ridx", false,-1, 3,0);
        vcdp->declBus(c+39024,"TestHarness bits_in_queue source index", false,-1, 2,0);
        vcdp->declBit(c+40120,"TestHarness bits_in_queue source ready_reg", false,-1);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue source widx_gray", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray reset", false,-1);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue source ridx_ridx_gray io_d", false,-1, 3,0);
        vcdp->declBus(c+40116,"TestHarness bits_in_queue source ridx_ridx_gray io_q", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+68674,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+40121,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1_reset", false,-1);
        vcdp->declBit(c+68675,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1_io_d", false,-1);
        vcdp->declBit(c+40122,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2_reset", false,-1);
        vcdp->declBit(c+68676,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2_io_d", false,-1);
        vcdp->declBit(c+40123,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3_reset", false,-1);
        vcdp->declBit(c+68677,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3_io_d", false,-1);
        vcdp->declBit(c+40124,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3_io_q", false,-1);
        vcdp->declBit(c+40122,"TestHarness bits_in_queue source ridx_ridx_gray output_1", false,-1);
        vcdp->declBit(c+40121,"TestHarness bits_in_queue source ridx_ridx_gray output_0", false,-1);
        vcdp->declBus(c+40125,"TestHarness bits_in_queue source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        vcdp->declBit(c+40124,"TestHarness bits_in_queue source ridx_ridx_gray output_3", false,-1);
        vcdp->declBit(c+40123,"TestHarness bits_in_queue source ridx_ridx_gray output_2", false,-1);
        vcdp->declBus(c+40126,"TestHarness bits_in_queue source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1372(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68674,"TestHarness bits_in_queue source ridx_ridx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+40121,"TestHarness bits_in_queue source ridx_ridx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+40121,"TestHarness bits_in_queue source ridx_ridx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+40127,"TestHarness bits_in_queue source ridx_ridx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+40128,"TestHarness bits_in_queue source ridx_ridx_gray output_chain sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 reset", false,-1);
        vcdp->declBit(c+68675,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 io_d", false,-1);
        vcdp->declBit(c+40122,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 io_q", false,-1);
        vcdp->declBit(c+40122,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        vcdp->declBit(c+40129,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        vcdp->declBit(c+40130,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 reset", false,-1);
        vcdp->declBit(c+68676,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 io_d", false,-1);
        vcdp->declBit(c+40123,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 io_q", false,-1);
        vcdp->declBit(c+40123,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        vcdp->declBit(c+40131,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        vcdp->declBit(c+40132,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 reset", false,-1);
        vcdp->declBit(c+68677,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 io_d", false,-1);
        vcdp->declBit(c+40124,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 io_q", false,-1);
        vcdp->declBit(c+40124,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        vcdp->declBit(c+40133,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        vcdp->declBit(c+40134,"TestHarness bits_in_queue source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0 io_in", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0 reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69615,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69616,"TestHarness bits_in_queue source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1 io_in", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1 reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69614,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+69617,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+69618,"TestHarness bits_in_queue source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend io_in", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+40135,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+40136,"TestHarness bits_in_queue source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid io_in", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid reset", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1373(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+69723,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+40117,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+40118,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+40137,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+40138,"TestHarness bits_in_queue source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink reset", false,-1);
        vcdp->declBit(c+40384,"TestHarness bits_in_queue sink io_deq_ready", false,-1);
        vcdp->declBit(c+36685,"TestHarness bits_in_queue sink io_deq_valid", false,-1);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue sink io_deq_bits", false,-1, 31,0);
        vcdp->declBus(c+69539,"TestHarness bits_in_queue sink io_async_mem_0", false,-1, 31,0);
        vcdp->declBus(c+69540,"TestHarness bits_in_queue sink io_async_mem_1", false,-1, 31,0);
        vcdp->declBus(c+69541,"TestHarness bits_in_queue sink io_async_mem_2", false,-1, 31,0);
        vcdp->declBus(c+69542,"TestHarness bits_in_queue sink io_async_mem_3", false,-1, 31,0);
        vcdp->declBus(c+69543,"TestHarness bits_in_queue sink io_async_mem_4", false,-1, 31,0);
        vcdp->declBus(c+69544,"TestHarness bits_in_queue sink io_async_mem_5", false,-1, 31,0);
        vcdp->declBus(c+69545,"TestHarness bits_in_queue sink io_async_mem_6", false,-1, 31,0);
        vcdp->declBus(c+69546,"TestHarness bits_in_queue sink io_async_mem_7", false,-1, 31,0);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue sink io_async_ridx", false,-1, 3,0);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue sink io_async_widx", false,-1, 3,0);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink io_async_safe_ridx_valid", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink io_async_safe_widx_valid", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue sink io_async_safe_source_reset_n", false,-1);
        vcdp->declBit(c+69726,"TestHarness bits_in_queue sink io_async_safe_sink_reset_n", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray_reset", false,-1);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue sink widx_widx_gray_io_d", false,-1, 3,0);
        vcdp->declBus(c+36690,"TestHarness bits_in_queue sink widx_widx_gray_io_q", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg_clock", false,-1);
        vcdp->declBus(c+36695,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        vcdp->declBit(c+36691,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0_io_in", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0_reset", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1_io_in", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1_reset", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend_io_in", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend_reset", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid_io_in", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid_io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid_reset", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_ready", false,-1);
        vcdp->declBus(c+68681,"TestHarness bits_in_queue sink ridx_ridx_bin", false,-1, 3,0);
        vcdp->declBus(c+36692,"TestHarness bits_in_queue sink ridx_incremented", false,-1, 3,0);
        vcdp->declBus(c+36693,"TestHarness bits_in_queue sink ridx", false,-1, 3,0);
        vcdp->declBus(c+36690,"TestHarness bits_in_queue sink widx", false,-1, 3,0);
        vcdp->declBus(c+36694,"TestHarness bits_in_queue sink index", false,-1, 2,0);
        vcdp->declBit(c+68682,"TestHarness bits_in_queue sink valid_reg", false,-1);
        vcdp->declBus(c+68672,"TestHarness bits_in_queue sink ridx_gray", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray reset", false,-1);
        vcdp->declBus(c+69612,"TestHarness bits_in_queue sink widx_widx_gray io_d", false,-1, 3,0);
        vcdp->declBus(c+36690,"TestHarness bits_in_queue sink widx_widx_gray io_q", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_reset", false,-1);
        vcdp->declBit(c+69619,"TestHarness bits_in_queue sink widx_widx_gray output_chain_io_d", false,-1);
        vcdp->declBit(c+68683,"TestHarness bits_in_queue sink widx_widx_gray output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1_reset", false,-1);
        vcdp->declBit(c+69620,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1_io_d", false,-1);
        vcdp->declBit(c+68684,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2_reset", false,-1);
        vcdp->declBit(c+69621,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2_io_d", false,-1);
        vcdp->declBit(c+68685,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3_reset", false,-1);
        vcdp->declBit(c+69622,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3_io_d", false,-1);
        vcdp->declBit(c+68686,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3_io_q", false,-1);
        vcdp->declBit(c+68684,"TestHarness bits_in_queue sink widx_widx_gray output_1", false,-1);
        vcdp->declBit(c+68683,"TestHarness bits_in_queue sink widx_widx_gray output_0", false,-1);
        vcdp->declBus(c+68687,"TestHarness bits_in_queue sink widx_widx_gray io_q_lo", false,-1, 1,0);
        vcdp->declBit(c+68686,"TestHarness bits_in_queue sink widx_widx_gray output_3", false,-1);
        vcdp->declBit(c+68685,"TestHarness bits_in_queue sink widx_widx_gray output_2", false,-1);
        vcdp->declBus(c+68688,"TestHarness bits_in_queue sink widx_widx_gray io_q_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain reset", false,-1);
        vcdp->declBit(c+69619,"TestHarness bits_in_queue sink widx_widx_gray output_chain io_d", false,-1);
        vcdp->declBit(c+68683,"TestHarness bits_in_queue sink widx_widx_gray output_chain io_q", false,-1);
        vcdp->declBit(c+68683,"TestHarness bits_in_queue sink widx_widx_gray output_chain sync_0", false,-1);
        vcdp->declBit(c+68689,"TestHarness bits_in_queue sink widx_widx_gray output_chain sync_1", false,-1);
        vcdp->declBit(c+68690,"TestHarness bits_in_queue sink widx_widx_gray output_chain sync_2", false,-1);
    }
}

void VTestHarness::traceInitThis__1374(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 reset", false,-1);
        vcdp->declBit(c+69620,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 io_d", false,-1);
        vcdp->declBit(c+68684,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 io_q", false,-1);
        vcdp->declBit(c+68684,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 sync_0", false,-1);
        vcdp->declBit(c+68691,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 sync_1", false,-1);
        vcdp->declBit(c+68692,"TestHarness bits_in_queue sink widx_widx_gray output_chain_1 sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 reset", false,-1);
        vcdp->declBit(c+69621,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 io_d", false,-1);
        vcdp->declBit(c+68685,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 io_q", false,-1);
        vcdp->declBit(c+68685,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 sync_0", false,-1);
        vcdp->declBit(c+68693,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 sync_1", false,-1);
        vcdp->declBit(c+68694,"TestHarness bits_in_queue sink widx_widx_gray output_chain_2 sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 reset", false,-1);
        vcdp->declBit(c+69622,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 io_d", false,-1);
        vcdp->declBit(c+68686,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 io_q", false,-1);
        vcdp->declBit(c+68686,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 sync_0", false,-1);
        vcdp->declBit(c+68695,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 sync_1", false,-1);
        vcdp->declBit(c+68696,"TestHarness bits_in_queue sink widx_widx_gray output_chain_3 sync_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg clock", false,-1);
        vcdp->declBus(c+36695,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        vcdp->declBit(c+36691,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg io_en", false,-1);
        vcdp->declBus(c+40385,"TestHarness bits_in_queue sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0 io_in", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0 reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68697,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68698,"TestHarness bits_in_queue sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1 io_in", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1 reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68678,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68673,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68699,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68700,"TestHarness bits_in_queue sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend io_in", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0_reset", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+69613,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68701,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68702,"TestHarness bits_in_queue sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid io_in", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1375(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0_io_d", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 reset", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 io_d", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        vcdp->declBit(c+1327,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        vcdp->declBit(c+68679,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        vcdp->declBit(c+68680,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        vcdp->declBit(c+68703,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        vcdp->declBit(c+68704,"TestHarness bits_in_queue sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram reset", false,-1);
        vcdp->declBit(c+1324,"TestHarness ram io_ser_in_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness ram io_ser_in_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness ram io_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+39301,"TestHarness ram io_ser_out_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness ram io_ser_out_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness ram io_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+39304,"TestHarness ram io_tsi_ser_in_ready", false,-1);
        vcdp->declBit(c+39305,"TestHarness ram io_tsi_ser_in_valid", false,-1);
        vcdp->declBus(c+39306,"TestHarness ram io_tsi_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+39307,"TestHarness ram io_tsi_ser_out_ready", false,-1);
        vcdp->declBit(c+39308,"TestHarness ram io_tsi_ser_out_valid", false,-1);
        vcdp->declBus(c+39309,"TestHarness ram io_tsi_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram adapter_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram adapter_reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram adapter_auto_out_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram adapter_auto_out_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram adapter_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram adapter_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram adapter_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram adapter_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram adapter_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+184,"TestHarness ram adapter_auto_out_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram adapter_auto_out_d_valid", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram adapter_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39304,"TestHarness ram adapter_io_serial_in_ready", false,-1);
        vcdp->declBit(c+39305,"TestHarness ram adapter_io_serial_in_valid", false,-1);
        vcdp->declBus(c+39306,"TestHarness ram adapter_io_serial_in_bits", false,-1, 31,0);
        vcdp->declBit(c+39307,"TestHarness ram adapter_io_serial_out_ready", false,-1);
        vcdp->declBit(c+39308,"TestHarness ram adapter_io_serial_out_valid", false,-1);
        vcdp->declBus(c+39309,"TestHarness ram adapter_io_serial_out_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser_reset", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser_auto_manager_in_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser_auto_manager_in_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser_auto_manager_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser_auto_manager_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser_auto_manager_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram serdesser_auto_manager_in_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram serdesser_auto_manager_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram serdesser_auto_manager_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram serdesser_auto_manager_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser_auto_manager_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram serdesser_auto_manager_in_d_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram serdesser_auto_manager_in_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser_auto_manager_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram serdesser_auto_manager_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser_auto_manager_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram serdesser_auto_manager_in_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram serdesser_auto_manager_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram serdesser_auto_manager_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram serdesser_auto_manager_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser_auto_manager_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+206,"TestHarness ram serdesser_auto_client_out_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram serdesser_auto_client_out_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser_auto_client_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram serdesser_auto_client_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram serdesser_auto_client_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram serdesser_auto_client_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram serdesser_auto_client_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram serdesser_auto_client_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram serdesser_auto_client_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser_auto_client_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram serdesser_auto_client_out_d_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram serdesser_auto_client_out_d_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram serdesser_auto_client_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+216,"TestHarness ram serdesser_auto_client_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+217,"TestHarness ram serdesser_auto_client_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+218,"TestHarness ram serdesser_auto_client_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+219,"TestHarness ram serdesser_auto_client_out_d_bits_sink", false,-1);
        vcdp->declBit(c+220,"TestHarness ram serdesser_auto_client_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+221,"TestHarness ram serdesser_auto_client_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram serdesser_auto_client_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39301,"TestHarness ram serdesser_io_ser_in_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness ram serdesser_io_ser_in_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness ram serdesser_io_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+1324,"TestHarness ram serdesser_io_ser_out_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness ram serdesser_io_ser_out_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness ram serdesser_io_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram srams_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram srams_reset", false,-1);
        vcdp->declBit(c+224,"TestHarness ram srams_auto_in_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram srams_auto_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1376(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+226,"TestHarness ram srams_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram srams_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram srams_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram srams_auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram srams_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram srams_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram srams_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram srams_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram srams_auto_in_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram srams_auto_in_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram srams_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram srams_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram srams_auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram srams_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram rom_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram rom_reset", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom_auto_in_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom_auto_in_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram rom_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram rom_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram rom_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom_auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram rom_auto_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram rom_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram rom_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom_auto_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom_auto_in_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram rom_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom_auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+245,"TestHarness ram rom_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram xbar_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram xbar_reset", false,-1);
        vcdp->declBit(c+206,"TestHarness ram xbar_auto_in_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram xbar_auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram xbar_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram xbar_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram xbar_auto_in_d_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram xbar_auto_in_d_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+216,"TestHarness ram xbar_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+217,"TestHarness ram xbar_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+218,"TestHarness ram xbar_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+219,"TestHarness ram xbar_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+220,"TestHarness ram xbar_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+221,"TestHarness ram xbar_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram xbar_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+247,"TestHarness ram xbar_auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram xbar_auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar_auto_out_1_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram xbar_auto_out_1_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram xbar_auto_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram xbar_auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram xbar_auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+250,"TestHarness ram xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram xbar_auto_out_1_d_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+245,"TestHarness ram xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+252,"TestHarness ram xbar_auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram xbar_auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar_auto_out_0_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar_auto_out_0_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram xbar_auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram xbar_auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+255,"TestHarness ram xbar_auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram xbar_auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+258,"TestHarness ram xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram xbar_auto_out_0_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram xbar_auto_out_0_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram xbar_auto_out_0_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram xbar_auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer_auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer_auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram buffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram buffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram buffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer_auto_in_d_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1377(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+257,"TestHarness ram buffer_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer_auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer_auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram buffer_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram buffer_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+224,"TestHarness ram buffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram buffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram buffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram buffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram buffer_auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram buffer_auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram buffer_auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram buffer_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram buffer_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram buffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram buffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram buffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram buffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram buffer_auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram buffer_auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram buffer_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_reset", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter_auto_in_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter_auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram fragmenter_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram fragmenter_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram fragmenter_auto_in_d_ready", false,-1);
        vcdp->declBit(c+255,"TestHarness ram fragmenter_auto_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+258,"TestHarness ram fragmenter_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram fragmenter_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram fragmenter_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram fragmenter_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+263,"TestHarness ram fragmenter_auto_out_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram fragmenter_auto_out_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram fragmenter_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram fragmenter_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram fragmenter_auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram fragmenter_auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram fragmenter_auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram fragmenter_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram fragmenter_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram fragmenter_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram fragmenter_auto_out_d_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram fragmenter_auto_out_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram fragmenter_auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram fragmenter_auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram fragmenter_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram fragmenter_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1_reset", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1_auto_in_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1_auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1_auto_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1_auto_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1_auto_in_d_valid", false,-1);
        vcdp->declBus(c+250,"TestHarness ram fragmenter_1_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram fragmenter_1_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+245,"TestHarness ram fragmenter_1_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1_auto_out_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1_auto_out_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram fragmenter_1_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram fragmenter_1_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram fragmenter_1_auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram fragmenter_1_auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram fragmenter_1_auto_out_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram fragmenter_1_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram fragmenter_1_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1_auto_out_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1_auto_out_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram fragmenter_1_auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram fragmenter_1_auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+245,"TestHarness ram fragmenter_1_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1_reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1_auto_in_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1_auto_in_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1_auto_in_a_bits_size", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1378(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+182,"TestHarness ram buffer_1_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram buffer_1_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+184,"TestHarness ram buffer_1_auto_in_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1_auto_in_d_valid", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram buffer_1_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+188,"TestHarness ram buffer_1_auto_out_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram buffer_1_auto_out_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram buffer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram buffer_1_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram buffer_1_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram buffer_1_auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram buffer_1_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram buffer_1_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram buffer_1_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram buffer_1_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram buffer_1_auto_out_d_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram buffer_1_auto_out_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram buffer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram buffer_1_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram buffer_1_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram buffer_1_auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram buffer_1_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram buffer_1_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram buffer_1_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram buffer_1_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram adapter clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram adapter reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram adapter auto_out_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram adapter auto_out_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram adapter auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram adapter auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram adapter auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram adapter auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram adapter auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+184,"TestHarness ram adapter auto_out_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram adapter auto_out_d_valid", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram adapter auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39304,"TestHarness ram adapter io_serial_in_ready", false,-1);
        vcdp->declBit(c+39305,"TestHarness ram adapter io_serial_in_valid", false,-1);
        vcdp->declBus(c+39306,"TestHarness ram adapter io_serial_in_bits", false,-1, 31,0);
        vcdp->declBit(c+39307,"TestHarness ram adapter io_serial_out_ready", false,-1);
        vcdp->declBit(c+39308,"TestHarness ram adapter io_serial_out_valid", false,-1);
        vcdp->declBus(c+39309,"TestHarness ram adapter io_serial_out_bits", false,-1, 31,0);
        vcdp->declBus(c+39332,"TestHarness ram adapter cmd", false,-1, 31,0);
        vcdp->declQuad(c+39333,"TestHarness ram adapter addr", false,-1, 63,0);
        vcdp->declQuad(c+39335,"TestHarness ram adapter len", false,-1, 63,0);
        vcdp->declBus(c+39337,"TestHarness ram adapter body_0", false,-1, 31,0);
        vcdp->declBus(c+39338,"TestHarness ram adapter body_1", false,-1, 31,0);
        vcdp->declBus(c+39339,"TestHarness ram adapter bodyValid", false,-1, 1,0);
        vcdp->declBit(c+39340,"TestHarness ram adapter idx", false,-1);
        vcdp->declBus(c+39341,"TestHarness ram adapter state", false,-1, 3,0);
        vcdp->declBus(c+39342,"TestHarness ram adapter beatAddr", false,-1, 28,0);
        vcdp->declBus(c+39343,"TestHarness ram adapter nextAddr", false,-1, 31,0);
        vcdp->declBus(c+39344,"TestHarness ram adapter wmask", false,-1, 7,0);
        vcdp->declQuad(c+276,"TestHarness ram adapter addr_size", false,-1, 63,0);
        vcdp->declArray(c+39345,"TestHarness ram adapter len_size", false,-1, 65,0);
        vcdp->declArray(c+278,"TestHarness ram adapter raw_size", false,-1, 65,0);
        vcdp->declBus(c+281,"TestHarness ram adapter rsize", false,-1, 1,0);
        vcdp->declBit(c+282,"TestHarness ram adapter pow2size", false,-1);
        vcdp->declBus(c+283,"TestHarness ram adapter byteAddr", false,-1, 2,0);
        vcdp->declBus(c+39348,"TestHarness ram adapter put_acquire_address", false,-1, 31,0);
        vcdp->declQuad(c+39349,"TestHarness ram adapter put_acquire_data", false,-1, 63,0);
        vcdp->declBus(c+284,"TestHarness ram adapter get_acquire_address", false,-1, 31,0);
        vcdp->declBus(c+281,"TestHarness ram adapter get_acquire_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+285,"TestHarness ram adapter get_acquire_a_mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+286,"TestHarness ram adapter get_acquire_a_mask_size", false,-1);
        vcdp->declBit(c+287,"TestHarness ram adapter get_acquire_a_mask_bit", false,-1);
        vcdp->declBit(c+288,"TestHarness ram adapter get_acquire_a_mask_nbit", false,-1);
        vcdp->declBit(c+289,"TestHarness ram adapter get_acquire_a_mask_acc", false,-1);
        vcdp->declBit(c+290,"TestHarness ram adapter get_acquire_a_mask_acc_1", false,-1);
        vcdp->declBit(c+291,"TestHarness ram adapter get_acquire_a_mask_size_1", false,-1);
        vcdp->declBit(c+292,"TestHarness ram adapter get_acquire_a_mask_bit_1", false,-1);
        vcdp->declBit(c+293,"TestHarness ram adapter get_acquire_a_mask_nbit_1", false,-1);
        vcdp->declBit(c+294,"TestHarness ram adapter get_acquire_a_mask_eq_2", false,-1);
        vcdp->declBit(c+295,"TestHarness ram adapter get_acquire_a_mask_acc_2", false,-1);
        vcdp->declBit(c+296,"TestHarness ram adapter get_acquire_a_mask_eq_3", false,-1);
        vcdp->declBit(c+297,"TestHarness ram adapter get_acquire_a_mask_acc_3", false,-1);
        vcdp->declBit(c+298,"TestHarness ram adapter get_acquire_a_mask_eq_4", false,-1);
        vcdp->declBit(c+299,"TestHarness ram adapter get_acquire_a_mask_acc_4", false,-1);
        vcdp->declBit(c+300,"TestHarness ram adapter get_acquire_a_mask_eq_5", false,-1);
        vcdp->declBit(c+301,"TestHarness ram adapter get_acquire_a_mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram adapter get_acquire_a_mask_size_2", false,-1);
        vcdp->declBit(c+302,"TestHarness ram adapter get_acquire_a_mask_bit_2", false,-1);
        vcdp->declBit(c+303,"TestHarness ram adapter get_acquire_a_mask_nbit_2", false,-1);
        vcdp->declBit(c+304,"TestHarness ram adapter get_acquire_a_mask_eq_6", false,-1);
        vcdp->declBit(c+305,"TestHarness ram adapter get_acquire_a_mask_acc_6", false,-1);
        vcdp->declBit(c+306,"TestHarness ram adapter get_acquire_a_mask_eq_7", false,-1);
        vcdp->declBit(c+307,"TestHarness ram adapter get_acquire_a_mask_acc_7", false,-1);
        vcdp->declBit(c+308,"TestHarness ram adapter get_acquire_a_mask_eq_8", false,-1);
        vcdp->declBit(c+309,"TestHarness ram adapter get_acquire_a_mask_acc_8", false,-1);
        vcdp->declBit(c+310,"TestHarness ram adapter get_acquire_a_mask_eq_9", false,-1);
        vcdp->declBit(c+311,"TestHarness ram adapter get_acquire_a_mask_acc_9", false,-1);
        vcdp->declBit(c+312,"TestHarness ram adapter get_acquire_a_mask_eq_10", false,-1);
        vcdp->declBit(c+313,"TestHarness ram adapter get_acquire_a_mask_acc_10", false,-1);
        vcdp->declBit(c+314,"TestHarness ram adapter get_acquire_a_mask_eq_11", false,-1);
        vcdp->declBit(c+315,"TestHarness ram adapter get_acquire_a_mask_acc_11", false,-1);
        vcdp->declBit(c+316,"TestHarness ram adapter get_acquire_a_mask_eq_12", false,-1);
        vcdp->declBit(c+317,"TestHarness ram adapter get_acquire_a_mask_acc_12", false,-1);
        vcdp->declBit(c+318,"TestHarness ram adapter get_acquire_a_mask_eq_13", false,-1);
        vcdp->declBit(c+319,"TestHarness ram adapter get_acquire_a_mask_acc_13", false,-1);
    }
}

void VTestHarness::traceInitThis__1379(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+320,"TestHarness ram adapter get_acquire_mask", false,-1, 7,0);
        vcdp->declBus(c+321,"TestHarness ram adapter get_acquire_size", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser reset", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser auto_manager_in_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser auto_manager_in_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser auto_manager_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser auto_manager_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser auto_manager_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram serdesser auto_manager_in_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram serdesser auto_manager_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram serdesser auto_manager_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram serdesser auto_manager_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser auto_manager_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram serdesser auto_manager_in_d_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram serdesser auto_manager_in_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser auto_manager_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram serdesser auto_manager_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser auto_manager_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram serdesser auto_manager_in_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram serdesser auto_manager_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram serdesser auto_manager_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram serdesser auto_manager_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser auto_manager_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+206,"TestHarness ram serdesser auto_client_out_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram serdesser auto_client_out_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser auto_client_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram serdesser auto_client_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram serdesser auto_client_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram serdesser auto_client_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram serdesser auto_client_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram serdesser auto_client_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram serdesser auto_client_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser auto_client_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram serdesser auto_client_out_d_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram serdesser auto_client_out_d_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram serdesser auto_client_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+216,"TestHarness ram serdesser auto_client_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+217,"TestHarness ram serdesser auto_client_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+218,"TestHarness ram serdesser auto_client_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+219,"TestHarness ram serdesser auto_client_out_d_bits_sink", false,-1);
        vcdp->declBit(c+220,"TestHarness ram serdesser auto_client_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+221,"TestHarness ram serdesser auto_client_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram serdesser auto_client_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+39301,"TestHarness ram serdesser io_ser_in_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness ram serdesser io_ser_in_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness ram serdesser io_ser_in_bits", false,-1, 31,0);
        vcdp->declBit(c+1324,"TestHarness ram serdesser io_ser_out_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness ram serdesser io_ser_out_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness ram serdesser io_ser_out_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser monitor_reset", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram serdesser monitor_io_in_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram serdesser monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram serdesser monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram serdesser monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+322,"TestHarness ram serdesser monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram serdesser monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram serdesser monitor_io_in_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram serdesser monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram serdesser monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+205,"TestHarness ram serdesser monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram serdesser outArb_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser outArb_reset", false,-1);
        vcdp->declBit(c+213,"TestHarness ram serdesser outArb_io_in_1_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram serdesser outArb_io_in_1_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram serdesser outArb_io_in_1_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+323,"TestHarness ram serdesser outArb_io_in_1_bits_param", false,-1, 2,0);
        vcdp->declBus(c+324,"TestHarness ram serdesser outArb_io_in_1_bits_size", false,-1, 3,0);
        vcdp->declBus(c+218,"TestHarness ram serdesser outArb_io_in_1_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+221,"TestHarness ram serdesser outArb_io_in_1_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram serdesser outArb_io_in_1_bits_corrupt", false,-1);
        vcdp->declBus(c+325,"TestHarness ram serdesser outArb_io_in_1_bits_union", false,-1, 7,0);
        vcdp->declBit(c+326,"TestHarness ram serdesser outArb_io_in_1_bits_last", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser outArb_io_in_4_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser outArb_io_in_4_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser outArb_io_in_4_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser outArb_io_in_4_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser outArb_io_in_4_bits_size", false,-1, 3,0);
        vcdp->declBus(c+327,"TestHarness ram serdesser outArb_io_in_4_bits_source", false,-1, 3,0);
        vcdp->declBus(c+194,"TestHarness ram serdesser outArb_io_in_4_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+39321,"TestHarness ram serdesser outArb_io_in_4_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser outArb_io_in_4_bits_corrupt", false,-1);
        vcdp->declBus(c+39320,"TestHarness ram serdesser outArb_io_in_4_bits_union", false,-1, 7,0);
        vcdp->declBit(c+328,"TestHarness ram serdesser outArb_io_in_4_bits_last", false,-1);
        vcdp->declBit(c+39351,"TestHarness ram serdesser outArb_io_out_ready", false,-1);
        vcdp->declBit(c+329,"TestHarness ram serdesser outArb_io_out_valid", false,-1);
        vcdp->declBus(c+330,"TestHarness ram serdesser outArb_io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+331,"TestHarness ram serdesser outArb_io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+332,"TestHarness ram serdesser outArb_io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+333,"TestHarness ram serdesser outArb_io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+334,"TestHarness ram serdesser outArb_io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+335,"TestHarness ram serdesser outArb_io_out_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1380(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+336,"TestHarness ram serdesser outArb_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+338,"TestHarness ram serdesser outArb_io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+339,"TestHarness ram serdesser outArb_io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+340,"TestHarness ram serdesser outArb_io_out_bits_last", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram serdesser outSer_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser outSer_reset", false,-1);
        vcdp->declBit(c+39351,"TestHarness ram serdesser outSer_io_in_ready", false,-1);
        vcdp->declBit(c+329,"TestHarness ram serdesser outSer_io_in_valid", false,-1);
        vcdp->declBus(c+330,"TestHarness ram serdesser outSer_io_in_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+331,"TestHarness ram serdesser outSer_io_in_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+332,"TestHarness ram serdesser outSer_io_in_bits_param", false,-1, 2,0);
        vcdp->declBus(c+333,"TestHarness ram serdesser outSer_io_in_bits_size", false,-1, 3,0);
        vcdp->declBus(c+334,"TestHarness ram serdesser outSer_io_in_bits_source", false,-1, 3,0);
        vcdp->declBus(c+335,"TestHarness ram serdesser outSer_io_in_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+336,"TestHarness ram serdesser outSer_io_in_bits_data", false,-1, 63,0);
        vcdp->declBit(c+338,"TestHarness ram serdesser outSer_io_in_bits_corrupt", false,-1);
        vcdp->declBus(c+339,"TestHarness ram serdesser outSer_io_in_bits_union", false,-1, 7,0);
        vcdp->declBit(c+340,"TestHarness ram serdesser outSer_io_in_bits_last", false,-1);
        vcdp->declBit(c+1324,"TestHarness ram serdesser outSer_io_out_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness ram serdesser outSer_io_out_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness ram serdesser outSer_io_out_bits", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser inDes_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser inDes_reset", false,-1);
        vcdp->declBit(c+39301,"TestHarness ram serdesser inDes_io_in_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness ram serdesser inDes_io_in_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness ram serdesser inDes_io_in_bits", false,-1, 31,0);
        vcdp->declBit(c+341,"TestHarness ram serdesser inDes_io_out_ready", false,-1);
        vcdp->declBit(c+39352,"TestHarness ram serdesser inDes_io_out_valid", false,-1);
        vcdp->declBus(c+342,"TestHarness ram serdesser inDes_io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+197,"TestHarness ram serdesser inDes_io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram serdesser inDes_io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser inDes_io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+210,"TestHarness ram serdesser inDes_io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+343,"TestHarness ram serdesser inDes_io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+203,"TestHarness ram serdesser inDes_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser inDes_io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+212,"TestHarness ram serdesser inDes_io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+213,"TestHarness ram serdesser merged_1_ready", false,-1);
        vcdp->declBus(c+344,"TestHarness ram serdesser merged_bits_last_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+345,"TestHarness ram serdesser merged_bits_last_beats1_opdata", false,-1);
        vcdp->declBus(c+346,"TestHarness ram serdesser merged_bits_last_beats1", false,-1, 2,0);
        vcdp->declBus(c+39353,"TestHarness ram serdesser merged_bits_last_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39354,"TestHarness ram serdesser merged_bits_last_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39355,"TestHarness ram serdesser merged_bits_last_first_1", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser merged_4_ready", false,-1);
        vcdp->declBus(c+347,"TestHarness ram serdesser merged_bits_last_beats1_decode_3", false,-1, 2,0);
        vcdp->declBit(c+348,"TestHarness ram serdesser merged_bits_last_beats1_opdata_3", false,-1);
        vcdp->declBus(c+349,"TestHarness ram serdesser merged_bits_last_beats1_3", false,-1, 2,0);
        vcdp->declBus(c+39356,"TestHarness ram serdesser merged_bits_last_counter_4", false,-1, 2,0);
        vcdp->declBus(c+39357,"TestHarness ram serdesser merged_bits_last_counter1_4", false,-1, 2,0);
        vcdp->declBit(c+39358,"TestHarness ram serdesser merged_bits_last_first_4", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram serdesser monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser monitor reset", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram serdesser monitor io_in_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram serdesser monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram serdesser monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram serdesser monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+322,"TestHarness ram serdesser monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram serdesser monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram serdesser monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram serdesser monitor io_in_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram serdesser monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram serdesser monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+205,"TestHarness ram serdesser monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+163,"TestHarness ram serdesser monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+164,"TestHarness ram serdesser monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+350,"TestHarness ram serdesser monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+351,"TestHarness ram serdesser monitor is_aligned", false,-1);
        vcdp->declBus(c+352,"TestHarness ram serdesser monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+353,"TestHarness ram serdesser monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+354,"TestHarness ram serdesser monitor mask_size", false,-1);
        vcdp->declBit(c+355,"TestHarness ram serdesser monitor mask_bit", false,-1);
        vcdp->declBit(c+356,"TestHarness ram serdesser monitor mask_nbit", false,-1);
        vcdp->declBit(c+357,"TestHarness ram serdesser monitor mask_acc", false,-1);
        vcdp->declBit(c+358,"TestHarness ram serdesser monitor mask_acc_1", false,-1);
        vcdp->declBit(c+359,"TestHarness ram serdesser monitor mask_size_1", false,-1);
        vcdp->declBit(c+360,"TestHarness ram serdesser monitor mask_bit_1", false,-1);
        vcdp->declBit(c+361,"TestHarness ram serdesser monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+362,"TestHarness ram serdesser monitor mask_eq_2", false,-1);
        vcdp->declBit(c+363,"TestHarness ram serdesser monitor mask_acc_2", false,-1);
        vcdp->declBit(c+364,"TestHarness ram serdesser monitor mask_eq_3", false,-1);
        vcdp->declBit(c+365,"TestHarness ram serdesser monitor mask_acc_3", false,-1);
        vcdp->declBit(c+366,"TestHarness ram serdesser monitor mask_eq_4", false,-1);
        vcdp->declBit(c+367,"TestHarness ram serdesser monitor mask_acc_4", false,-1);
        vcdp->declBit(c+368,"TestHarness ram serdesser monitor mask_eq_5", false,-1);
        vcdp->declBit(c+369,"TestHarness ram serdesser monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram serdesser monitor mask_size_2", false,-1);
        vcdp->declBit(c+370,"TestHarness ram serdesser monitor mask_bit_2", false,-1);
        vcdp->declBit(c+371,"TestHarness ram serdesser monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+372,"TestHarness ram serdesser monitor mask_eq_6", false,-1);
        vcdp->declBit(c+373,"TestHarness ram serdesser monitor mask_acc_6", false,-1);
        vcdp->declBit(c+374,"TestHarness ram serdesser monitor mask_eq_7", false,-1);
        vcdp->declBit(c+375,"TestHarness ram serdesser monitor mask_acc_7", false,-1);
        vcdp->declBit(c+376,"TestHarness ram serdesser monitor mask_eq_8", false,-1);
    }
}

void VTestHarness::traceInitThis__1381(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+377,"TestHarness ram serdesser monitor mask_acc_8", false,-1);
        vcdp->declBit(c+378,"TestHarness ram serdesser monitor mask_eq_9", false,-1);
        vcdp->declBit(c+379,"TestHarness ram serdesser monitor mask_acc_9", false,-1);
        vcdp->declBit(c+380,"TestHarness ram serdesser monitor mask_eq_10", false,-1);
        vcdp->declBit(c+381,"TestHarness ram serdesser monitor mask_acc_10", false,-1);
        vcdp->declBit(c+382,"TestHarness ram serdesser monitor mask_eq_11", false,-1);
        vcdp->declBit(c+383,"TestHarness ram serdesser monitor mask_acc_11", false,-1);
        vcdp->declBit(c+384,"TestHarness ram serdesser monitor mask_eq_12", false,-1);
        vcdp->declBit(c+385,"TestHarness ram serdesser monitor mask_acc_12", false,-1);
        vcdp->declBit(c+386,"TestHarness ram serdesser monitor mask_eq_13", false,-1);
        vcdp->declBit(c+387,"TestHarness ram serdesser monitor mask_acc_13", false,-1);
        vcdp->declBus(c+388,"TestHarness ram serdesser monitor mask", false,-1, 7,0);
        vcdp->declBus(c+389,"TestHarness ram serdesser monitor a_first_beats1_decode", false,-1, 8,0);
        vcdp->declBit(c+348,"TestHarness ram serdesser monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39359,"TestHarness ram serdesser monitor a_first_counter", false,-1, 8,0);
        vcdp->declBus(c+39360,"TestHarness ram serdesser monitor a_first_counter1", false,-1, 8,0);
        vcdp->declBit(c+39361,"TestHarness ram serdesser monitor a_first", false,-1);
        vcdp->declBus(c+39362,"TestHarness ram serdesser monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39363,"TestHarness ram serdesser monitor param", false,-1, 2,0);
        vcdp->declBus(c+39364,"TestHarness ram serdesser monitor size", false,-1, 3,0);
        vcdp->declBit(c+39365,"TestHarness ram serdesser monitor source", false,-1);
        vcdp->declBus(c+39366,"TestHarness ram serdesser monitor address", false,-1, 31,0);
        vcdp->declBus(c+390,"TestHarness ram serdesser monitor d_first_beats1_decode", false,-1, 8,0);
        vcdp->declBit(c+391,"TestHarness ram serdesser monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39367,"TestHarness ram serdesser monitor d_first_counter", false,-1, 8,0);
        vcdp->declBus(c+39368,"TestHarness ram serdesser monitor d_first_counter1", false,-1, 8,0);
        vcdp->declBit(c+39369,"TestHarness ram serdesser monitor d_first", false,-1);
        vcdp->declBus(c+39370,"TestHarness ram serdesser monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+39371,"TestHarness ram serdesser monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+39372,"TestHarness ram serdesser monitor size_1", false,-1, 3,0);
        vcdp->declBit(c+39373,"TestHarness ram serdesser monitor source_1", false,-1);
        vcdp->declBus(c+39374,"TestHarness ram serdesser monitor sink", false,-1, 3,0);
        vcdp->declBit(c+39375,"TestHarness ram serdesser monitor denied", false,-1);
        vcdp->declBit(c+39376,"TestHarness ram serdesser monitor inflight", false,-1);
        vcdp->declBus(c+39377,"TestHarness ram serdesser monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+39378,"TestHarness ram serdesser monitor inflight_sizes", false,-1, 7,0);
        vcdp->declBus(c+39379,"TestHarness ram serdesser monitor a_first_counter_1", false,-1, 8,0);
        vcdp->declBus(c+39380,"TestHarness ram serdesser monitor a_first_counter1_1", false,-1, 8,0);
        vcdp->declBit(c+39381,"TestHarness ram serdesser monitor a_first_1", false,-1);
        vcdp->declBus(c+39382,"TestHarness ram serdesser monitor d_first_counter_1", false,-1, 8,0);
        vcdp->declBus(c+39383,"TestHarness ram serdesser monitor d_first_counter1_1", false,-1, 8,0);
        vcdp->declBit(c+39384,"TestHarness ram serdesser monitor d_first_1", false,-1);
        vcdp->declBus(c+392,"TestHarness ram serdesser monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+393,"TestHarness ram serdesser monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBit(c+394,"TestHarness ram serdesser monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+395,"TestHarness ram serdesser monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+396,"TestHarness ram serdesser monitor a_size_lookup", false,-1, 7,0);
        vcdp->declBit(c+397,"TestHarness ram serdesser monitor a_set_wo_ready", false,-1);
        vcdp->declBit(c+398,"TestHarness ram serdesser monitor d_clr_wo_ready", false,-1);
        vcdp->declBit(c+399,"TestHarness ram serdesser monitor a_set", false,-1);
        vcdp->declBit(c+400,"TestHarness ram serdesser monitor d_clr", false,-1);
        vcdp->declBus(c+401,"TestHarness ram serdesser monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+402,"TestHarness ram serdesser monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+403,"TestHarness ram serdesser monitor a_sizes_set", false,-1, 7,0);
        vcdp->declBus(c+404,"TestHarness ram serdesser monitor d_sizes_clr", false,-1, 7,0);
        vcdp->declBus(c+39385,"TestHarness ram serdesser monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+39386,"TestHarness ram serdesser monitor inflight_sizes_1", false,-1, 7,0);
        vcdp->declBus(c+39387,"TestHarness ram serdesser monitor d_first_counter_2", false,-1, 8,0);
        vcdp->declBus(c+39388,"TestHarness ram serdesser monitor d_first_counter1_2", false,-1, 8,0);
        vcdp->declBit(c+39389,"TestHarness ram serdesser monitor d_first_2", false,-1);
        vcdp->declBus(c+405,"TestHarness ram serdesser monitor c_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+406,"TestHarness ram serdesser monitor d_sizes_clr_1", false,-1, 7,0);
        vcdp->declArray(c+69729,"TestHarness ram serdesser monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram serdesser monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram serdesser monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+163,"TestHarness ram serdesser monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+163,"TestHarness ram serdesser monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram serdesser monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram serdesser monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram serdesser monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+164,"TestHarness ram serdesser monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+164,"TestHarness ram serdesser monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser outArb clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser outArb reset", false,-1);
        vcdp->declBit(c+213,"TestHarness ram serdesser outArb io_in_1_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram serdesser outArb io_in_1_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram serdesser outArb io_in_1_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+323,"TestHarness ram serdesser outArb io_in_1_bits_param", false,-1, 2,0);
        vcdp->declBus(c+324,"TestHarness ram serdesser outArb io_in_1_bits_size", false,-1, 3,0);
        vcdp->declBus(c+218,"TestHarness ram serdesser outArb io_in_1_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+221,"TestHarness ram serdesser outArb io_in_1_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram serdesser outArb io_in_1_bits_corrupt", false,-1);
        vcdp->declBus(c+325,"TestHarness ram serdesser outArb io_in_1_bits_union", false,-1, 7,0);
        vcdp->declBit(c+326,"TestHarness ram serdesser outArb io_in_1_bits_last", false,-1);
        vcdp->declBit(c+188,"TestHarness ram serdesser outArb io_in_4_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram serdesser outArb io_in_4_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram serdesser outArb io_in_4_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram serdesser outArb io_in_4_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram serdesser outArb io_in_4_bits_size", false,-1, 3,0);
        vcdp->declBus(c+327,"TestHarness ram serdesser outArb io_in_4_bits_source", false,-1, 3,0);
        vcdp->declBus(c+194,"TestHarness ram serdesser outArb io_in_4_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+39321,"TestHarness ram serdesser outArb io_in_4_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram serdesser outArb io_in_4_bits_corrupt", false,-1);
        vcdp->declBus(c+39320,"TestHarness ram serdesser outArb io_in_4_bits_union", false,-1, 7,0);
        vcdp->declBit(c+328,"TestHarness ram serdesser outArb io_in_4_bits_last", false,-1);
        vcdp->declBit(c+39351,"TestHarness ram serdesser outArb io_out_ready", false,-1);
        vcdp->declBit(c+329,"TestHarness ram serdesser outArb io_out_valid", false,-1);
        vcdp->declBus(c+330,"TestHarness ram serdesser outArb io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+331,"TestHarness ram serdesser outArb io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+332,"TestHarness ram serdesser outArb io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+333,"TestHarness ram serdesser outArb io_out_bits_size", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1382(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+334,"TestHarness ram serdesser outArb io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+335,"TestHarness ram serdesser outArb io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+336,"TestHarness ram serdesser outArb io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+338,"TestHarness ram serdesser outArb io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+339,"TestHarness ram serdesser outArb io_out_bits_union", false,-1, 7,0);
        vcdp->declBit(c+340,"TestHarness ram serdesser outArb io_out_bits_last", false,-1);
        vcdp->declBus(c+39390,"TestHarness ram serdesser outArb lockIdx", false,-1, 2,0);
        vcdp->declBit(c+39391,"TestHarness ram serdesser outArb locked", false,-1);
        vcdp->declBus(c+407,"TestHarness ram serdesser outArb choice", false,-1, 2,0);
        vcdp->declBus(c+408,"TestHarness ram serdesser outArb chosen", false,-1, 2,0);
        vcdp->declBit(c+69723,"TestHarness ram serdesser outSer clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser outSer reset", false,-1);
        vcdp->declBit(c+39351,"TestHarness ram serdesser outSer io_in_ready", false,-1);
        vcdp->declBit(c+329,"TestHarness ram serdesser outSer io_in_valid", false,-1);
        vcdp->declBus(c+330,"TestHarness ram serdesser outSer io_in_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+331,"TestHarness ram serdesser outSer io_in_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+332,"TestHarness ram serdesser outSer io_in_bits_param", false,-1, 2,0);
        vcdp->declBus(c+333,"TestHarness ram serdesser outSer io_in_bits_size", false,-1, 3,0);
        vcdp->declBus(c+334,"TestHarness ram serdesser outSer io_in_bits_source", false,-1, 3,0);
        vcdp->declBus(c+335,"TestHarness ram serdesser outSer io_in_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+336,"TestHarness ram serdesser outSer io_in_bits_data", false,-1, 63,0);
        vcdp->declBit(c+338,"TestHarness ram serdesser outSer io_in_bits_corrupt", false,-1);
        vcdp->declBus(c+339,"TestHarness ram serdesser outSer io_in_bits_union", false,-1, 7,0);
        vcdp->declBit(c+340,"TestHarness ram serdesser outSer io_in_bits_last", false,-1);
        vcdp->declBit(c+1324,"TestHarness ram serdesser outSer io_out_ready", false,-1);
        vcdp->declBit(c+39303,"TestHarness ram serdesser outSer io_out_valid", false,-1);
        vcdp->declBus(c+69538,"TestHarness ram serdesser outSer io_out_bits", false,-1, 31,0);
        vcdp->declArray(c+69547,"TestHarness ram serdesser outSer data", false,-1, 122,0);
        vcdp->declBit(c+39303,"TestHarness ram serdesser outSer sending", false,-1);
        vcdp->declBus(c+39392,"TestHarness ram serdesser outSer sendCount", false,-1, 1,0);
        vcdp->declBit(c+39393,"TestHarness ram serdesser outSer wrap_wrap", false,-1);
        vcdp->declBit(c+1322,"TestHarness ram serdesser outSer sendDone", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram serdesser inDes clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram serdesser inDes reset", false,-1);
        vcdp->declBit(c+39301,"TestHarness ram serdesser inDes io_in_ready", false,-1);
        vcdp->declBit(c+1323,"TestHarness ram serdesser inDes io_in_valid", false,-1);
        vcdp->declBus(c+39302,"TestHarness ram serdesser inDes io_in_bits", false,-1, 31,0);
        vcdp->declBit(c+341,"TestHarness ram serdesser inDes io_out_ready", false,-1);
        vcdp->declBit(c+39352,"TestHarness ram serdesser inDes io_out_valid", false,-1);
        vcdp->declBus(c+342,"TestHarness ram serdesser inDes io_out_bits_chanId", false,-1, 2,0);
        vcdp->declBus(c+197,"TestHarness ram serdesser inDes io_out_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram serdesser inDes io_out_bits_param", false,-1, 2,0);
        vcdp->declBus(c+199,"TestHarness ram serdesser inDes io_out_bits_size", false,-1, 3,0);
        vcdp->declBus(c+210,"TestHarness ram serdesser inDes io_out_bits_source", false,-1, 3,0);
        vcdp->declBus(c+343,"TestHarness ram serdesser inDes io_out_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+203,"TestHarness ram serdesser inDes io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram serdesser inDes io_out_bits_corrupt", false,-1);
        vcdp->declBus(c+212,"TestHarness ram serdesser inDes io_out_bits_union", false,-1, 7,0);
        vcdp->declBus(c+39394,"TestHarness ram serdesser inDes data_0", false,-1, 31,0);
        vcdp->declBus(c+39395,"TestHarness ram serdesser inDes data_1", false,-1, 31,0);
        vcdp->declBus(c+39396,"TestHarness ram serdesser inDes data_2", false,-1, 31,0);
        vcdp->declBus(c+39397,"TestHarness ram serdesser inDes data_3", false,-1, 31,0);
        vcdp->declBit(c+39301,"TestHarness ram serdesser inDes receiving", false,-1);
        vcdp->declBus(c+39398,"TestHarness ram serdesser inDes recvCount", false,-1, 1,0);
        vcdp->declBit(c+39399,"TestHarness ram serdesser inDes wrap_wrap", false,-1);
        vcdp->declBit(c+1321,"TestHarness ram serdesser inDes recvDone", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram srams clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram srams reset", false,-1);
        vcdp->declBit(c+224,"TestHarness ram srams auto_in_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram srams auto_in_a_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram srams auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram srams auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram srams auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram srams auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram srams auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram srams auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram srams auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram srams auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram srams auto_in_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram srams auto_in_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram srams auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram srams auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram srams auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram srams auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram srams monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram srams monitor_reset", false,-1);
        vcdp->declBit(c+409,"TestHarness ram srams monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram srams monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram srams monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram srams monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram srams monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram srams monitor_io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram srams monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram srams monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+39325,"TestHarness ram srams monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram srams monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram srams monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram srams monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram srams monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram srams monitor_io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem_RW0_en", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram srams mem_RW0_clk", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem_RW0_wmode", false,-1);
        vcdp->declBus(c+413,"TestHarness ram srams mem_RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+414,"TestHarness ram srams mem_RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+415,"TestHarness ram srams mem_RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+416,"TestHarness ram srams mem_RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+417,"TestHarness ram srams mem_RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+418,"TestHarness ram srams mem_RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+419,"TestHarness ram srams mem_RW0_wdata_6", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1383(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+420,"TestHarness ram srams mem_RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+421,"TestHarness ram srams mem_RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+422,"TestHarness ram srams mem_RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+423,"TestHarness ram srams mem_RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+424,"TestHarness ram srams mem_RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+425,"TestHarness ram srams mem_RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+426,"TestHarness ram srams mem_RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+427,"TestHarness ram srams mem_RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+428,"TestHarness ram srams mem_RW0_rdata_7", false,-1, 7,0);
        vcdp->declBit(c+429,"TestHarness ram srams mem_RW0_wmask_0", false,-1);
        vcdp->declBit(c+430,"TestHarness ram srams mem_RW0_wmask_1", false,-1);
        vcdp->declBit(c+431,"TestHarness ram srams mem_RW0_wmask_2", false,-1);
        vcdp->declBit(c+432,"TestHarness ram srams mem_RW0_wmask_3", false,-1);
        vcdp->declBit(c+433,"TestHarness ram srams mem_RW0_wmask_4", false,-1);
        vcdp->declBit(c+434,"TestHarness ram srams mem_RW0_wmask_5", false,-1);
        vcdp->declBit(c+435,"TestHarness ram srams mem_RW0_wmask_6", false,-1);
        vcdp->declBit(c+436,"TestHarness ram srams mem_RW0_wmask_7", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram srams r_full", false,-1);
        vcdp->declBus(c+39328,"TestHarness ram srams r_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram srams r_source", false,-1, 7,0);
        vcdp->declBit(c+39400,"TestHarness ram srams r_read", false,-1);
        vcdp->declBit(c+39401,"TestHarness ram srams REG", false,-1);
        vcdp->declBus(c+39402,"TestHarness ram srams r_1", false,-1, 7,0);
        vcdp->declBus(c+437,"TestHarness ram srams r_raw_data_1", false,-1, 7,0);
        vcdp->declBus(c+39403,"TestHarness ram srams r_0", false,-1, 7,0);
        vcdp->declBus(c+438,"TestHarness ram srams r_raw_data_0", false,-1, 7,0);
        vcdp->declBus(c+39404,"TestHarness ram srams r_3", false,-1, 7,0);
        vcdp->declBus(c+439,"TestHarness ram srams r_raw_data_3", false,-1, 7,0);
        vcdp->declBus(c+39405,"TestHarness ram srams r_2", false,-1, 7,0);
        vcdp->declBus(c+440,"TestHarness ram srams r_raw_data_2", false,-1, 7,0);
        vcdp->declBus(c+441,"TestHarness ram srams r_corrected_lo", false,-1, 31,0);
        vcdp->declBus(c+39406,"TestHarness ram srams r_5", false,-1, 7,0);
        vcdp->declBus(c+442,"TestHarness ram srams r_raw_data_5", false,-1, 7,0);
        vcdp->declBus(c+39407,"TestHarness ram srams r_4", false,-1, 7,0);
        vcdp->declBus(c+443,"TestHarness ram srams r_raw_data_4", false,-1, 7,0);
        vcdp->declBus(c+39408,"TestHarness ram srams r_7", false,-1, 7,0);
        vcdp->declBus(c+444,"TestHarness ram srams r_raw_data_7", false,-1, 7,0);
        vcdp->declBus(c+39409,"TestHarness ram srams r_6", false,-1, 7,0);
        vcdp->declBus(c+445,"TestHarness ram srams r_raw_data_6", false,-1, 7,0);
        vcdp->declBus(c+446,"TestHarness ram srams r_corrected_hi", false,-1, 31,0);
        vcdp->declBit(c+224,"TestHarness ram srams in_a_ready", false,-1);
        vcdp->declBit(c+447,"TestHarness ram srams a_read", false,-1);
        vcdp->declBus(c+230,"TestHarness ram srams a_lanes", false,-1, 7,0);
        vcdp->declBit(c+448,"TestHarness ram srams wen", false,-1);
        vcdp->declBit(c+449,"TestHarness ram srams ren", false,-1);
        vcdp->declBus(c+450,"TestHarness ram srams index_lo", false,-1, 3,0);
        vcdp->declBus(c+451,"TestHarness ram srams index_hi", false,-1, 4,0);
        vcdp->declBit(c+69723,"TestHarness ram srams monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram srams monitor reset", false,-1);
        vcdp->declBit(c+409,"TestHarness ram srams monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram srams monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram srams monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram srams monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram srams monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram srams monitor io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram srams monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram srams monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+39325,"TestHarness ram srams monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram srams monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram srams monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram srams monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram srams monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram srams monitor io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBus(c+165,"TestHarness ram srams monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+166,"TestHarness ram srams monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+452,"TestHarness ram srams monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+453,"TestHarness ram srams monitor is_aligned", false,-1);
        vcdp->declBus(c+227,"TestHarness ram srams monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+454,"TestHarness ram srams monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+455,"TestHarness ram srams monitor mask_size", false,-1);
        vcdp->declBit(c+456,"TestHarness ram srams monitor mask_bit", false,-1);
        vcdp->declBit(c+457,"TestHarness ram srams monitor mask_nbit", false,-1);
        vcdp->declBit(c+458,"TestHarness ram srams monitor mask_acc", false,-1);
        vcdp->declBit(c+459,"TestHarness ram srams monitor mask_acc_1", false,-1);
        vcdp->declBit(c+460,"TestHarness ram srams monitor mask_size_1", false,-1);
        vcdp->declBit(c+461,"TestHarness ram srams monitor mask_bit_1", false,-1);
        vcdp->declBit(c+462,"TestHarness ram srams monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+463,"TestHarness ram srams monitor mask_eq_2", false,-1);
        vcdp->declBit(c+464,"TestHarness ram srams monitor mask_acc_2", false,-1);
        vcdp->declBit(c+465,"TestHarness ram srams monitor mask_eq_3", false,-1);
        vcdp->declBit(c+466,"TestHarness ram srams monitor mask_acc_3", false,-1);
        vcdp->declBit(c+467,"TestHarness ram srams monitor mask_eq_4", false,-1);
        vcdp->declBit(c+468,"TestHarness ram srams monitor mask_acc_4", false,-1);
        vcdp->declBit(c+469,"TestHarness ram srams monitor mask_eq_5", false,-1);
        vcdp->declBit(c+470,"TestHarness ram srams monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram srams monitor mask_size_2", false,-1);
        vcdp->declBit(c+471,"TestHarness ram srams monitor mask_bit_2", false,-1);
        vcdp->declBit(c+472,"TestHarness ram srams monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+473,"TestHarness ram srams monitor mask_eq_6", false,-1);
        vcdp->declBit(c+474,"TestHarness ram srams monitor mask_acc_6", false,-1);
        vcdp->declBit(c+475,"TestHarness ram srams monitor mask_eq_7", false,-1);
        vcdp->declBit(c+476,"TestHarness ram srams monitor mask_acc_7", false,-1);
        vcdp->declBit(c+477,"TestHarness ram srams monitor mask_eq_8", false,-1);
        vcdp->declBit(c+478,"TestHarness ram srams monitor mask_acc_8", false,-1);
        vcdp->declBit(c+479,"TestHarness ram srams monitor mask_eq_9", false,-1);
        vcdp->declBit(c+480,"TestHarness ram srams monitor mask_acc_9", false,-1);
        vcdp->declBit(c+481,"TestHarness ram srams monitor mask_eq_10", false,-1);
        vcdp->declBit(c+482,"TestHarness ram srams monitor mask_acc_10", false,-1);
        vcdp->declBit(c+483,"TestHarness ram srams monitor mask_eq_11", false,-1);
        vcdp->declBit(c+484,"TestHarness ram srams monitor mask_acc_11", false,-1);
        vcdp->declBit(c+485,"TestHarness ram srams monitor mask_eq_12", false,-1);
    }
}

void VTestHarness::traceInitThis__1384(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+486,"TestHarness ram srams monitor mask_acc_12", false,-1);
        vcdp->declBit(c+487,"TestHarness ram srams monitor mask_eq_13", false,-1);
        vcdp->declBit(c+488,"TestHarness ram srams monitor mask_acc_13", false,-1);
        vcdp->declBus(c+489,"TestHarness ram srams monitor mask", false,-1, 7,0);
        vcdp->declBit(c+490,"TestHarness ram srams monitor a_first_done", false,-1);
        vcdp->declBit(c+39410,"TestHarness ram srams monitor a_first_counter", false,-1);
        vcdp->declBit(c+39411,"TestHarness ram srams monitor a_first_counter1", false,-1);
        vcdp->declBit(c+39412,"TestHarness ram srams monitor a_first", false,-1);
        vcdp->declBus(c+39413,"TestHarness ram srams monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39414,"TestHarness ram srams monitor param", false,-1, 2,0);
        vcdp->declBus(c+39415,"TestHarness ram srams monitor size", false,-1, 1,0);
        vcdp->declBus(c+39416,"TestHarness ram srams monitor source", false,-1, 7,0);
        vcdp->declBus(c+39417,"TestHarness ram srams monitor address", false,-1, 28,0);
        vcdp->declBit(c+491,"TestHarness ram srams monitor d_first_done", false,-1);
        vcdp->declBit(c+39418,"TestHarness ram srams monitor d_first_counter", false,-1);
        vcdp->declBit(c+39419,"TestHarness ram srams monitor d_first_counter1", false,-1);
        vcdp->declBit(c+39420,"TestHarness ram srams monitor d_first", false,-1);
        vcdp->declBus(c+39421,"TestHarness ram srams monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+39422,"TestHarness ram srams monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+39423,"TestHarness ram srams monitor source_1", false,-1, 7,0);
        vcdp->declArray(c+39424,"TestHarness ram srams monitor inflight", false,-1, 255,0);
        vcdp->declArray(c+39432,"TestHarness ram srams monitor inflight_opcodes", false,-1, 1023,0);
        vcdp->declArray(c+39464,"TestHarness ram srams monitor inflight_sizes", false,-1, 1023,0);
        vcdp->declBit(c+39496,"TestHarness ram srams monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+39497,"TestHarness ram srams monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+39498,"TestHarness ram srams monitor a_first_1", false,-1);
        vcdp->declBit(c+39499,"TestHarness ram srams monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+39500,"TestHarness ram srams monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+39501,"TestHarness ram srams monitor d_first_1", false,-1);
        vcdp->declArray(c+492,"TestHarness ram srams monitor a_set_wo_ready", false,-1, 255,0);
        vcdp->declBus(c+500,"TestHarness ram srams monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+501,"TestHarness ram srams monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declArray(c+502,"TestHarness ram srams monitor a_set", false,-1, 255,0);
        vcdp->declArray(c+39502,"TestHarness ram srams monitor d_clr_wo_ready", false,-1, 255,0);
        vcdp->declArray(c+510,"TestHarness ram srams monitor d_clr", false,-1, 255,0);
        vcdp->declBit(c+518,"TestHarness ram srams monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+519,"TestHarness ram srams monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+39510,"TestHarness ram srams monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+520,"TestHarness ram srams monitor a_opcodes_set", false,-1, 1023,0);
        vcdp->declArray(c+552,"TestHarness ram srams monitor d_opcodes_clr", false,-1, 1023,0);
        vcdp->declArray(c+584,"TestHarness ram srams monitor a_sizes_set", false,-1, 1023,0);
        vcdp->declBus(c+39511,"TestHarness ram srams monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+39512,"TestHarness ram srams monitor inflight_1", false,-1, 255,0);
        vcdp->declArray(c+39520,"TestHarness ram srams monitor inflight_sizes_1", false,-1, 1023,0);
        vcdp->declBit(c+39552,"TestHarness ram srams monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+39553,"TestHarness ram srams monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+39554,"TestHarness ram srams monitor d_first_2", false,-1);
        vcdp->declArray(c+70374,"TestHarness ram srams monitor d_clr_1", false,-1, 255,0);
        vcdp->declBus(c+39555,"TestHarness ram srams monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+70382,"TestHarness ram srams monitor d_opcodes_clr_1", false,-1, 1023,0);
        vcdp->declBus(c+39556,"TestHarness ram srams monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram srams monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram srams monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram srams monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+165,"TestHarness ram srams monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+165,"TestHarness ram srams monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram srams monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram srams monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram srams monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+166,"TestHarness ram srams monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+166,"TestHarness ram srams monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem RW0_en", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram srams mem RW0_clk", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem RW0_wmode", false,-1);
        vcdp->declBus(c+413,"TestHarness ram srams mem RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+414,"TestHarness ram srams mem RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+415,"TestHarness ram srams mem RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+416,"TestHarness ram srams mem RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+417,"TestHarness ram srams mem RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+418,"TestHarness ram srams mem RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+419,"TestHarness ram srams mem RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+420,"TestHarness ram srams mem RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+421,"TestHarness ram srams mem RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+422,"TestHarness ram srams mem RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+423,"TestHarness ram srams mem RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+424,"TestHarness ram srams mem RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+425,"TestHarness ram srams mem RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+426,"TestHarness ram srams mem RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+427,"TestHarness ram srams mem RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+428,"TestHarness ram srams mem RW0_rdata_7", false,-1, 7,0);
        vcdp->declBit(c+429,"TestHarness ram srams mem RW0_wmask_0", false,-1);
        vcdp->declBit(c+430,"TestHarness ram srams mem RW0_wmask_1", false,-1);
        vcdp->declBit(c+431,"TestHarness ram srams mem RW0_wmask_2", false,-1);
        vcdp->declBit(c+432,"TestHarness ram srams mem RW0_wmask_3", false,-1);
        vcdp->declBit(c+433,"TestHarness ram srams mem RW0_wmask_4", false,-1);
        vcdp->declBit(c+434,"TestHarness ram srams mem RW0_wmask_5", false,-1);
        vcdp->declBit(c+435,"TestHarness ram srams mem RW0_wmask_6", false,-1);
        vcdp->declBit(c+436,"TestHarness ram srams mem RW0_wmask_7", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0_RW0_en", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0_RW0_clk", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+231,"TestHarness ram srams mem mem_ext_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+616,"TestHarness ram srams mem mem_ext_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+230,"TestHarness ram srams mem mem_ext_0_RW0_wmask", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 RW0_clk", false,-1);
        vcdp->declQuad(c+231,"TestHarness ram srams mem mem_ext_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+616,"TestHarness ram srams mem mem_ext_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 RW0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__1385(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 RW0_wmode", false,-1);
        vcdp->declBus(c+230,"TestHarness ram srams mem mem_ext_0 RW0_wmask", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+413,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39557,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+429,"TestHarness ram srams mem mem_ext_0 mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+414,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39558,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+430,"TestHarness ram srams mem mem_ext_0 mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+415,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39559,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+431,"TestHarness ram srams mem mem_ext_0 mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+416,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39560,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+432,"TestHarness ram srams mem mem_ext_0 mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_clk", false,-1);
        vcdp->declBus(c+417,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39561,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_wmode", false,-1);
        vcdp->declBit(c+433,"TestHarness ram srams mem mem_ext_0 mem_0_4_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_clk", false,-1);
        vcdp->declBus(c+418,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39562,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_wmode", false,-1);
        vcdp->declBit(c+434,"TestHarness ram srams mem mem_ext_0 mem_0_5_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_clk", false,-1);
        vcdp->declBus(c+419,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39563,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_wmode", false,-1);
        vcdp->declBit(c+435,"TestHarness ram srams mem mem_ext_0 mem_0_6_RW0_wmask", false,-1);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_clk", false,-1);
        vcdp->declBus(c+420,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39564,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_wmode", false,-1);
        vcdp->declBit(c+436,"TestHarness ram srams mem mem_ext_0 mem_0_7_RW0_wmask", false,-1);
        vcdp->declBus(c+39557,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_0", false,-1, 7,0);
        vcdp->declBus(c+39558,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_1", false,-1, 7,0);
        vcdp->declBus(c+39559,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_2", false,-1, 7,0);
        vcdp->declBus(c+39560,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_3", false,-1, 7,0);
        vcdp->declBus(c+39561,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_4", false,-1, 7,0);
        vcdp->declBus(c+39562,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_5", false,-1, 7,0);
        vcdp->declBus(c+39563,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_6", false,-1, 7,0);
        vcdp->declBus(c+39564,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0_7", false,-1, 7,0);
        vcdp->declQuad(c+39565,"TestHarness ram srams mem mem_ext_0 RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+413,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39557,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+429,"TestHarness ram srams mem mem_ext_0 mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+39567,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39568,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39557,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+413,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+429,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39567,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39568,"TestHarness ram srams mem mem_ext_0 mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+414,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39558,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+430,"TestHarness ram srams mem mem_ext_0 mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+39569,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39570,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39558,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+414,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+430,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39569,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39570,"TestHarness ram srams mem mem_ext_0 mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__1386(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+415,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39559,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+431,"TestHarness ram srams mem mem_ext_0 mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+39571,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39572,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39559,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+415,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+431,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39571,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39572,"TestHarness ram srams mem mem_ext_0 mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+416,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39560,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+432,"TestHarness ram srams mem mem_ext_0 mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+39573,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39574,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39560,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+416,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+432,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39573,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39574,"TestHarness ram srams mem mem_ext_0 mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_clk", false,-1);
        vcdp->declBus(c+417,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39561,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_wmode", false,-1);
        vcdp->declBit(c+433,"TestHarness ram srams mem mem_ext_0 mem_0_4 RW0_wmask", false,-1);
        vcdp->declBit(c+39575,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39576,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39561,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+417,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+433,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39575,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39576,"TestHarness ram srams mem mem_ext_0 mem_0_4 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_clk", false,-1);
        vcdp->declBus(c+418,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39562,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_wmode", false,-1);
        vcdp->declBit(c+434,"TestHarness ram srams mem mem_ext_0 mem_0_5 RW0_wmask", false,-1);
        vcdp->declBit(c+39577,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39578,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39562,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+418,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+434,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39577,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39578,"TestHarness ram srams mem mem_ext_0 mem_0_5 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_clk", false,-1);
        vcdp->declBus(c+419,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39563,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_wmode", false,-1);
        vcdp->declBit(c+435,"TestHarness ram srams mem mem_ext_0 mem_0_6 RW0_wmask", false,-1);
        vcdp->declBit(c+39579,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39580,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39563,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+419,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+435,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39579,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39580,"TestHarness ram srams mem mem_ext_0 mem_0_6 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_clk", false,-1);
        vcdp->declBus(c+420,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+39564,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+411,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_en", false,-1);
        vcdp->declBit(c+412,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_wmode", false,-1);
        vcdp->declBit(c+436,"TestHarness ram srams mem mem_ext_0 mem_0_7 RW0_wmask", false,-1);
        vcdp->declBit(c+39581,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+39582,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declBus(c+39564,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+420,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+410,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+436,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+618,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+39581,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+39582,"TestHarness ram srams mem mem_ext_0 mem_0_7 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBit(c+69723,"TestHarness ram rom clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram rom reset", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom auto_in_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom auto_in_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram rom auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram rom auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram rom auto_in_a_bits_size", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1387(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+241,"TestHarness ram rom auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram rom auto_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram rom auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram rom auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom auto_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom auto_in_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram rom auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+245,"TestHarness ram rom auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram rom monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram rom monitor_reset", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram rom monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram rom monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram rom monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom monitor_io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram rom monitor_io_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram rom monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram rom monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram rom monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom monitor_io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBus(c+619,"TestHarness ram rom index", false,-1, 1,0);
        vcdp->declBus(c+620,"TestHarness ram rom high", false,-1, 10,0);
        vcdp->declBit(c+69723,"TestHarness ram rom monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram rom monitor reset", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram rom monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram rom monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram rom monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom monitor io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram rom monitor io_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram rom monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram rom monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram rom monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram rom monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram rom monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram rom monitor io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBus(c+167,"TestHarness ram rom monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+168,"TestHarness ram rom monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+621,"TestHarness ram rom monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+622,"TestHarness ram rom monitor is_aligned", false,-1);
        vcdp->declBus(c+240,"TestHarness ram rom monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+623,"TestHarness ram rom monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+624,"TestHarness ram rom monitor mask_size", false,-1);
        vcdp->declBit(c+625,"TestHarness ram rom monitor mask_bit", false,-1);
        vcdp->declBit(c+626,"TestHarness ram rom monitor mask_nbit", false,-1);
        vcdp->declBit(c+627,"TestHarness ram rom monitor mask_acc", false,-1);
        vcdp->declBit(c+628,"TestHarness ram rom monitor mask_acc_1", false,-1);
        vcdp->declBit(c+629,"TestHarness ram rom monitor mask_size_1", false,-1);
        vcdp->declBit(c+630,"TestHarness ram rom monitor mask_bit_1", false,-1);
        vcdp->declBit(c+631,"TestHarness ram rom monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+632,"TestHarness ram rom monitor mask_eq_2", false,-1);
        vcdp->declBit(c+633,"TestHarness ram rom monitor mask_acc_2", false,-1);
        vcdp->declBit(c+634,"TestHarness ram rom monitor mask_eq_3", false,-1);
        vcdp->declBit(c+635,"TestHarness ram rom monitor mask_acc_3", false,-1);
        vcdp->declBit(c+636,"TestHarness ram rom monitor mask_eq_4", false,-1);
        vcdp->declBit(c+637,"TestHarness ram rom monitor mask_acc_4", false,-1);
        vcdp->declBit(c+638,"TestHarness ram rom monitor mask_eq_5", false,-1);
        vcdp->declBit(c+639,"TestHarness ram rom monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram rom monitor mask_size_2", false,-1);
        vcdp->declBit(c+640,"TestHarness ram rom monitor mask_bit_2", false,-1);
        vcdp->declBit(c+641,"TestHarness ram rom monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+642,"TestHarness ram rom monitor mask_eq_6", false,-1);
        vcdp->declBit(c+643,"TestHarness ram rom monitor mask_acc_6", false,-1);
        vcdp->declBit(c+644,"TestHarness ram rom monitor mask_eq_7", false,-1);
        vcdp->declBit(c+645,"TestHarness ram rom monitor mask_acc_7", false,-1);
        vcdp->declBit(c+646,"TestHarness ram rom monitor mask_eq_8", false,-1);
        vcdp->declBit(c+647,"TestHarness ram rom monitor mask_acc_8", false,-1);
        vcdp->declBit(c+648,"TestHarness ram rom monitor mask_eq_9", false,-1);
        vcdp->declBit(c+649,"TestHarness ram rom monitor mask_acc_9", false,-1);
        vcdp->declBit(c+650,"TestHarness ram rom monitor mask_eq_10", false,-1);
        vcdp->declBit(c+651,"TestHarness ram rom monitor mask_acc_10", false,-1);
        vcdp->declBit(c+652,"TestHarness ram rom monitor mask_eq_11", false,-1);
        vcdp->declBit(c+653,"TestHarness ram rom monitor mask_acc_11", false,-1);
        vcdp->declBit(c+654,"TestHarness ram rom monitor mask_eq_12", false,-1);
        vcdp->declBit(c+655,"TestHarness ram rom monitor mask_acc_12", false,-1);
        vcdp->declBit(c+656,"TestHarness ram rom monitor mask_eq_13", false,-1);
        vcdp->declBit(c+657,"TestHarness ram rom monitor mask_acc_13", false,-1);
        vcdp->declBus(c+658,"TestHarness ram rom monitor mask", false,-1, 7,0);
        vcdp->declBit(c+659,"TestHarness ram rom monitor a_first_done", false,-1);
        vcdp->declBit(c+39583,"TestHarness ram rom monitor a_first_counter", false,-1);
        vcdp->declBit(c+39584,"TestHarness ram rom monitor a_first_counter1", false,-1);
        vcdp->declBit(c+39585,"TestHarness ram rom monitor a_first", false,-1);
        vcdp->declBus(c+39586,"TestHarness ram rom monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39587,"TestHarness ram rom monitor param", false,-1, 2,0);
        vcdp->declBus(c+39588,"TestHarness ram rom monitor size", false,-1, 1,0);
        vcdp->declBus(c+39589,"TestHarness ram rom monitor source", false,-1, 7,0);
        vcdp->declBus(c+39590,"TestHarness ram rom monitor address", false,-1, 17,0);
        vcdp->declBit(c+660,"TestHarness ram rom monitor d_first_done", false,-1);
        vcdp->declBit(c+39591,"TestHarness ram rom monitor d_first_counter", false,-1);
        vcdp->declBit(c+39592,"TestHarness ram rom monitor d_first_counter1", false,-1);
        vcdp->declBit(c+39593,"TestHarness ram rom monitor d_first", false,-1);
        vcdp->declBus(c+39594,"TestHarness ram rom monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+39595,"TestHarness ram rom monitor source_1", false,-1, 7,0);
        vcdp->declArray(c+39596,"TestHarness ram rom monitor inflight", false,-1, 255,0);
        vcdp->declArray(c+39604,"TestHarness ram rom monitor inflight_opcodes", false,-1, 1023,0);
        vcdp->declArray(c+39636,"TestHarness ram rom monitor inflight_sizes", false,-1, 1023,0);
    }
}

void VTestHarness::traceInitThis__1388(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39668,"TestHarness ram rom monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+39669,"TestHarness ram rom monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+39670,"TestHarness ram rom monitor a_first_1", false,-1);
        vcdp->declBit(c+39671,"TestHarness ram rom monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+39672,"TestHarness ram rom monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+39673,"TestHarness ram rom monitor d_first_1", false,-1);
        vcdp->declBus(c+661,"TestHarness ram rom monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+662,"TestHarness ram rom monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declArray(c+663,"TestHarness ram rom monitor a_set", false,-1, 255,0);
        vcdp->declArray(c+671,"TestHarness ram rom monitor d_clr", false,-1, 255,0);
        vcdp->declBit(c+679,"TestHarness ram rom monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+680,"TestHarness ram rom monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+681,"TestHarness ram rom monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+682,"TestHarness ram rom monitor a_opcodes_set", false,-1, 1023,0);
        vcdp->declArray(c+714,"TestHarness ram rom monitor d_opcodes_clr", false,-1, 1023,0);
        vcdp->declArray(c+746,"TestHarness ram rom monitor a_sizes_set", false,-1, 1023,0);
        vcdp->declBus(c+39674,"TestHarness ram rom monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram rom monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram rom monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram rom monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+167,"TestHarness ram rom monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+167,"TestHarness ram rom monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram rom monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram rom monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram rom monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+168,"TestHarness ram rom monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+168,"TestHarness ram rom monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram xbar clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram xbar reset", false,-1);
        vcdp->declBit(c+206,"TestHarness ram xbar auto_in_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram xbar auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram xbar auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram xbar auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram xbar auto_in_d_ready", false,-1);
        vcdp->declBit(c+214,"TestHarness ram xbar auto_in_d_valid", false,-1);
        vcdp->declBus(c+215,"TestHarness ram xbar auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+216,"TestHarness ram xbar auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+217,"TestHarness ram xbar auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+218,"TestHarness ram xbar auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+219,"TestHarness ram xbar auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+220,"TestHarness ram xbar auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+221,"TestHarness ram xbar auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+223,"TestHarness ram xbar auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+247,"TestHarness ram xbar auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram xbar auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar auto_out_1_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar auto_out_1_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram xbar auto_out_1_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram xbar auto_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram xbar auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram xbar auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+250,"TestHarness ram xbar auto_out_1_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram xbar auto_out_1_d_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+245,"TestHarness ram xbar auto_out_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+252,"TestHarness ram xbar auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram xbar auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar auto_out_0_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar auto_out_0_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar auto_out_0_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram xbar auto_out_0_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram xbar auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram xbar auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+255,"TestHarness ram xbar auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram xbar auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+258,"TestHarness ram xbar auto_out_0_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram xbar auto_out_0_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram xbar auto_out_0_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram xbar auto_out_0_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram xbar auto_out_0_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram xbar auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram xbar monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram xbar monitor_reset", false,-1);
        vcdp->declBit(c+778,"TestHarness ram xbar monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram xbar monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram xbar monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram xbar monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+779,"TestHarness ram xbar monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+780,"TestHarness ram xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+781,"TestHarness ram xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+782,"TestHarness ram xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+783,"TestHarness ram xbar monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+784,"TestHarness ram xbar monitor_io_in_d_bits_sink", false,-1);
    }
}

void VTestHarness::traceInitThis__1389(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+785,"TestHarness ram xbar monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+223,"TestHarness ram xbar monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+39675,"TestHarness ram xbar beatsLeft", false,-1, 2,0);
        vcdp->declBit(c+39676,"TestHarness ram xbar idle", false,-1);
        vcdp->declBus(c+786,"TestHarness ram xbar readys_valid", false,-1, 1,0);
        vcdp->declBus(c+39677,"TestHarness ram xbar readys_mask", false,-1, 1,0);
        vcdp->declBus(c+787,"TestHarness ram xbar readys_filter", false,-1, 3,0);
        vcdp->declBus(c+788,"TestHarness ram xbar readys_unready", false,-1, 3,0);
        vcdp->declBus(c+789,"TestHarness ram xbar readys_readys", false,-1, 1,0);
        vcdp->declBit(c+790,"TestHarness ram xbar readys_0", false,-1);
        vcdp->declBit(c+791,"TestHarness ram xbar earlyWinner_0", false,-1);
        vcdp->declBit(c+39678,"TestHarness ram xbar state_0", false,-1);
        vcdp->declBit(c+792,"TestHarness ram xbar muxStateEarly_0", false,-1);
        vcdp->declBit(c+793,"TestHarness ram xbar readys_1", false,-1);
        vcdp->declBit(c+794,"TestHarness ram xbar earlyWinner_1", false,-1);
        vcdp->declBit(c+39679,"TestHarness ram xbar state_1", false,-1);
        vcdp->declBit(c+795,"TestHarness ram xbar muxStateEarly_1", false,-1);
        vcdp->declBit(c+796,"TestHarness ram xbar requestAIO_0_0", false,-1);
        vcdp->declBit(c+797,"TestHarness ram xbar requestAIO_0_1", false,-1);
        vcdp->declBus(c+798,"TestHarness ram xbar beatsDO_decode", false,-1, 2,0);
        vcdp->declBit(c+799,"TestHarness ram xbar beatsDO_opdata", false,-1);
        vcdp->declBus(c+800,"TestHarness ram xbar beatsDO_0", false,-1, 2,0);
        vcdp->declBus(c+801,"TestHarness ram xbar beatsDO_decode_1", false,-1, 2,0);
        vcdp->declBit(c+802,"TestHarness ram xbar latch", false,-1);
        vcdp->declBus(c+803,"TestHarness ram xbar maskedBeats_0", false,-1, 2,0);
        vcdp->declBus(c+804,"TestHarness ram xbar maskedBeats_1", false,-1, 2,0);
        vcdp->declBus(c+805,"TestHarness ram xbar initBeats", false,-1, 2,0);
        vcdp->declBit(c+806,"TestHarness ram xbar sink_ACancel_5_earlyValid", false,-1);
        vcdp->declBit(c+807,"TestHarness ram xbar allowed_0", false,-1);
        vcdp->declBit(c+808,"TestHarness ram xbar allowed_1", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram xbar monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram xbar monitor reset", false,-1);
        vcdp->declBit(c+778,"TestHarness ram xbar monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+207,"TestHarness ram xbar monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram xbar monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram xbar monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram xbar monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram xbar monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram xbar monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+213,"TestHarness ram xbar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+779,"TestHarness ram xbar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+780,"TestHarness ram xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+781,"TestHarness ram xbar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+782,"TestHarness ram xbar monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+783,"TestHarness ram xbar monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+784,"TestHarness ram xbar monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+785,"TestHarness ram xbar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+223,"TestHarness ram xbar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+169,"TestHarness ram xbar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+170,"TestHarness ram xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+809,"TestHarness ram xbar monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+810,"TestHarness ram xbar monitor is_aligned", false,-1);
        vcdp->declBus(c+811,"TestHarness ram xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+812,"TestHarness ram xbar monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+813,"TestHarness ram xbar monitor mask_size", false,-1);
        vcdp->declBit(c+814,"TestHarness ram xbar monitor mask_bit", false,-1);
        vcdp->declBit(c+815,"TestHarness ram xbar monitor mask_nbit", false,-1);
        vcdp->declBit(c+816,"TestHarness ram xbar monitor mask_acc", false,-1);
        vcdp->declBit(c+817,"TestHarness ram xbar monitor mask_acc_1", false,-1);
        vcdp->declBit(c+818,"TestHarness ram xbar monitor mask_size_1", false,-1);
        vcdp->declBit(c+819,"TestHarness ram xbar monitor mask_bit_1", false,-1);
        vcdp->declBit(c+820,"TestHarness ram xbar monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+821,"TestHarness ram xbar monitor mask_eq_2", false,-1);
        vcdp->declBit(c+822,"TestHarness ram xbar monitor mask_acc_2", false,-1);
        vcdp->declBit(c+823,"TestHarness ram xbar monitor mask_eq_3", false,-1);
        vcdp->declBit(c+824,"TestHarness ram xbar monitor mask_acc_3", false,-1);
        vcdp->declBit(c+825,"TestHarness ram xbar monitor mask_eq_4", false,-1);
        vcdp->declBit(c+826,"TestHarness ram xbar monitor mask_acc_4", false,-1);
        vcdp->declBit(c+827,"TestHarness ram xbar monitor mask_eq_5", false,-1);
        vcdp->declBit(c+828,"TestHarness ram xbar monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram xbar monitor mask_size_2", false,-1);
        vcdp->declBit(c+829,"TestHarness ram xbar monitor mask_bit_2", false,-1);
        vcdp->declBit(c+830,"TestHarness ram xbar monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+831,"TestHarness ram xbar monitor mask_eq_6", false,-1);
        vcdp->declBit(c+832,"TestHarness ram xbar monitor mask_acc_6", false,-1);
        vcdp->declBit(c+833,"TestHarness ram xbar monitor mask_eq_7", false,-1);
        vcdp->declBit(c+834,"TestHarness ram xbar monitor mask_acc_7", false,-1);
        vcdp->declBit(c+835,"TestHarness ram xbar monitor mask_eq_8", false,-1);
        vcdp->declBit(c+836,"TestHarness ram xbar monitor mask_acc_8", false,-1);
        vcdp->declBit(c+837,"TestHarness ram xbar monitor mask_eq_9", false,-1);
        vcdp->declBit(c+838,"TestHarness ram xbar monitor mask_acc_9", false,-1);
        vcdp->declBit(c+839,"TestHarness ram xbar monitor mask_eq_10", false,-1);
        vcdp->declBit(c+840,"TestHarness ram xbar monitor mask_acc_10", false,-1);
        vcdp->declBit(c+841,"TestHarness ram xbar monitor mask_eq_11", false,-1);
        vcdp->declBit(c+842,"TestHarness ram xbar monitor mask_acc_11", false,-1);
        vcdp->declBit(c+843,"TestHarness ram xbar monitor mask_eq_12", false,-1);
        vcdp->declBit(c+844,"TestHarness ram xbar monitor mask_acc_12", false,-1);
        vcdp->declBit(c+845,"TestHarness ram xbar monitor mask_eq_13", false,-1);
        vcdp->declBit(c+846,"TestHarness ram xbar monitor mask_acc_13", false,-1);
        vcdp->declBus(c+847,"TestHarness ram xbar monitor mask", false,-1, 7,0);
        vcdp->declBus(c+848,"TestHarness ram xbar monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+849,"TestHarness ram xbar monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39680,"TestHarness ram xbar monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39681,"TestHarness ram xbar monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39682,"TestHarness ram xbar monitor a_first", false,-1);
        vcdp->declBus(c+39683,"TestHarness ram xbar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39684,"TestHarness ram xbar monitor param", false,-1, 2,0);
        vcdp->declBus(c+39685,"TestHarness ram xbar monitor size", false,-1, 2,0);
        vcdp->declBus(c+39686,"TestHarness ram xbar monitor source", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1390(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+39687,"TestHarness ram xbar monitor address", false,-1, 28,0);
        vcdp->declBus(c+850,"TestHarness ram xbar monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+851,"TestHarness ram xbar monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39688,"TestHarness ram xbar monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39689,"TestHarness ram xbar monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39690,"TestHarness ram xbar monitor d_first", false,-1);
        vcdp->declBus(c+39691,"TestHarness ram xbar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+39692,"TestHarness ram xbar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+39693,"TestHarness ram xbar monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+39694,"TestHarness ram xbar monitor source_1", false,-1, 3,0);
        vcdp->declBit(c+39695,"TestHarness ram xbar monitor sink", false,-1);
        vcdp->declBit(c+39696,"TestHarness ram xbar monitor denied", false,-1);
        vcdp->declBus(c+39697,"TestHarness ram xbar monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+39698,"TestHarness ram xbar monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declQuad(c+39700,"TestHarness ram xbar monitor inflight_sizes", false,-1, 63,0);
        vcdp->declBus(c+39702,"TestHarness ram xbar monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39703,"TestHarness ram xbar monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39704,"TestHarness ram xbar monitor a_first_1", false,-1);
        vcdp->declBus(c+39705,"TestHarness ram xbar monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39706,"TestHarness ram xbar monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39707,"TestHarness ram xbar monitor d_first_1", false,-1);
        vcdp->declBus(c+852,"TestHarness ram xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+853,"TestHarness ram xbar monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+854,"TestHarness ram xbar monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+855,"TestHarness ram xbar monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+856,"TestHarness ram xbar monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+857,"TestHarness ram xbar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+858,"TestHarness ram xbar monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+859,"TestHarness ram xbar monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+861,"TestHarness ram xbar monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declQuad(c+863,"TestHarness ram xbar monitor a_sizes_set", false,-1, 63,0);
        vcdp->declBus(c+39708,"TestHarness ram xbar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+39709,"TestHarness ram xbar monitor inflight_1", false,-1, 15,0);
        vcdp->declQuad(c+39710,"TestHarness ram xbar monitor inflight_sizes_1", false,-1, 63,0);
        vcdp->declBus(c+39712,"TestHarness ram xbar monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+39713,"TestHarness ram xbar monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+39714,"TestHarness ram xbar monitor d_first_2", false,-1);
        vcdp->declBus(c+865,"TestHarness ram xbar monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+866,"TestHarness ram xbar monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+867,"TestHarness ram xbar monitor d_opcodes_clr_1", false,-1, 63,0);
        vcdp->declBus(c+39715,"TestHarness ram xbar monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+169,"TestHarness ram xbar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+169,"TestHarness ram xbar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+170,"TestHarness ram xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+170,"TestHarness ram xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram buffer clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer auto_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer auto_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram buffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram buffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram buffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram buffer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer auto_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer auto_in_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram buffer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram buffer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+224,"TestHarness ram buffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram buffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram buffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram buffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram buffer auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram buffer auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram buffer auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram buffer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram buffer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram buffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+233,"TestHarness ram buffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram buffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram buffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram buffer auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram buffer auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram buffer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram buffer monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer monitor_reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer monitor_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer monitor_io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+271,"TestHarness ram buffer monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram buffer monitor_io_in_d_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__1391(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+273,"TestHarness ram buffer monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram buffer monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer monitor_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer monitor_io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+262,"TestHarness ram buffer monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram buffer bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+224,"TestHarness ram buffer bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram buffer bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram buffer bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+233,"TestHarness ram buffer bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram buffer bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram buffer bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram buffer bundleIn_0_d_q_io_enq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram buffer bundleIn_0_d_q_io_enq_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram buffer bundleIn_0_d_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+272,"TestHarness ram buffer bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram buffer bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram buffer bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer monitor reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer monitor io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer monitor io_in_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+271,"TestHarness ram buffer monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram buffer monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram buffer monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram buffer monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer monitor io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer monitor io_in_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+262,"TestHarness ram buffer monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+171,"TestHarness ram buffer monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+172,"TestHarness ram buffer monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+869,"TestHarness ram buffer monitor is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+870,"TestHarness ram buffer monitor is_aligned", false,-1);
        vcdp->declBus(c+267,"TestHarness ram buffer monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+871,"TestHarness ram buffer monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+872,"TestHarness ram buffer monitor mask_size", false,-1);
        vcdp->declBit(c+873,"TestHarness ram buffer monitor mask_bit", false,-1);
        vcdp->declBit(c+874,"TestHarness ram buffer monitor mask_nbit", false,-1);
        vcdp->declBit(c+875,"TestHarness ram buffer monitor mask_acc", false,-1);
        vcdp->declBit(c+876,"TestHarness ram buffer monitor mask_acc_1", false,-1);
        vcdp->declBit(c+877,"TestHarness ram buffer monitor mask_size_1", false,-1);
        vcdp->declBit(c+878,"TestHarness ram buffer monitor mask_bit_1", false,-1);
        vcdp->declBit(c+879,"TestHarness ram buffer monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+880,"TestHarness ram buffer monitor mask_eq_2", false,-1);
        vcdp->declBit(c+881,"TestHarness ram buffer monitor mask_acc_2", false,-1);
        vcdp->declBit(c+882,"TestHarness ram buffer monitor mask_eq_3", false,-1);
        vcdp->declBit(c+883,"TestHarness ram buffer monitor mask_acc_3", false,-1);
        vcdp->declBit(c+884,"TestHarness ram buffer monitor mask_eq_4", false,-1);
        vcdp->declBit(c+885,"TestHarness ram buffer monitor mask_acc_4", false,-1);
        vcdp->declBit(c+886,"TestHarness ram buffer monitor mask_eq_5", false,-1);
        vcdp->declBit(c+887,"TestHarness ram buffer monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer monitor mask_size_2", false,-1);
        vcdp->declBit(c+888,"TestHarness ram buffer monitor mask_bit_2", false,-1);
        vcdp->declBit(c+889,"TestHarness ram buffer monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+890,"TestHarness ram buffer monitor mask_eq_6", false,-1);
        vcdp->declBit(c+891,"TestHarness ram buffer monitor mask_acc_6", false,-1);
        vcdp->declBit(c+892,"TestHarness ram buffer monitor mask_eq_7", false,-1);
        vcdp->declBit(c+893,"TestHarness ram buffer monitor mask_acc_7", false,-1);
        vcdp->declBit(c+894,"TestHarness ram buffer monitor mask_eq_8", false,-1);
        vcdp->declBit(c+895,"TestHarness ram buffer monitor mask_acc_8", false,-1);
        vcdp->declBit(c+896,"TestHarness ram buffer monitor mask_eq_9", false,-1);
        vcdp->declBit(c+897,"TestHarness ram buffer monitor mask_acc_9", false,-1);
    }
}

void VTestHarness::traceInitThis__1392(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+898,"TestHarness ram buffer monitor mask_eq_10", false,-1);
        vcdp->declBit(c+899,"TestHarness ram buffer monitor mask_acc_10", false,-1);
        vcdp->declBit(c+900,"TestHarness ram buffer monitor mask_eq_11", false,-1);
        vcdp->declBit(c+901,"TestHarness ram buffer monitor mask_acc_11", false,-1);
        vcdp->declBit(c+902,"TestHarness ram buffer monitor mask_eq_12", false,-1);
        vcdp->declBit(c+903,"TestHarness ram buffer monitor mask_acc_12", false,-1);
        vcdp->declBit(c+904,"TestHarness ram buffer monitor mask_eq_13", false,-1);
        vcdp->declBit(c+905,"TestHarness ram buffer monitor mask_acc_13", false,-1);
        vcdp->declBus(c+906,"TestHarness ram buffer monitor mask", false,-1, 7,0);
        vcdp->declBit(c+907,"TestHarness ram buffer monitor a_first_done", false,-1);
        vcdp->declBit(c+39716,"TestHarness ram buffer monitor a_first_counter", false,-1);
        vcdp->declBit(c+39717,"TestHarness ram buffer monitor a_first_counter1", false,-1);
        vcdp->declBit(c+39718,"TestHarness ram buffer monitor a_first", false,-1);
        vcdp->declBus(c+39719,"TestHarness ram buffer monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39720,"TestHarness ram buffer monitor param", false,-1, 2,0);
        vcdp->declBus(c+39721,"TestHarness ram buffer monitor size", false,-1, 1,0);
        vcdp->declBus(c+39722,"TestHarness ram buffer monitor source", false,-1, 7,0);
        vcdp->declBus(c+39723,"TestHarness ram buffer monitor address", false,-1, 28,0);
        vcdp->declBit(c+908,"TestHarness ram buffer monitor d_first_done", false,-1);
        vcdp->declBit(c+39724,"TestHarness ram buffer monitor d_first_counter", false,-1);
        vcdp->declBit(c+39725,"TestHarness ram buffer monitor d_first_counter1", false,-1);
        vcdp->declBit(c+39726,"TestHarness ram buffer monitor d_first", false,-1);
        vcdp->declBus(c+39727,"TestHarness ram buffer monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+39728,"TestHarness ram buffer monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+39729,"TestHarness ram buffer monitor size_1", false,-1, 1,0);
        vcdp->declBus(c+39730,"TestHarness ram buffer monitor source_1", false,-1, 7,0);
        vcdp->declBit(c+39731,"TestHarness ram buffer monitor sink", false,-1);
        vcdp->declBit(c+39732,"TestHarness ram buffer monitor denied", false,-1);
        vcdp->declArray(c+39733,"TestHarness ram buffer monitor inflight", false,-1, 255,0);
        vcdp->declArray(c+39741,"TestHarness ram buffer monitor inflight_opcodes", false,-1, 1023,0);
        vcdp->declArray(c+39773,"TestHarness ram buffer monitor inflight_sizes", false,-1, 1023,0);
        vcdp->declBit(c+39805,"TestHarness ram buffer monitor a_first_counter_1", false,-1);
        vcdp->declBit(c+39806,"TestHarness ram buffer monitor a_first_counter1_1", false,-1);
        vcdp->declBit(c+39807,"TestHarness ram buffer monitor a_first_1", false,-1);
        vcdp->declBit(c+39808,"TestHarness ram buffer monitor d_first_counter_1", false,-1);
        vcdp->declBit(c+39809,"TestHarness ram buffer monitor d_first_counter1_1", false,-1);
        vcdp->declBit(c+39810,"TestHarness ram buffer monitor d_first_1", false,-1);
        vcdp->declArray(c+909,"TestHarness ram buffer monitor a_set_wo_ready", false,-1, 255,0);
        vcdp->declBus(c+917,"TestHarness ram buffer monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+918,"TestHarness ram buffer monitor a_sizes_set_interm", false,-1, 2,0);
        vcdp->declArray(c+919,"TestHarness ram buffer monitor a_set", false,-1, 255,0);
        vcdp->declArray(c+927,"TestHarness ram buffer monitor d_clr_wo_ready", false,-1, 255,0);
        vcdp->declArray(c+935,"TestHarness ram buffer monitor d_clr", false,-1, 255,0);
        vcdp->declBit(c+943,"TestHarness ram buffer monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+944,"TestHarness ram buffer monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+945,"TestHarness ram buffer monitor a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+946,"TestHarness ram buffer monitor a_opcodes_set", false,-1, 1023,0);
        vcdp->declArray(c+978,"TestHarness ram buffer monitor d_opcodes_clr", false,-1, 1023,0);
        vcdp->declArray(c+1010,"TestHarness ram buffer monitor a_sizes_set", false,-1, 1023,0);
        vcdp->declBus(c+39811,"TestHarness ram buffer monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+39812,"TestHarness ram buffer monitor inflight_1", false,-1, 255,0);
        vcdp->declArray(c+39820,"TestHarness ram buffer monitor inflight_sizes_1", false,-1, 1023,0);
        vcdp->declBit(c+39852,"TestHarness ram buffer monitor d_first_counter_2", false,-1);
        vcdp->declBit(c+39853,"TestHarness ram buffer monitor d_first_counter1_2", false,-1);
        vcdp->declBit(c+39854,"TestHarness ram buffer monitor d_first_2", false,-1);
        vcdp->declArray(c+1042,"TestHarness ram buffer monitor d_clr_1", false,-1, 255,0);
        vcdp->declBus(c+1050,"TestHarness ram buffer monitor c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+1051,"TestHarness ram buffer monitor d_opcodes_clr_1", false,-1, 1023,0);
        vcdp->declBus(c+39855,"TestHarness ram buffer monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram buffer monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram buffer monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram buffer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+171,"TestHarness ram buffer monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+171,"TestHarness ram buffer monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram buffer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram buffer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram buffer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+172,"TestHarness ram buffer monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+172,"TestHarness ram buffer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram buffer bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+263,"TestHarness ram buffer bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram buffer bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram buffer bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+224,"TestHarness ram buffer bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+225,"TestHarness ram buffer bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+226,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39324,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+227,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+228,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_source", false,-1, 7,0);
        vcdp->declBus(c+229,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+230,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+231,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39325,"TestHarness ram buffer bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39856+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+226,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+265,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39860+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__1393(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+39324,"TestHarness ram buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram buffer bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39862+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_size", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+227,"TestHarness ram buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+267,"TestHarness ram buffer bundleOut_0_a_q ram_size_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39864+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_source", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+228,"TestHarness ram buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+268,"TestHarness ram buffer bundleOut_0_a_q ram_source_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39866+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_address", true,(i+0), 28,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+229,"TestHarness ram buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 28,0);
        vcdp->declBus(c+269,"TestHarness ram buffer bundleOut_0_a_q ram_address_MPORT_data", false,-1, 28,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39868+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+230,"TestHarness ram buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+270,"TestHarness ram buffer bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+39870+i*2,"TestHarness ram buffer bundleOut_0_a_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+231,"TestHarness ram buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer bundleOut_0_a_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+39874+i*1,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+39325,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+271,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+1083,"TestHarness ram buffer bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+39859,"TestHarness ram buffer bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+39858,"TestHarness ram buffer bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+39876,"TestHarness ram buffer bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+1084,"TestHarness ram buffer bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+1085,"TestHarness ram buffer bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+1086,"TestHarness ram buffer bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+1087,"TestHarness ram buffer bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+1088,"TestHarness ram buffer bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+233,"TestHarness ram buffer bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+39326,"TestHarness ram buffer bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+39327,"TestHarness ram buffer bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39328,"TestHarness ram buffer bundleIn_0_d_q io_enq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+39329,"TestHarness ram buffer bundleIn_0_d_q io_enq_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+234,"TestHarness ram buffer bundleIn_0_d_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+272,"TestHarness ram buffer bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram buffer bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram buffer bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39877+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+256,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+39327,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39881+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+257,"TestHarness ram buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness ram buffer bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39883+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_size", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+274,"TestHarness ram buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+39328,"TestHarness ram buffer bundleIn_0_d_q ram_size_MPORT_data", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1394(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+39885+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_source", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+275,"TestHarness ram buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+39329,"TestHarness ram buffer bundleIn_0_d_q ram_source_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+39887+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_sink", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+260,"TestHarness ram buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness ram buffer bundleIn_0_d_q ram_sink_MPORT_data", false,-1);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+39889+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+261,"TestHarness ram buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness ram buffer bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+39891+i*2,"TestHarness ram buffer bundleIn_0_d_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+234,"TestHarness ram buffer bundleIn_0_d_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+39895+i*1,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+262,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+1089,"TestHarness ram buffer bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+39880,"TestHarness ram buffer bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+39879,"TestHarness ram buffer bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+39897,"TestHarness ram buffer bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+1090,"TestHarness ram buffer bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+1091,"TestHarness ram buffer bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+1092,"TestHarness ram buffer bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+1093,"TestHarness ram buffer bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+1094,"TestHarness ram buffer bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter reset", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter auto_in_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram fragmenter auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram fragmenter auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram fragmenter auto_in_d_ready", false,-1);
        vcdp->declBit(c+255,"TestHarness ram fragmenter auto_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+258,"TestHarness ram fragmenter auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram fragmenter auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram fragmenter auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram fragmenter auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+263,"TestHarness ram fragmenter auto_out_a_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram fragmenter auto_out_a_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram fragmenter auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram fragmenter auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+267,"TestHarness ram fragmenter auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+268,"TestHarness ram fragmenter auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+269,"TestHarness ram fragmenter auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+270,"TestHarness ram fragmenter auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+203,"TestHarness ram fragmenter auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+271,"TestHarness ram fragmenter auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+272,"TestHarness ram fragmenter auto_out_d_ready", false,-1);
        vcdp->declBit(c+273,"TestHarness ram fragmenter auto_out_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+274,"TestHarness ram fragmenter auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+275,"TestHarness ram fragmenter auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+39330,"TestHarness ram fragmenter auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+262,"TestHarness ram fragmenter auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter monitor_reset", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter monitor_io_in_a_bits_source", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1395(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+211,"TestHarness ram fragmenter monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram fragmenter monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1095,"TestHarness ram fragmenter monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1096,"TestHarness ram fragmenter monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram fragmenter monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+262,"TestHarness ram fragmenter monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter repeater_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter repeater_reset", false,-1);
        vcdp->declBit(c+1097,"TestHarness ram fragmenter repeater_io_repeat", false,-1);
        vcdp->declBit(c+39898,"TestHarness ram fragmenter repeater_io_full", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter repeater_io_enq_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter repeater_io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter repeater_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter repeater_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter repeater_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter repeater_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram fragmenter repeater_io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter repeater_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter repeater_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+263,"TestHarness ram fragmenter repeater_io_deq_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram fragmenter repeater_io_deq_valid", false,-1);
        vcdp->declBus(c+265,"TestHarness ram fragmenter repeater_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram fragmenter repeater_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1098,"TestHarness ram fragmenter repeater_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1099,"TestHarness ram fragmenter repeater_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1100,"TestHarness ram fragmenter repeater_io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1101,"TestHarness ram fragmenter repeater_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+271,"TestHarness ram fragmenter repeater_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+39899,"TestHarness ram fragmenter acknum", false,-1, 2,0);
        vcdp->declBus(c+39900,"TestHarness ram fragmenter dOrig", false,-1, 2,0);
        vcdp->declBit(c+39901,"TestHarness ram fragmenter dToggle", false,-1);
        vcdp->declBus(c+1102,"TestHarness ram fragmenter dFragnum", false,-1, 2,0);
        vcdp->declBit(c+39902,"TestHarness ram fragmenter dFirst", false,-1);
        vcdp->declBit(c+1103,"TestHarness ram fragmenter dLast", false,-1);
        vcdp->declBus(c+1104,"TestHarness ram fragmenter dsizeOH", false,-1, 3,0);
        vcdp->declBus(c+1105,"TestHarness ram fragmenter dsizeOH1", false,-1, 2,0);
        vcdp->declBit(c+799,"TestHarness ram fragmenter dHasData", false,-1);
        vcdp->declBit(c+1106,"TestHarness ram fragmenter ack_decrement", false,-1);
        vcdp->declBus(c+1107,"TestHarness ram fragmenter dFirst_size_hi", false,-1, 2,0);
        vcdp->declBus(c+1108,"TestHarness ram fragmenter dFirst_size_lo", false,-1, 3,0);
        vcdp->declBus(c+1109,"TestHarness ram fragmenter dFirst_size_hi_1", false,-1, 1,0);
        vcdp->declBus(c+1110,"TestHarness ram fragmenter dFirst_size_lo_1", false,-1, 1,0);
        vcdp->declBus(c+1111,"TestHarness ram fragmenter dFirst_size", false,-1, 2,0);
        vcdp->declBit(c+1112,"TestHarness ram fragmenter drop", false,-1);
        vcdp->declBit(c+1113,"TestHarness ram fragmenter bundleOut_0_d_ready", false,-1);
        vcdp->declBus(c+1114,"TestHarness ram fragmenter aFrag", false,-1, 2,0);
        vcdp->declBus(c+1115,"TestHarness ram fragmenter aOrigOH1", false,-1, 5,0);
        vcdp->declBus(c+1116,"TestHarness ram fragmenter aFragOH1", false,-1, 2,0);
        vcdp->declBit(c+1117,"TestHarness ram fragmenter aHasData", false,-1);
        vcdp->declBus(c+39903,"TestHarness ram fragmenter gennum", false,-1, 2,0);
        vcdp->declBit(c+39904,"TestHarness ram fragmenter aFirst", false,-1);
        vcdp->declBus(c+1118,"TestHarness ram fragmenter old_gennum1", false,-1, 2,0);
        vcdp->declBus(c+1118,"TestHarness ram fragmenter new_gennum", false,-1, 2,0);
        vcdp->declBit(c+39905,"TestHarness ram fragmenter aToggle_r", false,-1);
        vcdp->declBit(c+39906,"TestHarness ram fragmenter aToggle", false,-1);
        vcdp->declBit(c+264,"TestHarness ram fragmenter bundleOut_0_a_valid", false,-1);
        vcdp->declBus(c+1119,"TestHarness ram fragmenter bundleOut_0_a_bits_source_hi", false,-1, 4,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter monitor reset", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram fragmenter monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+254,"TestHarness ram fragmenter monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1095,"TestHarness ram fragmenter monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+256,"TestHarness ram fragmenter monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+257,"TestHarness ram fragmenter monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1096,"TestHarness ram fragmenter monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+259,"TestHarness ram fragmenter monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+260,"TestHarness ram fragmenter monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+261,"TestHarness ram fragmenter monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+262,"TestHarness ram fragmenter monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+173,"TestHarness ram fragmenter monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+174,"TestHarness ram fragmenter monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+809,"TestHarness ram fragmenter monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+810,"TestHarness ram fragmenter monitor is_aligned", false,-1);
        vcdp->declBus(c+811,"TestHarness ram fragmenter monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+812,"TestHarness ram fragmenter monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+813,"TestHarness ram fragmenter monitor mask_size", false,-1);
        vcdp->declBit(c+814,"TestHarness ram fragmenter monitor mask_bit", false,-1);
        vcdp->declBit(c+815,"TestHarness ram fragmenter monitor mask_nbit", false,-1);
        vcdp->declBit(c+1120,"TestHarness ram fragmenter monitor mask_acc", false,-1);
        vcdp->declBit(c+1121,"TestHarness ram fragmenter monitor mask_acc_1", false,-1);
        vcdp->declBit(c+818,"TestHarness ram fragmenter monitor mask_size_1", false,-1);
        vcdp->declBit(c+819,"TestHarness ram fragmenter monitor mask_bit_1", false,-1);
        vcdp->declBit(c+820,"TestHarness ram fragmenter monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+1122,"TestHarness ram fragmenter monitor mask_eq_2", false,-1);
        vcdp->declBit(c+1123,"TestHarness ram fragmenter monitor mask_acc_2", false,-1);
        vcdp->declBit(c+1124,"TestHarness ram fragmenter monitor mask_eq_3", false,-1);
        vcdp->declBit(c+1125,"TestHarness ram fragmenter monitor mask_acc_3", false,-1);
    }
}

void VTestHarness::traceInitThis__1396(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1126,"TestHarness ram fragmenter monitor mask_eq_4", false,-1);
        vcdp->declBit(c+1127,"TestHarness ram fragmenter monitor mask_acc_4", false,-1);
        vcdp->declBit(c+1128,"TestHarness ram fragmenter monitor mask_eq_5", false,-1);
        vcdp->declBit(c+1129,"TestHarness ram fragmenter monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram fragmenter monitor mask_size_2", false,-1);
        vcdp->declBit(c+829,"TestHarness ram fragmenter monitor mask_bit_2", false,-1);
        vcdp->declBit(c+830,"TestHarness ram fragmenter monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+1130,"TestHarness ram fragmenter monitor mask_eq_6", false,-1);
        vcdp->declBit(c+1131,"TestHarness ram fragmenter monitor mask_acc_6", false,-1);
        vcdp->declBit(c+1132,"TestHarness ram fragmenter monitor mask_eq_7", false,-1);
        vcdp->declBit(c+1133,"TestHarness ram fragmenter monitor mask_acc_7", false,-1);
        vcdp->declBit(c+1134,"TestHarness ram fragmenter monitor mask_eq_8", false,-1);
        vcdp->declBit(c+1135,"TestHarness ram fragmenter monitor mask_acc_8", false,-1);
        vcdp->declBit(c+1136,"TestHarness ram fragmenter monitor mask_eq_9", false,-1);
        vcdp->declBit(c+1137,"TestHarness ram fragmenter monitor mask_acc_9", false,-1);
        vcdp->declBit(c+1138,"TestHarness ram fragmenter monitor mask_eq_10", false,-1);
        vcdp->declBit(c+1139,"TestHarness ram fragmenter monitor mask_acc_10", false,-1);
        vcdp->declBit(c+1140,"TestHarness ram fragmenter monitor mask_eq_11", false,-1);
        vcdp->declBit(c+1141,"TestHarness ram fragmenter monitor mask_acc_11", false,-1);
        vcdp->declBit(c+1142,"TestHarness ram fragmenter monitor mask_eq_12", false,-1);
        vcdp->declBit(c+1143,"TestHarness ram fragmenter monitor mask_acc_12", false,-1);
        vcdp->declBit(c+1144,"TestHarness ram fragmenter monitor mask_eq_13", false,-1);
        vcdp->declBit(c+1145,"TestHarness ram fragmenter monitor mask_acc_13", false,-1);
        vcdp->declBus(c+1146,"TestHarness ram fragmenter monitor mask", false,-1, 7,0);
        vcdp->declBus(c+848,"TestHarness ram fragmenter monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+849,"TestHarness ram fragmenter monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39907,"TestHarness ram fragmenter monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39908,"TestHarness ram fragmenter monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39909,"TestHarness ram fragmenter monitor a_first", false,-1);
        vcdp->declBus(c+39910,"TestHarness ram fragmenter monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39911,"TestHarness ram fragmenter monitor param", false,-1, 2,0);
        vcdp->declBus(c+39912,"TestHarness ram fragmenter monitor size", false,-1, 2,0);
        vcdp->declBus(c+39913,"TestHarness ram fragmenter monitor source", false,-1, 3,0);
        vcdp->declBus(c+39914,"TestHarness ram fragmenter monitor address", false,-1, 28,0);
        vcdp->declBus(c+1147,"TestHarness ram fragmenter monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+799,"TestHarness ram fragmenter monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39915,"TestHarness ram fragmenter monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39916,"TestHarness ram fragmenter monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39917,"TestHarness ram fragmenter monitor d_first", false,-1);
        vcdp->declBus(c+39918,"TestHarness ram fragmenter monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+39919,"TestHarness ram fragmenter monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+39920,"TestHarness ram fragmenter monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+39921,"TestHarness ram fragmenter monitor source_1", false,-1, 3,0);
        vcdp->declBit(c+39922,"TestHarness ram fragmenter monitor sink", false,-1);
        vcdp->declBit(c+39923,"TestHarness ram fragmenter monitor denied", false,-1);
        vcdp->declBus(c+39924,"TestHarness ram fragmenter monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+39925,"TestHarness ram fragmenter monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declQuad(c+39927,"TestHarness ram fragmenter monitor inflight_sizes", false,-1, 63,0);
        vcdp->declBus(c+39929,"TestHarness ram fragmenter monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39930,"TestHarness ram fragmenter monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39931,"TestHarness ram fragmenter monitor a_first_1", false,-1);
        vcdp->declBus(c+39932,"TestHarness ram fragmenter monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39933,"TestHarness ram fragmenter monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39934,"TestHarness ram fragmenter monitor d_first_1", false,-1);
        vcdp->declBus(c+1148,"TestHarness ram fragmenter monitor a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+1149,"TestHarness ram fragmenter monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1150,"TestHarness ram fragmenter monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1151,"TestHarness ram fragmenter monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+1152,"TestHarness ram fragmenter monitor d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+1153,"TestHarness ram fragmenter monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+1154,"TestHarness ram fragmenter monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+1155,"TestHarness ram fragmenter monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+1156,"TestHarness ram fragmenter monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+1157,"TestHarness ram fragmenter monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+1159,"TestHarness ram fragmenter monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declQuad(c+1161,"TestHarness ram fragmenter monitor a_sizes_set", false,-1, 63,0);
        vcdp->declBus(c+39935,"TestHarness ram fragmenter monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+39936,"TestHarness ram fragmenter monitor inflight_1", false,-1, 15,0);
        vcdp->declQuad(c+39937,"TestHarness ram fragmenter monitor inflight_sizes_1", false,-1, 63,0);
        vcdp->declBus(c+39939,"TestHarness ram fragmenter monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+39940,"TestHarness ram fragmenter monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+39941,"TestHarness ram fragmenter monitor d_first_2", false,-1);
        vcdp->declBus(c+1163,"TestHarness ram fragmenter monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+1164,"TestHarness ram fragmenter monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+1165,"TestHarness ram fragmenter monitor d_opcodes_clr_1", false,-1, 63,0);
        vcdp->declBus(c+39942,"TestHarness ram fragmenter monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram fragmenter monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram fragmenter monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram fragmenter monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+173,"TestHarness ram fragmenter monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+173,"TestHarness ram fragmenter monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram fragmenter monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram fragmenter monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram fragmenter monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+174,"TestHarness ram fragmenter monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+174,"TestHarness ram fragmenter monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter repeater clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter repeater reset", false,-1);
        vcdp->declBit(c+1097,"TestHarness ram fragmenter repeater io_repeat", false,-1);
        vcdp->declBit(c+39898,"TestHarness ram fragmenter repeater io_full", false,-1);
        vcdp->declBit(c+252,"TestHarness ram fragmenter repeater io_enq_ready", false,-1);
        vcdp->declBit(c+253,"TestHarness ram fragmenter repeater io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter repeater io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter repeater io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter repeater io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter repeater io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+211,"TestHarness ram fragmenter repeater io_enq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter repeater io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter repeater io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+263,"TestHarness ram fragmenter repeater io_deq_ready", false,-1);
        vcdp->declBit(c+264,"TestHarness ram fragmenter repeater io_deq_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1397(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+265,"TestHarness ram fragmenter repeater io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+266,"TestHarness ram fragmenter repeater io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1098,"TestHarness ram fragmenter repeater io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1099,"TestHarness ram fragmenter repeater io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1100,"TestHarness ram fragmenter repeater io_deq_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1101,"TestHarness ram fragmenter repeater io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+271,"TestHarness ram fragmenter repeater io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+39898,"TestHarness ram fragmenter repeater full", false,-1);
        vcdp->declBus(c+39943,"TestHarness ram fragmenter repeater saved_opcode", false,-1, 2,0);
        vcdp->declBus(c+39944,"TestHarness ram fragmenter repeater saved_param", false,-1, 2,0);
        vcdp->declBus(c+39945,"TestHarness ram fragmenter repeater saved_size", false,-1, 2,0);
        vcdp->declBus(c+39946,"TestHarness ram fragmenter repeater saved_source", false,-1, 3,0);
        vcdp->declBus(c+39947,"TestHarness ram fragmenter repeater saved_address", false,-1, 28,0);
        vcdp->declBus(c+39948,"TestHarness ram fragmenter repeater saved_mask", false,-1, 7,0);
        vcdp->declBit(c+39949,"TestHarness ram fragmenter repeater saved_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1 reset", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1 auto_in_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1 auto_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1 auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1 auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1 auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1 auto_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1 auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1 auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 auto_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 auto_in_d_valid", false,-1);
        vcdp->declBus(c+250,"TestHarness ram fragmenter_1 auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram fragmenter_1 auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declQuad(c+245,"TestHarness ram fragmenter_1 auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 auto_out_a_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 auto_out_a_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram fragmenter_1 auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram fragmenter_1 auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+240,"TestHarness ram fragmenter_1 auto_out_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram fragmenter_1 auto_out_a_bits_source", false,-1, 7,0);
        vcdp->declBus(c+242,"TestHarness ram fragmenter_1 auto_out_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+243,"TestHarness ram fragmenter_1 auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram fragmenter_1 auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 auto_out_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 auto_out_d_valid", false,-1);
        vcdp->declBus(c+240,"TestHarness ram fragmenter_1 auto_out_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+241,"TestHarness ram fragmenter_1 auto_out_d_bits_source", false,-1, 7,0);
        vcdp->declQuad(c+245,"TestHarness ram fragmenter_1 auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1 monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1 monitor_reset", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1167,"TestHarness ram fragmenter_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram fragmenter_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1 repeater_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1 repeater_reset", false,-1);
        vcdp->declBit(c+1168,"TestHarness ram fragmenter_1 repeater_io_repeat", false,-1);
        vcdp->declBit(c+39950,"TestHarness ram fragmenter_1 repeater_io_full", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1 repeater_io_enq_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1 repeater_io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1 repeater_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1 repeater_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1 repeater_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1 repeater_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1 repeater_io_enq_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1 repeater_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1 repeater_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 repeater_io_deq_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 repeater_io_deq_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram fragmenter_1 repeater_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram fragmenter_1 repeater_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1169,"TestHarness ram fragmenter_1 repeater_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1170,"TestHarness ram fragmenter_1 repeater_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1171,"TestHarness ram fragmenter_1 repeater_io_deq_bits_address", false,-1, 17,0);
        vcdp->declBus(c+1172,"TestHarness ram fragmenter_1 repeater_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram fragmenter_1 repeater_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+39951,"TestHarness ram fragmenter_1 acknum", false,-1, 2,0);
        vcdp->declBus(c+39952,"TestHarness ram fragmenter_1 dOrig", false,-1, 2,0);
        vcdp->declBit(c+39953,"TestHarness ram fragmenter_1 dToggle", false,-1);
        vcdp->declBus(c+1173,"TestHarness ram fragmenter_1 dFragnum", false,-1, 2,0);
        vcdp->declBit(c+39954,"TestHarness ram fragmenter_1 dFirst", false,-1);
        vcdp->declBus(c+621,"TestHarness ram fragmenter_1 dsizeOH1", false,-1, 2,0);
        vcdp->declBus(c+1174,"TestHarness ram fragmenter_1 dFirst_size_hi", false,-1, 2,0);
        vcdp->declBus(c+1175,"TestHarness ram fragmenter_1 dFirst_size_lo", false,-1, 3,0);
        vcdp->declBus(c+1176,"TestHarness ram fragmenter_1 dFirst_size_hi_1", false,-1, 1,0);
        vcdp->declBus(c+1177,"TestHarness ram fragmenter_1 dFirst_size_lo_1", false,-1, 1,0);
        vcdp->declBus(c+1178,"TestHarness ram fragmenter_1 dFirst_size", false,-1, 2,0);
        vcdp->declBus(c+1179,"TestHarness ram fragmenter_1 aFrag", false,-1, 2,0);
        vcdp->declBus(c+1180,"TestHarness ram fragmenter_1 aOrigOH1", false,-1, 5,0);
        vcdp->declBus(c+1181,"TestHarness ram fragmenter_1 aFragOH1", false,-1, 2,0);
        vcdp->declBus(c+39955,"TestHarness ram fragmenter_1 gennum", false,-1, 2,0);
        vcdp->declBit(c+39956,"TestHarness ram fragmenter_1 aFirst", false,-1);
        vcdp->declBus(c+1182,"TestHarness ram fragmenter_1 old_gennum1", false,-1, 2,0);
        vcdp->declBus(c+1182,"TestHarness ram fragmenter_1 new_gennum", false,-1, 2,0);
        vcdp->declBit(c+39957,"TestHarness ram fragmenter_1 aToggle_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1398(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39958,"TestHarness ram fragmenter_1 aToggle", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 bundleOut_0_a_valid", false,-1);
        vcdp->declBus(c+1183,"TestHarness ram fragmenter_1 bundleOut_0_a_bits_source_hi", false,-1, 4,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1 monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1 monitor reset", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1 monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1 monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1 monitor io_in_a_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1167,"TestHarness ram fragmenter_1 monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+251,"TestHarness ram fragmenter_1 monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+175,"TestHarness ram fragmenter_1 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+176,"TestHarness ram fragmenter_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+809,"TestHarness ram fragmenter_1 monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+1184,"TestHarness ram fragmenter_1 monitor is_aligned", false,-1);
        vcdp->declBus(c+811,"TestHarness ram fragmenter_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+812,"TestHarness ram fragmenter_1 monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+813,"TestHarness ram fragmenter_1 monitor mask_size", false,-1);
        vcdp->declBit(c+814,"TestHarness ram fragmenter_1 monitor mask_bit", false,-1);
        vcdp->declBit(c+815,"TestHarness ram fragmenter_1 monitor mask_nbit", false,-1);
        vcdp->declBit(c+1185,"TestHarness ram fragmenter_1 monitor mask_acc", false,-1);
        vcdp->declBit(c+1186,"TestHarness ram fragmenter_1 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+818,"TestHarness ram fragmenter_1 monitor mask_size_1", false,-1);
        vcdp->declBit(c+819,"TestHarness ram fragmenter_1 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+820,"TestHarness ram fragmenter_1 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+1187,"TestHarness ram fragmenter_1 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+1188,"TestHarness ram fragmenter_1 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+1189,"TestHarness ram fragmenter_1 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+1190,"TestHarness ram fragmenter_1 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+1191,"TestHarness ram fragmenter_1 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+1192,"TestHarness ram fragmenter_1 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+1193,"TestHarness ram fragmenter_1 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+1194,"TestHarness ram fragmenter_1 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram fragmenter_1 monitor mask_size_2", false,-1);
        vcdp->declBit(c+829,"TestHarness ram fragmenter_1 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+830,"TestHarness ram fragmenter_1 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+1195,"TestHarness ram fragmenter_1 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+1196,"TestHarness ram fragmenter_1 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+1197,"TestHarness ram fragmenter_1 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+1198,"TestHarness ram fragmenter_1 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+1199,"TestHarness ram fragmenter_1 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+1200,"TestHarness ram fragmenter_1 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+1201,"TestHarness ram fragmenter_1 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+1202,"TestHarness ram fragmenter_1 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+1203,"TestHarness ram fragmenter_1 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+1204,"TestHarness ram fragmenter_1 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+1205,"TestHarness ram fragmenter_1 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+1206,"TestHarness ram fragmenter_1 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+1207,"TestHarness ram fragmenter_1 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+1208,"TestHarness ram fragmenter_1 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+1209,"TestHarness ram fragmenter_1 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+1210,"TestHarness ram fragmenter_1 monitor mask_acc_13", false,-1);
        vcdp->declBus(c+1211,"TestHarness ram fragmenter_1 monitor mask", false,-1, 7,0);
        vcdp->declBit(c+1212,"TestHarness ram fragmenter_1 monitor a_first_done", false,-1);
        vcdp->declBus(c+39959,"TestHarness ram fragmenter_1 monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39960,"TestHarness ram fragmenter_1 monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39961,"TestHarness ram fragmenter_1 monitor a_first", false,-1);
        vcdp->declBus(c+39962,"TestHarness ram fragmenter_1 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+39963,"TestHarness ram fragmenter_1 monitor param", false,-1, 2,0);
        vcdp->declBus(c+39964,"TestHarness ram fragmenter_1 monitor size", false,-1, 2,0);
        vcdp->declBus(c+39965,"TestHarness ram fragmenter_1 monitor source", false,-1, 3,0);
        vcdp->declBus(c+39966,"TestHarness ram fragmenter_1 monitor address", false,-1, 17,0);
        vcdp->declBus(c+1213,"TestHarness ram fragmenter_1 monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBus(c+39967,"TestHarness ram fragmenter_1 monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+39968,"TestHarness ram fragmenter_1 monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+39969,"TestHarness ram fragmenter_1 monitor d_first", false,-1);
        vcdp->declBus(c+39970,"TestHarness ram fragmenter_1 monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+39971,"TestHarness ram fragmenter_1 monitor source_1", false,-1, 3,0);
        vcdp->declBus(c+39972,"TestHarness ram fragmenter_1 monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+39973,"TestHarness ram fragmenter_1 monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declQuad(c+39975,"TestHarness ram fragmenter_1 monitor inflight_sizes", false,-1, 63,0);
        vcdp->declBus(c+39977,"TestHarness ram fragmenter_1 monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39978,"TestHarness ram fragmenter_1 monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39979,"TestHarness ram fragmenter_1 monitor a_first_1", false,-1);
        vcdp->declBus(c+39980,"TestHarness ram fragmenter_1 monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+39981,"TestHarness ram fragmenter_1 monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+39982,"TestHarness ram fragmenter_1 monitor d_first_1", false,-1);
        vcdp->declBus(c+1214,"TestHarness ram fragmenter_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1215,"TestHarness ram fragmenter_1 monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1216,"TestHarness ram fragmenter_1 monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+1217,"TestHarness ram fragmenter_1 monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+1218,"TestHarness ram fragmenter_1 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+1219,"TestHarness ram fragmenter_1 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+1220,"TestHarness ram fragmenter_1 monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+1221,"TestHarness ram fragmenter_1 monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+1223,"TestHarness ram fragmenter_1 monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declQuad(c+1225,"TestHarness ram fragmenter_1 monitor a_sizes_set", false,-1, 63,0);
        vcdp->declBus(c+39983,"TestHarness ram fragmenter_1 monitor watchdog", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram fragmenter_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram fragmenter_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram fragmenter_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+175,"TestHarness ram fragmenter_1 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+175,"TestHarness ram fragmenter_1 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram fragmenter_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
    }
}

void VTestHarness::traceInitThis__1399(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+69734,"TestHarness ram fragmenter_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram fragmenter_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+176,"TestHarness ram fragmenter_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+176,"TestHarness ram fragmenter_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram fragmenter_1 repeater clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram fragmenter_1 repeater reset", false,-1);
        vcdp->declBit(c+1168,"TestHarness ram fragmenter_1 repeater io_repeat", false,-1);
        vcdp->declBit(c+39950,"TestHarness ram fragmenter_1 repeater io_full", false,-1);
        vcdp->declBit(c+247,"TestHarness ram fragmenter_1 repeater io_enq_ready", false,-1);
        vcdp->declBit(c+248,"TestHarness ram fragmenter_1 repeater io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram fragmenter_1 repeater io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+208,"TestHarness ram fragmenter_1 repeater io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+209,"TestHarness ram fragmenter_1 repeater io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+210,"TestHarness ram fragmenter_1 repeater io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+249,"TestHarness ram fragmenter_1 repeater io_enq_bits_address", false,-1, 17,0);
        vcdp->declBus(c+212,"TestHarness ram fragmenter_1 repeater io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+205,"TestHarness ram fragmenter_1 repeater io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+236,"TestHarness ram fragmenter_1 repeater io_deq_ready", false,-1);
        vcdp->declBit(c+237,"TestHarness ram fragmenter_1 repeater io_deq_valid", false,-1);
        vcdp->declBus(c+238,"TestHarness ram fragmenter_1 repeater io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+239,"TestHarness ram fragmenter_1 repeater io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1169,"TestHarness ram fragmenter_1 repeater io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1170,"TestHarness ram fragmenter_1 repeater io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1171,"TestHarness ram fragmenter_1 repeater io_deq_bits_address", false,-1, 17,0);
        vcdp->declBus(c+1172,"TestHarness ram fragmenter_1 repeater io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+244,"TestHarness ram fragmenter_1 repeater io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+39950,"TestHarness ram fragmenter_1 repeater full", false,-1);
        vcdp->declBus(c+39984,"TestHarness ram fragmenter_1 repeater saved_opcode", false,-1, 2,0);
        vcdp->declBus(c+39985,"TestHarness ram fragmenter_1 repeater saved_param", false,-1, 2,0);
        vcdp->declBus(c+39986,"TestHarness ram fragmenter_1 repeater saved_size", false,-1, 2,0);
        vcdp->declBus(c+39987,"TestHarness ram fragmenter_1 repeater saved_source", false,-1, 3,0);
        vcdp->declBus(c+39988,"TestHarness ram fragmenter_1 repeater saved_address", false,-1, 17,0);
        vcdp->declBus(c+39989,"TestHarness ram fragmenter_1 repeater saved_mask", false,-1, 7,0);
        vcdp->declBit(c+39990,"TestHarness ram fragmenter_1 repeater saved_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1 auto_in_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1 auto_in_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram buffer_1 auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+184,"TestHarness ram buffer_1 auto_in_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1 auto_in_d_valid", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram buffer_1 auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+188,"TestHarness ram buffer_1 auto_out_a_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram buffer_1 auto_out_a_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram buffer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram buffer_1 auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram buffer_1 auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram buffer_1 auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram buffer_1 auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram buffer_1 auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram buffer_1 auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram buffer_1 auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+195,"TestHarness ram buffer_1 auto_out_d_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram buffer_1 auto_out_d_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram buffer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram buffer_1 auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram buffer_1 auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram buffer_1 auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram buffer_1 auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram buffer_1 auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram buffer_1 auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram buffer_1 auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 monitor_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 monitor_reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+184,"TestHarness ram buffer_1 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1227,"TestHarness ram buffer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39991,"TestHarness ram buffer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1228,"TestHarness ram buffer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1229,"TestHarness ram buffer_1 monitor_io_in_d_bits_source", false,-1);
        vcdp->declBus(c+39992,"TestHarness ram buffer_1 monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+39993,"TestHarness ram buffer_1 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+39994,"TestHarness ram buffer_1 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram buffer_1 bundleOut_0_a_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+188,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_data", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__1400(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39323,"TestHarness ram buffer_1 bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+195,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram buffer_1 bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+184,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1227,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39991,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1228,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1229,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_source", false,-1);
        vcdp->declBus(c+39992,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+39993,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39994,"TestHarness ram buffer_1 bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 monitor clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 monitor reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+184,"TestHarness ram buffer_1 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1227,"TestHarness ram buffer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39991,"TestHarness ram buffer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1228,"TestHarness ram buffer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1229,"TestHarness ram buffer_1 monitor io_in_d_bits_source", false,-1);
        vcdp->declBus(c+39992,"TestHarness ram buffer_1 monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+39993,"TestHarness ram buffer_1 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+39994,"TestHarness ram buffer_1 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+177,"TestHarness ram buffer_1 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+178,"TestHarness ram buffer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+1230,"TestHarness ram buffer_1 monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+1231,"TestHarness ram buffer_1 monitor is_aligned", false,-1);
        vcdp->declBus(c+1232,"TestHarness ram buffer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+1233,"TestHarness ram buffer_1 monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+1234,"TestHarness ram buffer_1 monitor mask_size", false,-1);
        vcdp->declBit(c+1235,"TestHarness ram buffer_1 monitor mask_bit", false,-1);
        vcdp->declBit(c+1236,"TestHarness ram buffer_1 monitor mask_nbit", false,-1);
        vcdp->declBit(c+1237,"TestHarness ram buffer_1 monitor mask_acc", false,-1);
        vcdp->declBit(c+1238,"TestHarness ram buffer_1 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+1239,"TestHarness ram buffer_1 monitor mask_size_1", false,-1);
        vcdp->declBit(c+1240,"TestHarness ram buffer_1 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+1241,"TestHarness ram buffer_1 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+1242,"TestHarness ram buffer_1 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+1243,"TestHarness ram buffer_1 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+1244,"TestHarness ram buffer_1 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+1245,"TestHarness ram buffer_1 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+1246,"TestHarness ram buffer_1 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+1247,"TestHarness ram buffer_1 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+1248,"TestHarness ram buffer_1 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+1249,"TestHarness ram buffer_1 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 monitor mask_size_2", false,-1);
        vcdp->declBit(c+1250,"TestHarness ram buffer_1 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+1251,"TestHarness ram buffer_1 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+1252,"TestHarness ram buffer_1 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+1253,"TestHarness ram buffer_1 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+1254,"TestHarness ram buffer_1 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+1255,"TestHarness ram buffer_1 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+1256,"TestHarness ram buffer_1 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+1257,"TestHarness ram buffer_1 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+1258,"TestHarness ram buffer_1 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+1259,"TestHarness ram buffer_1 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+1260,"TestHarness ram buffer_1 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+1261,"TestHarness ram buffer_1 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+1262,"TestHarness ram buffer_1 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+1263,"TestHarness ram buffer_1 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+1264,"TestHarness ram buffer_1 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+1265,"TestHarness ram buffer_1 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+1266,"TestHarness ram buffer_1 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+1267,"TestHarness ram buffer_1 monitor mask_acc_13", false,-1);
        vcdp->declBus(c+1268,"TestHarness ram buffer_1 monitor mask", false,-1, 7,0);
        vcdp->declBus(c+1269,"TestHarness ram buffer_1 monitor a_first_beats1_decode", false,-1, 8,0);
        vcdp->declBit(c+39995,"TestHarness ram buffer_1 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+39996,"TestHarness ram buffer_1 monitor a_first_counter", false,-1, 8,0);
        vcdp->declBus(c+39997,"TestHarness ram buffer_1 monitor a_first_counter1", false,-1, 8,0);
        vcdp->declBit(c+39998,"TestHarness ram buffer_1 monitor a_first", false,-1);
        vcdp->declBus(c+39999,"TestHarness ram buffer_1 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+40000,"TestHarness ram buffer_1 monitor size", false,-1, 3,0);
        vcdp->declBus(c+40001,"TestHarness ram buffer_1 monitor address", false,-1, 31,0);
        vcdp->declBus(c+1270,"TestHarness ram buffer_1 monitor d_first_beats1_decode", false,-1, 8,0);
        vcdp->declBit(c+1271,"TestHarness ram buffer_1 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+40002,"TestHarness ram buffer_1 monitor d_first_counter", false,-1, 8,0);
        vcdp->declBus(c+40003,"TestHarness ram buffer_1 monitor d_first_counter1", false,-1, 8,0);
        vcdp->declBit(c+40004,"TestHarness ram buffer_1 monitor d_first", false,-1);
        vcdp->declBus(c+40005,"TestHarness ram buffer_1 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+40006,"TestHarness ram buffer_1 monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+40007,"TestHarness ram buffer_1 monitor size_1", false,-1, 3,0);
        vcdp->declBit(c+40008,"TestHarness ram buffer_1 monitor source_1", false,-1);
        vcdp->declBus(c+40009,"TestHarness ram buffer_1 monitor sink", false,-1, 3,0);
        vcdp->declBit(c+40010,"TestHarness ram buffer_1 monitor denied", false,-1);
    }
}

void VTestHarness::traceInitThis__1401(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40011,"TestHarness ram buffer_1 monitor inflight", false,-1);
        vcdp->declBus(c+40012,"TestHarness ram buffer_1 monitor inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+40013,"TestHarness ram buffer_1 monitor inflight_sizes", false,-1, 7,0);
        vcdp->declBus(c+40014,"TestHarness ram buffer_1 monitor a_first_counter_1", false,-1, 8,0);
        vcdp->declBus(c+40015,"TestHarness ram buffer_1 monitor a_first_counter1_1", false,-1, 8,0);
        vcdp->declBit(c+40016,"TestHarness ram buffer_1 monitor a_first_1", false,-1);
        vcdp->declBus(c+40017,"TestHarness ram buffer_1 monitor d_first_counter_1", false,-1, 8,0);
        vcdp->declBus(c+40018,"TestHarness ram buffer_1 monitor d_first_counter1_1", false,-1, 8,0);
        vcdp->declBit(c+40019,"TestHarness ram buffer_1 monitor d_first_1", false,-1);
        vcdp->declBus(c+1272,"TestHarness ram buffer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+1273,"TestHarness ram buffer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBit(c+1274,"TestHarness ram buffer_1 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+1275,"TestHarness ram buffer_1 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+1276,"TestHarness ram buffer_1 monitor a_size_lookup", false,-1, 7,0);
        vcdp->declBit(c+1277,"TestHarness ram buffer_1 monitor a_set_wo_ready", false,-1);
        vcdp->declBit(c+1278,"TestHarness ram buffer_1 monitor d_clr_wo_ready", false,-1);
        vcdp->declBit(c+1279,"TestHarness ram buffer_1 monitor a_set", false,-1);
        vcdp->declBit(c+1280,"TestHarness ram buffer_1 monitor d_clr", false,-1);
        vcdp->declBus(c+1281,"TestHarness ram buffer_1 monitor a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+1282,"TestHarness ram buffer_1 monitor d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+1283,"TestHarness ram buffer_1 monitor a_sizes_set", false,-1, 7,0);
        vcdp->declBus(c+1284,"TestHarness ram buffer_1 monitor d_sizes_clr", false,-1, 7,0);
        vcdp->declBus(c+40020,"TestHarness ram buffer_1 monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+40021,"TestHarness ram buffer_1 monitor inflight_sizes_1", false,-1, 7,0);
        vcdp->declBus(c+40022,"TestHarness ram buffer_1 monitor d_first_counter_2", false,-1, 8,0);
        vcdp->declBus(c+40023,"TestHarness ram buffer_1 monitor d_first_counter1_2", false,-1, 8,0);
        vcdp->declBit(c+40024,"TestHarness ram buffer_1 monitor d_first_2", false,-1);
        vcdp->declBus(c+1285,"TestHarness ram buffer_1 monitor c_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+1286,"TestHarness ram buffer_1 monitor d_sizes_clr_1", false,-1, 7,0);
        vcdp->declArray(c+69729,"TestHarness ram buffer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram buffer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram buffer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+177,"TestHarness ram buffer_1 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+177,"TestHarness ram buffer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness ram buffer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness ram buffer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness ram buffer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+178,"TestHarness ram buffer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+178,"TestHarness ram buffer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+179,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+180,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39318,"TestHarness ram buffer_1 bundleOut_0_a_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+188,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+189,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+190,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+191,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+192,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+193,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_source", false,-1);
        vcdp->declBus(c+194,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+39320,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+39321,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39323,"TestHarness ram buffer_1 bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40025+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+190,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+39317,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40029+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+191,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69920,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40031+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+192,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+181,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+40033+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+193,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_MPORT_data", false,-1);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40035+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+194,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+182,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40037+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__1402(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+39320,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+183,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+40039+i*2,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+39321,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+39318,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+40043+i*1,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+39323,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+1287,"TestHarness ram buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+40028,"TestHarness ram buffer_1 bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+40027,"TestHarness ram buffer_1 bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+40045,"TestHarness ram buffer_1 bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+1288,"TestHarness ram buffer_1 bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+1289,"TestHarness ram buffer_1 bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+1290,"TestHarness ram buffer_1 bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+1291,"TestHarness ram buffer_1 bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+1292,"TestHarness ram buffer_1 bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+69723,"TestHarness ram buffer_1 bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness ram buffer_1 bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+195,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+196,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+197,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+198,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+199,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+200,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_source", false,-1);
        vcdp->declBus(c+201,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+202,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+203,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+205,"TestHarness ram buffer_1 bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+184,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+185,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+1227,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+39991,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1228,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBit(c+1229,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_source", false,-1);
        vcdp->declBus(c+39992,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+39993,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+39994,"TestHarness ram buffer_1 bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40046+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1227,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+197,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40050+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+39991,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+198,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40052+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+1228,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+199,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+40054+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+1229,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+200,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_MPORT_data", false,-1);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+40056+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+39992,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+201,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+40058+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+39993,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+202,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+40060+i*2,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__1403(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+186,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+203,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+40064+i*1,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+39994,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+205,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+1293,"TestHarness ram buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+40049,"TestHarness ram buffer_1 bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+40048,"TestHarness ram buffer_1 bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+40066,"TestHarness ram buffer_1 bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+1294,"TestHarness ram buffer_1 bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+1295,"TestHarness ram buffer_1 bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+1296,"TestHarness ram buffer_1 bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+1297,"TestHarness ram buffer_1 bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+1298,"TestHarness ram buffer_1 bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+69723,"TestHarness success_sim clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness success_sim reset", false,-1);
        vcdp->declBit(c+39308,"TestHarness success_sim serial_out_valid", false,-1);
        vcdp->declBit(c+39307,"TestHarness success_sim serial_out_ready", false,-1);
        vcdp->declBus(c+39309,"TestHarness success_sim serial_out_bits", false,-1, 31,0);
        vcdp->declBit(c+39305,"TestHarness success_sim serial_in_valid", false,-1);
        vcdp->declBit(c+39304,"TestHarness success_sim serial_in_ready", false,-1);
        vcdp->declBus(c+39306,"TestHarness success_sim serial_in_bits", false,-1, 31,0);
        vcdp->declBit(c+39310,"TestHarness success_sim exit", false,-1);
        vcdp->declArray(c+70414,"TestHarness plusarg_reader_1 FORMAT", false,-1, 143,0);
        vcdp->declBus(c+70365,"TestHarness plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+70419,"TestHarness plusarg_reader_1 DEFAULT", false,-1, 0,0);
        vcdp->declBus(c+1,"TestHarness plusarg_reader_1 out", false,-1, 0,0);
        vcdp->declBus(c+1,"TestHarness plusarg_reader_1 myplus", false,-1, 0,0);
        vcdp->declBus(c+69734,"TestHarness simdram ADDR_BITS", false,-1, 31,0);
        vcdp->declBus(c+70420,"TestHarness simdram DATA_BITS", false,-1, 31,0);
        vcdp->declBus(c+70421,"TestHarness simdram ID_BITS", false,-1, 31,0);
        vcdp->declBus(c+70422,"TestHarness simdram MEM_SIZE", false,-1, 31,0);
        vcdp->declBus(c+70420,"TestHarness simdram LINE_SIZE", false,-1, 31,0);
        vcdp->declBus(c+70423,"TestHarness simdram WORD_SIZE", false,-1, 31,0);
        vcdp->declBus(c+70424,"TestHarness simdram CLOCK_HZ", false,-1, 31,0);
        vcdp->declBus(c+70423,"TestHarness simdram STRB_BITS", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness simdram clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness simdram reset", false,-1);
        vcdp->declBit(c+40387,"TestHarness simdram axi_aw_ready", false,-1);
        vcdp->declBit(c+1396,"TestHarness simdram axi_aw_valid", false,-1);
        vcdp->declBus(c+1398,"TestHarness simdram axi_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness simdram axi_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness simdram axi_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness simdram axi_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness simdram axi_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness simdram axi_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness simdram axi_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness simdram axi_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+1397,"TestHarness simdram axi_aw_bits_id", false,-1, 3,0);
        vcdp->declBit(c+40393,"TestHarness simdram axi_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness simdram axi_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness simdram axi_w_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1405,"TestHarness simdram axi_w_bits_last", false,-1);
        vcdp->declBus(c+1404,"TestHarness simdram axi_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1406,"TestHarness simdram axi_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness simdram axi_b_valid", false,-1);
        vcdp->declBus(c+40396,"TestHarness simdram axi_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+40395,"TestHarness simdram axi_b_bits_id", false,-1, 3,0);
        vcdp->declBit(c+40397,"TestHarness simdram axi_ar_ready", false,-1);
        vcdp->declBit(c+1407,"TestHarness simdram axi_ar_valid", false,-1);
        vcdp->declBus(c+1398,"TestHarness simdram axi_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness simdram axi_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness simdram axi_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness simdram axi_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness simdram axi_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness simdram axi_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness simdram axi_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness simdram axi_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+1397,"TestHarness simdram axi_ar_bits_id", false,-1, 3,0);
        vcdp->declBit(c+1408,"TestHarness simdram axi_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness simdram axi_r_valid", false,-1);
        vcdp->declBus(c+40402,"TestHarness simdram axi_r_bits_resp", false,-1, 1,0);
        vcdp->declQuad(c+40400,"TestHarness simdram axi_r_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40403,"TestHarness simdram axi_r_bits_last", false,-1);
        vcdp->declBus(c+40399,"TestHarness simdram axi_r_bits_id", false,-1, 3,0);
        vcdp->declBit(c+34621,"TestHarness simdram initialized", false,-1);
        vcdp->declQuad(c+68588,"TestHarness simdram channel", false,-1, 63,0);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 reset", false,-1);
        vcdp->declBit(c+40404,"TestHarness uart_sim_0 io_uart_txd", false,-1);
        vcdp->declBit(c+37505,"TestHarness uart_sim_0 io_uart_rxd", false,-1);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 txfifo_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 txfifo_reset", false,-1);
        vcdp->declBit(c+1299,"TestHarness uart_sim_0 txfifo_io_enq_ready", false,-1);
        vcdp->declBit(c+1300,"TestHarness uart_sim_0 txfifo_io_enq_valid", false,-1);
        vcdp->declBus(c+40067,"TestHarness uart_sim_0 txfifo_io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+40068,"TestHarness uart_sim_0 txfifo_io_deq_ready", false,-1);
        vcdp->declBit(c+1301,"TestHarness uart_sim_0 txfifo_io_deq_valid", false,-1);
        vcdp->declBus(c+40069,"TestHarness uart_sim_0 txfifo_io_deq_bits", false,-1, 7,0);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 rxfifo_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 rxfifo_reset", false,-1);
        vcdp->declBit(c+1302,"TestHarness uart_sim_0 rxfifo_io_enq_ready", false,-1);
        vcdp->declBit(c+40070,"TestHarness uart_sim_0 rxfifo_io_enq_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1404(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+40071,"TestHarness uart_sim_0 rxfifo_io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+1303,"TestHarness uart_sim_0 rxfifo_io_deq_ready", false,-1);
        vcdp->declBit(c+1304,"TestHarness uart_sim_0 rxfifo_io_deq_valid", false,-1);
        vcdp->declBus(c+40072,"TestHarness uart_sim_0 rxfifo_io_deq_bits", false,-1, 7,0);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 sim_clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 sim_reset", false,-1);
        vcdp->declBit(c+1302,"TestHarness uart_sim_0 sim_serial_in_ready", false,-1);
        vcdp->declBit(c+40070,"TestHarness uart_sim_0 sim_serial_in_valid", false,-1);
        vcdp->declBus(c+40071,"TestHarness uart_sim_0 sim_serial_in_bits", false,-1, 7,0);
        vcdp->declBit(c+40068,"TestHarness uart_sim_0 sim_serial_out_ready", false,-1);
        vcdp->declBit(c+1301,"TestHarness uart_sim_0 sim_serial_out_valid", false,-1);
        vcdp->declBus(c+40069,"TestHarness uart_sim_0 sim_serial_out_bits", false,-1, 7,0);
        vcdp->declBus(c+40073,"TestHarness uart_sim_0 txState", false,-1, 1,0);
        vcdp->declBus(c+40067,"TestHarness uart_sim_0 txData", false,-1, 7,0);
        vcdp->declBus(c+40074,"TestHarness uart_sim_0 txDataIdx", false,-1, 2,0);
        vcdp->declBit(c+40075,"TestHarness uart_sim_0 wrap_wrap", false,-1);
        vcdp->declBit(c+1305,"TestHarness uart_sim_0 txDataWrap", false,-1);
        vcdp->declBus(c+40076,"TestHarness uart_sim_0 txBaudCount", false,-1, 9,0);
        vcdp->declBit(c+40077,"TestHarness uart_sim_0 wrap_wrap_1", false,-1);
        vcdp->declBit(c+1306,"TestHarness uart_sim_0 txBaudWrap", false,-1);
        vcdp->declBus(c+40078,"TestHarness uart_sim_0 txSlackCount", false,-1, 1,0);
        vcdp->declBit(c+40079,"TestHarness uart_sim_0 wrap_wrap_2", false,-1);
        vcdp->declBit(c+37504,"TestHarness uart_sim_0 txSlackWrap", false,-1);
        vcdp->declBus(c+40080,"TestHarness uart_sim_0 rxState", false,-1, 1,0);
        vcdp->declBus(c+40081,"TestHarness uart_sim_0 rxBaudCount", false,-1, 9,0);
        vcdp->declBit(c+40082,"TestHarness uart_sim_0 wrap_wrap_3", false,-1);
        vcdp->declBit(c+1307,"TestHarness uart_sim_0 rxBaudWrap", false,-1);
        vcdp->declBus(c+40083,"TestHarness uart_sim_0 rxDataIdx", false,-1, 2,0);
        vcdp->declBit(c+40084,"TestHarness uart_sim_0 wrap_wrap_4", false,-1);
        vcdp->declBit(c+1308,"TestHarness uart_sim_0 rxDataWrap", false,-1);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 txfifo clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 txfifo reset", false,-1);
        vcdp->declBit(c+1299,"TestHarness uart_sim_0 txfifo io_enq_ready", false,-1);
        vcdp->declBit(c+1300,"TestHarness uart_sim_0 txfifo io_enq_valid", false,-1);
        vcdp->declBus(c+40067,"TestHarness uart_sim_0 txfifo io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+40068,"TestHarness uart_sim_0 txfifo io_deq_ready", false,-1);
        vcdp->declBit(c+1301,"TestHarness uart_sim_0 txfifo io_deq_valid", false,-1);
        vcdp->declBus(c+40069,"TestHarness uart_sim_0 txfifo io_deq_bits", false,-1, 7,0);
        vcdp->declBit(c+69727,"TestHarness uart_sim_0 txfifo ram_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+40085,"TestHarness uart_sim_0 txfifo ram_io_deq_bits_MPORT_addr", false,-1, 6,0);
        vcdp->declBus(c+40069,"TestHarness uart_sim_0 txfifo ram_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+40067,"TestHarness uart_sim_0 txfifo ram_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+40086,"TestHarness uart_sim_0 txfifo ram_MPORT_addr", false,-1, 6,0);
        vcdp->declBit(c+69727,"TestHarness uart_sim_0 txfifo ram_MPORT_mask", false,-1);
        vcdp->declBit(c+1309,"TestHarness uart_sim_0 txfifo ram_MPORT_en", false,-1);
        vcdp->declBus(c+40086,"TestHarness uart_sim_0 txfifo enq_ptr_value", false,-1, 6,0);
        vcdp->declBus(c+40085,"TestHarness uart_sim_0 txfifo deq_ptr_value", false,-1, 6,0);
        vcdp->declBit(c+40087,"TestHarness uart_sim_0 txfifo maybe_full", false,-1);
        vcdp->declBit(c+1310,"TestHarness uart_sim_0 txfifo ptr_match", false,-1);
        vcdp->declBit(c+1311,"TestHarness uart_sim_0 txfifo empty", false,-1);
        vcdp->declBit(c+1312,"TestHarness uart_sim_0 txfifo full", false,-1);
        vcdp->declBit(c+1313,"TestHarness uart_sim_0 txfifo do_enq", false,-1);
        vcdp->declBit(c+1314,"TestHarness uart_sim_0 txfifo do_deq", false,-1);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 rxfifo clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 rxfifo reset", false,-1);
        vcdp->declBit(c+1302,"TestHarness uart_sim_0 rxfifo io_enq_ready", false,-1);
        vcdp->declBit(c+40070,"TestHarness uart_sim_0 rxfifo io_enq_valid", false,-1);
        vcdp->declBus(c+40071,"TestHarness uart_sim_0 rxfifo io_enq_bits", false,-1, 7,0);
        vcdp->declBit(c+1303,"TestHarness uart_sim_0 rxfifo io_deq_ready", false,-1);
        vcdp->declBit(c+1304,"TestHarness uart_sim_0 rxfifo io_deq_valid", false,-1);
        vcdp->declBus(c+40072,"TestHarness uart_sim_0 rxfifo io_deq_bits", false,-1, 7,0);
        vcdp->declBit(c+69727,"TestHarness uart_sim_0 rxfifo ram_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+40088,"TestHarness uart_sim_0 rxfifo ram_io_deq_bits_MPORT_addr", false,-1, 6,0);
        vcdp->declBus(c+40072,"TestHarness uart_sim_0 rxfifo ram_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+40071,"TestHarness uart_sim_0 rxfifo ram_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+40089,"TestHarness uart_sim_0 rxfifo ram_MPORT_addr", false,-1, 6,0);
        vcdp->declBit(c+69727,"TestHarness uart_sim_0 rxfifo ram_MPORT_mask", false,-1);
        vcdp->declBit(c+1315,"TestHarness uart_sim_0 rxfifo ram_MPORT_en", false,-1);
        vcdp->declBus(c+40089,"TestHarness uart_sim_0 rxfifo enq_ptr_value", false,-1, 6,0);
        vcdp->declBus(c+40088,"TestHarness uart_sim_0 rxfifo deq_ptr_value", false,-1, 6,0);
        vcdp->declBit(c+40090,"TestHarness uart_sim_0 rxfifo maybe_full", false,-1);
        vcdp->declBit(c+1316,"TestHarness uart_sim_0 rxfifo ptr_match", false,-1);
        vcdp->declBit(c+1317,"TestHarness uart_sim_0 rxfifo empty", false,-1);
        vcdp->declBit(c+1318,"TestHarness uart_sim_0 rxfifo full", false,-1);
        vcdp->declBit(c+1319,"TestHarness uart_sim_0 rxfifo do_enq", false,-1);
        vcdp->declBit(c+1320,"TestHarness uart_sim_0 rxfifo do_deq", false,-1);
        vcdp->declBus(c+70366,"TestHarness uart_sim_0 sim UARTNO", false,-1, 31,0);
        vcdp->declBit(c+69723,"TestHarness uart_sim_0 sim clock", false,-1);
        vcdp->declBit(c+69724,"TestHarness uart_sim_0 sim reset", false,-1);
        vcdp->declBit(c+1301,"TestHarness uart_sim_0 sim serial_out_valid", false,-1);
        vcdp->declBit(c+40068,"TestHarness uart_sim_0 sim serial_out_ready", false,-1);
        vcdp->declBus(c+40069,"TestHarness uart_sim_0 sim serial_out_bits", false,-1, 7,0);
        vcdp->declBit(c+40070,"TestHarness uart_sim_0 sim serial_in_valid", false,-1);
        vcdp->declBit(c+1302,"TestHarness uart_sim_0 sim serial_in_ready", false,-1);
        vcdp->declBus(c+40071,"TestHarness uart_sim_0 sim serial_in_bits", false,-1, 7,0);
    }
}

void VTestHarness::traceFullThis__1(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+1);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(vlTOPp->TestHarness__DOT__plusarg_reader_1__DOT__myplus));
        vcdp->fullBit(oldp+1,((1U & vlTOPp->TestHarness__DOT__plusarg_reader__DOT__myplus)));
        vcdp->fullIData(oldp+2,(vlTOPp->TestHarness__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+3,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+4,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+5,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+6,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+7,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor_2__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+8,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__system_bus_xbar__DOT__monitor_2__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+9,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+10,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+11,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+12,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+13,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor_2__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+14,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__fixer__DOT__monitor_2__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+15,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__coupler_to_bus_named_subsystem_cbus__DOT__widget__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+16,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__coupler_to_bus_named_subsystem_cbus__DOT__widget__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+17,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__coupler_from_bus_named_subsystem_fbus__DOT__widget__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+18,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_sbus__DOT__coupler_from_bus_named_subsystem_fbus__DOT__widget__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+19,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+20,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+21,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__out_xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+22,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__out_xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+23,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+24,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+25,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__atomics__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+26,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__atomics__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+27,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+28,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+29,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__coupler_to_slave_named_bootaddressreg__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+30,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__coupler_to_slave_named_bootaddressreg__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+31,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__coupler_to_device_named_uart_0__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+32,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__coupler_to_device_named_uart_0__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+33,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+34,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_pbus__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+35,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_fbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+36,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_fbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+37,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_fbus__DOT__coupler_from_port_named_serial_tl_ctrl__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+38,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_fbus__DOT__coupler_from_port_named_serial_tl_ctrl__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+39,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+40,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+41,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__in_xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+42,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__in_xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+43,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__in_xbar__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+44,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__in_xbar__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+45,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__out_xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+46,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__out_xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+47,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+48,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
    }
}

void VTestHarness::traceFullThis__3(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+50);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullIData(oldp+0,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__atomics__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+1,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__atomics__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+2,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__wrapped_error_device__DOT__error__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+3,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__wrapped_error_device__DOT__error__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+4,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__wrapped_error_device__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+5,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__wrapped_error_device__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+6,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_l2_ctrl__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+7,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_l2_ctrl__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+8,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_l2_ctrl__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+9,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_l2_ctrl__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+10,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_plic__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+11,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_plic__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+12,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_clint__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+13,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_clint__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+14,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_debug__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+15,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_debug__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+16,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_bootrom__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+17,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_bootrom__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+18,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_clockgater__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+19,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_clockgater__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+20,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_clockgater__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+21,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_clockgater__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+22,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_tileresetsetter__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+23,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_tileresetsetter__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+24,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_tileresetsetter__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+25,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_cbus__DOT__coupler_to_slave_named_tileresetsetter__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+26,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__subsystem_mbus_xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+27,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__subsystem_mbus_xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+28,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+29,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+30,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__picker__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+31,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__picker__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+32,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__picker__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+33,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__picker__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+34,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__coupler_to_memory_controller_port_named_axi4__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+35,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__coupler_to_memory_controller_port_named_axi4__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+36,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__coupler_to_port_named_serial_tl_mem__DOT__shrinker__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+37,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_mbus__DOT__coupler_to_port_named_serial_tl_mem__DOT__shrinker__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+38,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__l2__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+39,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__l2__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+40,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__l2__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+41,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__l2__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+42,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__InclusiveCache_inner_TLBuffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+43,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__InclusiveCache_inner_TLBuffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+44,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__cork__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+45,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__cork__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+46,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__binder__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+47,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__subsystem_l2_wrapper__DOT__binder__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+48,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__tlMasterXbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+49,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__tlMasterXbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+50,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__tlMasterXbar__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
    }
}

void VTestHarness::traceFullThis__5(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+101);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullIData(oldp+0,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__tlMasterXbar__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullBit(oldp+1,((0U != (0x2000U & (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__c_array)))));
        vcdp->fullCData(oldp+2,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__waddr_1),3);
        vcdp->fullSData(oldp+3,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__ptw_ae_array),14);
        vcdp->fullSData(oldp+4,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT___priv_rw_ok_T_2),13);
        vcdp->fullSData(oldp+5,((0x2000U | ((IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT___priv_rw_ok_T_2) 
                                            & ((0x1000U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__special_entry_data_0 
                                                            >> 0xcU)) 
                                                   << 0xcU)) 
                                               | ((0x800U 
                                                   & ((IData)(
                                                              (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                               >> 0xcU)) 
                                                      << 0xbU)) 
                                                  | ((0x400U 
                                                      & ((IData)(
                                                                 (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                                  >> 0xcU)) 
                                                         << 0xaU)) 
                                                     | ((0x200U 
                                                         & ((IData)(
                                                                    (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                                     >> 0xcU)) 
                                                            << 9U)) 
                                                        | ((0x100U 
                                                            & ((IData)(
                                                                       (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                                        >> 0xcU)) 
                                                               << 8U)) 
                                                           | ((0x80U 
                                                               & ((IData)(
                                                                          (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                                           >> 0xcU)) 
                                                                  << 7U)) 
                                                              | ((0x40U 
                                                                  & ((IData)(
                                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                                              >> 0xcU)) 
                                                                     << 6U)) 
                                                                 | ((0x20U 
                                                                     & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                                >> 0xcU)) 
                                                                        << 5U)) 
                                                                    | ((0x10U 
                                                                        & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                                >> 0xcU)) 
                                                                           << 4U)) 
                                                                       | ((8U 
                                                                           & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                                >> 0xcU)) 
                                                                              << 3U)) 
                                                                          | ((4U 
                                                                              & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                             | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                                >> 0xcU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                                >> 0xcU)))))))))))))))))),14);
        vcdp->fullSData(oldp+6,((0x2000U | ((IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT___priv_rw_ok_T_2) 
                                            & ((0x1000U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__special_entry_data_0 
                                                            >> 0xeU)) 
                                                   << 0xcU)) 
                                               | ((0x800U 
                                                   & ((IData)(
                                                              (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                               >> 0xeU)) 
                                                      << 0xbU)) 
                                                  | ((0x400U 
                                                      & ((IData)(
                                                                 (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                                  >> 0xeU)) 
                                                         << 0xaU)) 
                                                     | ((0x200U 
                                                         & ((IData)(
                                                                    (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                                     >> 0xeU)) 
                                                            << 9U)) 
                                                        | ((0x100U 
                                                            & ((IData)(
                                                                       (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                                        >> 0xeU)) 
                                                               << 8U)) 
                                                           | ((0x80U 
                                                               & ((IData)(
                                                                          (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                                           >> 0xeU)) 
                                                                  << 7U)) 
                                                              | ((0x40U 
                                                                  & ((IData)(
                                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                                              >> 0xeU)) 
                                                                     << 6U)) 
                                                                 | ((0x20U 
                                                                     & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                                >> 0xeU)) 
                                                                        << 5U)) 
                                                                    | ((0x10U 
                                                                        & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                                >> 0xeU)) 
                                                                           << 4U)) 
                                                                       | ((8U 
                                                                           & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                                >> 0xeU)) 
                                                                              << 3U)) 
                                                                          | ((4U 
                                                                              & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                                >> 0xeU)) 
                                                                                << 2U)) 
                                                                             | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                                >> 0xeU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                                >> 0xeU)))))))))))))))))),14);
    }
}

void VTestHarness::traceFullThis__7(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+108);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullSData(oldp+0,((((0x800U & ((IData)(
                                                     (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                      >> 6U)) 
                                             << 0xbU)) 
                                  | ((0x400U & ((IData)(
                                                        (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                         >> 6U)) 
                                                << 0xaU)) 
                                     | ((0x200U & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                            >> 6U)) 
                                                   << 9U)) 
                                        | ((0x100U 
                                            & ((IData)(
                                                       (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                        >> 6U)) 
                                               << 8U)) 
                                           | ((0x80U 
                                               & ((IData)(
                                                          (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                           >> 6U)) 
                                                  << 7U)) 
                                              | ((0x40U 
                                                  & ((IData)(
                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                              >> 6U)) 
                                                     << 6U)) 
                                                 | ((0x20U 
                                                     & ((IData)(
                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                 >> 6U)) 
                                                        << 5U)) 
                                                    | ((0x10U 
                                                        & ((IData)(
                                                                   (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                    >> 6U)) 
                                                           << 4U)) 
                                                       | ((8U 
                                                           & ((IData)(
                                                                      (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                       >> 6U)) 
                                                              << 3U)) 
                                                          | ((4U 
                                                              & ((IData)(
                                                                         (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                          >> 6U)) 
                                                                 << 2U)) 
                                                             | ((2U 
                                                                 & ((IData)(
                                                                            (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                             >> 6U)) 
                                                                    << 1U)) 
                                                                | (1U 
                                                                   & (IData)(
                                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                              >> 6U)))))))))))))) 
                                 & (~ (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT___pr_array_T_4)))),14);
        vcdp->fullSData(oldp+1,((((0x800U & ((IData)(
                                                     (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                      >> 8U)) 
                                             << 0xbU)) 
                                  | ((0x400U & ((IData)(
                                                        (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                         >> 8U)) 
                                                << 0xaU)) 
                                     | ((0x200U & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                            >> 8U)) 
                                                   << 9U)) 
                                        | ((0x100U 
                                            & ((IData)(
                                                       (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                        >> 8U)) 
                                               << 8U)) 
                                           | ((0x80U 
                                               & ((IData)(
                                                          (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                           >> 8U)) 
                                                  << 7U)) 
                                              | ((0x40U 
                                                  & ((IData)(
                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                              >> 8U)) 
                                                     << 6U)) 
                                                 | ((0x20U 
                                                     & ((IData)(
                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                 >> 8U)) 
                                                        << 5U)) 
                                                    | ((0x10U 
                                                        & ((IData)(
                                                                   (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                    >> 8U)) 
                                                           << 4U)) 
                                                       | ((8U 
                                                           & ((IData)(
                                                                      (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                       >> 8U)) 
                                                              << 3U)) 
                                                          | ((4U 
                                                              & ((IData)(
                                                                         (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                          >> 8U)) 
                                                                 << 2U)) 
                                                             | ((2U 
                                                                 & ((IData)(
                                                                            (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                             >> 8U)) 
                                                                    << 1U)) 
                                                                | (1U 
                                                                   & (IData)(
                                                                             (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                              >> 8U)))))))))))))) 
                                 & (~ (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT___pr_array_T_4)))),14);
    }
}

void VTestHarness::traceFullThis__9(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+110);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullSData(oldp+0,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__c_array),14);
        vcdp->fullSData(oldp+1,((0x3000U | (((0x800U 
                                              & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                          >> 5U)) 
                                                 << 0xbU)) 
                                             | ((0x400U 
                                                 & ((IData)(
                                                            (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                             >> 5U)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((IData)(
                                                               (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                                >> 5U)) 
                                                       << 9U)) 
                                                   | ((0x100U 
                                                       & ((IData)(
                                                                  (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                                   >> 5U)) 
                                                          << 8U)) 
                                                      | ((0x80U 
                                                          & ((IData)(
                                                                     (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                                      >> 5U)) 
                                                             << 7U)) 
                                                         | ((0x40U 
                                                             & ((IData)(
                                                                        (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                                         >> 5U)) 
                                                                << 6U)) 
                                                            | ((0x20U 
                                                                & ((IData)(
                                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                            >> 5U)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & ((IData)(
                                                                              (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                               >> 5U)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                                >> 5U)) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                                >> 5U)) 
                                                                            << 2U)) 
                                                                        | ((2U 
                                                                            & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                                >> 5U)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                                >> 5U)))))))))))))) 
                                            | (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__c_array)))),14);
        vcdp->fullSData(oldp+2,((0x3000U | (((0x800U 
                                              & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                          >> 3U)) 
                                                 << 0xbU)) 
                                             | ((0x400U 
                                                 & ((IData)(
                                                            (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                             >> 3U)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((IData)(
                                                               (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                                >> 3U)) 
                                                       << 9U)) 
                                                   | ((0x100U 
                                                       & ((IData)(
                                                                  (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                                   >> 3U)) 
                                                          << 8U)) 
                                                      | ((0x80U 
                                                          & ((IData)(
                                                                     (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                                      >> 3U)) 
                                                             << 7U)) 
                                                         | ((0x40U 
                                                             & ((IData)(
                                                                        (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                                         >> 3U)) 
                                                                << 6U)) 
                                                            | ((0x20U 
                                                                & ((IData)(
                                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                            >> 3U)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & ((IData)(
                                                                              (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                               >> 3U)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                                >> 3U)) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                                >> 3U)) 
                                                                            << 2U)) 
                                                                        | ((2U 
                                                                            & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                                >> 3U)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                                >> 3U)))))))))))))) 
                                            | (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__c_array)))),14);
    }
}

void VTestHarness::traceFullThis__11(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+113);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullSData(oldp+0,((0x3000U | (((0x800U 
                                              & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_3_data_0 
                                                          >> 4U)) 
                                                 << 0xbU)) 
                                             | ((0x400U 
                                                 & ((IData)(
                                                            (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_2_data_0 
                                                             >> 4U)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((IData)(
                                                               (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_1_data_0 
                                                                >> 4U)) 
                                                       << 9U)) 
                                                   | ((0x100U 
                                                       & ((IData)(
                                                                  (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__superpage_entries_0_data_0 
                                                                   >> 4U)) 
                                                          << 8U)) 
                                                      | ((0x80U 
                                                          & ((IData)(
                                                                     (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_7_data_0 
                                                                      >> 4U)) 
                                                             << 7U)) 
                                                         | ((0x40U 
                                                             & ((IData)(
                                                                        (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_6_data_0 
                                                                         >> 4U)) 
                                                                << 6U)) 
                                                            | ((0x20U 
                                                                & ((IData)(
                                                                           (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_5_data_0 
                                                                            >> 4U)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & ((IData)(
                                                                              (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_4_data_0 
                                                                               >> 4U)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_3_data_0 
                                                                                >> 4U)) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_2_data_0 
                                                                                >> 4U)) 
                                                                            << 2U)) 
                                                                        | ((2U 
                                                                            & ((IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_1_data_0 
                                                                                >> 4U)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (IData)(
                                                                                (vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__sectored_entries_0_0_data_0 
                                                                                >> 4U)))))))))))))) 
                                            | (IData)(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__dcache__DOT__pma_checker__DOT__c_array)))),14);
        vcdp->fullIData(oldp+1,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+2,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+3,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__xbar__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+4,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__xbar__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+5,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+6,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+7,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+8,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+9,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer_2__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+10,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__spad__DOT__buffer_2__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+11,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__gemmini__DOT__reservation_station__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+12,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__tile_reset_domain__DOT__tile__DOT__core__DOT__PlusArgTimeout__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+13,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+14,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+15,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__buffer_1__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+16,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__tile_prci_domain__DOT__buffer_1__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+17,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__plicDomainWrapper__DOT__plic__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+18,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__plicDomainWrapper__DOT__plic__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+19,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__clint__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
    }
}

void VTestHarness::traceFullThis__13(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+133);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullIData(oldp+0,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__clint__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+1,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiXbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+2,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiXbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+3,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmOuter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+4,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmOuter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+5,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiBypass__DOT__bar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+6,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiBypass__DOT__bar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+7,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiBypass__DOT__error__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+8,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__dmiBypass__DOT__error__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+9,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__asource__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+10,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmOuter__DOT__asource__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+11,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmInner__DOT__dmInner__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+12,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmInner__DOT__dmInner__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+13,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmInner__DOT__dmInner__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+14,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__debug_1__DOT__dmInner__DOT__dmInner__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+15,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__bootROMDomainWrapper__DOT__bootrom__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+16,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__bootROMDomainWrapper__DOT__bootrom__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+17,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__domain__DOT__serdesser__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+18,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__domain__DOT__serdesser__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+19,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__domain__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+20,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__domain__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+21,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__uartClockDomainWrapper__DOT__uart_0__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+22,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__uartClockDomainWrapper__DOT__uart_0__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+23,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__uartClockDomainWrapper__DOT__uart_0__DOT__txm__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullBit(oldp+24,((0U != vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__uartClockDomainWrapper__DOT__uart_0__DOT__txm__DOT__plusarg_reader__DOT__myplus)));
        vcdp->fullIData(oldp+25,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__prci_ctrl_domain__DOT__tileClockGater__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+26,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__prci_ctrl_domain__DOT__tileClockGater__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+27,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__prci_ctrl_domain__DOT__tileResetSetter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+28,(vlTOPp->TestHarness__DOT__chiptop__DOT__system__DOT__prci_ctrl_domain__DOT__tileResetSetter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+29,(vlTOPp->TestHarness__DOT__SimJTAG__DOT__random_bits),32);
        vcdp->fullIData(oldp+30,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+31,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+32,(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+33,(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+34,(vlTOPp->TestHarness__DOT__ram__DOT__rom__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+35,(vlTOPp->TestHarness__DOT__ram__DOT__rom__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+36,(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+37,(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+38,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+39,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+40,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+41,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+42,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+43,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullIData(oldp+44,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus),32);
        vcdp->fullIData(oldp+45,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus),32);
        vcdp->fullBit(oldp+46,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__full)))));
        vcdp->fullBit(oldp+47,(vlTOPp->TestHarness__DOT__ram__DOT__adapter_auto_out_a_valid));
        vcdp->fullCData(oldp+48,(vlTOPp->TestHarness__DOT__ram__DOT__adapter_auto_out_a_bits_size),4);
        vcdp->fullIData(oldp+49,(vlTOPp->TestHarness__DOT__ram__DOT__adapter_auto_out_a_bits_address),32);
    }
}

void VTestHarness::traceFullThis__16(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+183);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,(vlTOPp->TestHarness__DOT__ram__DOT__adapter_auto_out_a_bits_mask),8);
        vcdp->fullBit(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__adapter_auto_out_d_ready));
        vcdp->fullBit(oldp+2,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleIn_0_d_q__DOT__empty)))));
        vcdp->fullQData(oldp+3,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleIn_0_d_q__DOT__ram_data_io_deq_bits_MPORT_data),64);
        vcdp->fullBit(oldp+5,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb_io_in_4_ready));
        vcdp->fullBit(oldp+6,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__empty)))));
        vcdp->fullCData(oldp+7,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data),3);
        vcdp->fullCData(oldp+8,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_param_io_deq_bits_MPORT_data),3);
        vcdp->fullCData(oldp+9,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data),4);
        vcdp->fullBit(oldp+10,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data));
        vcdp->fullIData(oldp+11,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data),32);
        vcdp->fullBit(oldp+12,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleIn_0_d_q__DOT__full)))));
        vcdp->fullBit(oldp+13,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser_auto_manager_in_d_valid));
        vcdp->fullCData(oldp+14,((7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                        >> 0x15U))),3);
        vcdp->fullCData(oldp+15,((3U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                        >> 0x12U))),2);
        vcdp->fullCData(oldp+16,((0xfU & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                          >> 0xeU))),4);
        vcdp->fullBit(oldp+17,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                      >> 0xaU))));
        vcdp->fullCData(oldp+18,((0xfU & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[1U] 
                                           << 0x1eU) 
                                          | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                             >> 2U)))),4);
        vcdp->fullBit(oldp+19,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                      >> 1U))));
        vcdp->fullQData(oldp+20,((((QData)((IData)(
                                                   vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U])) 
                                   << 0x36U) | (((QData)((IData)(
                                                                 vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[1U])) 
                                                 << 0x16U) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U])) 
                                                   >> 0xaU)))),64);
        vcdp->fullBit(oldp+22,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                      >> 9U))));
        vcdp->fullBit(oldp+23,((((0U == (0x10000000U 
                                         & (0x10000000U 
                                            ^ ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                << 0x16U) 
                                               | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                  >> 0xaU))))) 
                                 & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_enq_ready)) 
                                | ((0U == (0x10000000U 
                                           & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                               << 0x16U) 
                                              | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                 >> 0xaU)))) 
                                   & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater_io_enq_ready)))));
        vcdp->fullBit(oldp+24,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser_auto_client_out_a_valid));
    }
}

void VTestHarness::traceFullThis__18(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+208);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,((7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                       >> 0x12U))),3);
        vcdp->fullCData(oldp+1,((7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                       >> 0xeU))),3);
        vcdp->fullCData(oldp+2,((0xfU & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                         >> 0xaU))),4);
        vcdp->fullIData(oldp+3,((0x1fffffffU & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                 << 0x16U) 
                                                | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                   >> 0xaU)))),29);
        vcdp->fullCData(oldp+4,((0xffU & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                             >> 1U)))),8);
        vcdp->fullBit(oldp+5,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb_io_in_1_ready));
        vcdp->fullBit(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_valid));
        vcdp->fullCData(oldp+7,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_opcode),3);
        vcdp->fullCData(oldp+8,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0)
                                  ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param_io_deq_bits_MPORT_data)
                                  : 0U)),2);
        vcdp->fullCData(oldp+9,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size),3);
        vcdp->fullCData(oldp+10,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT___T_36) 
                                  | (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT___T_37))),4);
        vcdp->fullBit(oldp+11,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+12,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied_io_deq_bits_MPORT_data))));
        vcdp->fullQData(oldp+13,((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0)
                                    ? vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data
                                   [vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1]
                                    : VL_ULL(0)) | 
                                  ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_1)
                                    ? ((0U != (0x7ffU 
                                               & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                  >> 5U)))
                                        ? VL_ULL(0)
                                        : ((3U == (3U 
                                                   & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                      >> 3U)))
                                            ? VL_ULL(0x30200073f1402573)
                                            : ((2U 
                                                == 
                                                (3U 
                                                 & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                    >> 3U)))
                                                ? VL_ULL(0x300520738005051b)
                                                : (
                                                   (1U 
                                                    == 
                                                    (3U 
                                                     & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                        >> 3U)))
                                                    ? VL_ULL(0x253734151073)
                                                    : VL_ULL(0x1f515130010051b)))))
                                    : VL_ULL(0)))),64);
        vcdp->fullBit(oldp+15,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+16,((1U & ((~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_full)) 
                                      | (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full))))));
    }
}

void VTestHarness::traceFullThis__19(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+225);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__empty)))));
        vcdp->fullCData(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data),3);
        vcdp->fullCData(oldp+2,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data),2);
        vcdp->fullCData(oldp+3,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data),8);
        vcdp->fullIData(oldp+4,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data),29);
        vcdp->fullCData(oldp+5,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_mask_io_deq_bits_MPORT_data),8);
        vcdp->fullQData(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__ram_data_io_deq_bits_MPORT_data),64);
        vcdp->fullBit(oldp+8,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__full)))));
        vcdp->fullQData(oldp+9,((((QData)((IData)((
                                                   (0xff000000U 
                                                    & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                         ? (IData)(
                                                                   (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                    >> 0x38U))
                                                         : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_7)) 
                                                       << 0x18U)) 
                                                   | ((0xff0000U 
                                                       & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                            ? (IData)(
                                                                      (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                       >> 0x30U))
                                                            : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_6)) 
                                                          << 0x10U)) 
                                                      | ((0xff00U 
                                                          & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                               ? (IData)(
                                                                         (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                          >> 0x28U))
                                                               : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_5)) 
                                                             << 8U)) 
                                                         | (0xffU 
                                                            & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                                ? (IData)(
                                                                          (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                           >> 0x20U))
                                                                : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_4)))))))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((0xff000000U 
                                                                & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                                     ? (IData)(
                                                                               (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                                >> 0x18U))
                                                                     : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_3)) 
                                                                   << 0x18U)) 
                                                               | ((0xff0000U 
                                                                   & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                                        ? (IData)(
                                                                                (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                                >> 0x10U))
                                                                        : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_2)) 
                                                                      << 0x10U)) 
                                                                  | ((0xff00U 
                                                                      & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                                           ? (IData)(
                                                                                (vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata 
                                                                                >> 8U))
                                                                           : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_1)) 
                                                                         << 8U)) 
                                                                     | (0xffU 
                                                                        & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__REG)
                                                                            ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__mem__DOT__mem_ext_0_RW0_rdata)
                                                                            : (IData)(vlTOPp->TestHarness__DOT__ram__DOT__srams__DOT__r_0)))))))))),64);
        vcdp->fullBit(oldp+11,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_out_1_d_ready));
        vcdp->fullBit(oldp+12,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater_io_deq_valid));
        vcdp->fullCData(oldp+13,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater_io_deq_bits_opcode),3);
        vcdp->fullCData(oldp+14,((7U & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater__DOT__full)
                                         ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater__DOT__saved_param)
                                         : (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                            >> 0x12U)))),3);
        vcdp->fullCData(oldp+15,((3U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__aFrag))),2);
    }
}

void VTestHarness::traceFullThis__21(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+241);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_source),8);
        vcdp->fullIData(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address),18);
        vcdp->fullCData(oldp+2,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_mask),8);
        vcdp->fullBit(oldp+3,((1U & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater__DOT__full)
                                      ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater__DOT__saved_corrupt)
                                      : (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                         >> 9U)))));
        vcdp->fullQData(oldp+4,(((0U != (0x7ffU & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                   >> 5U)))
                                  ? VL_ULL(0) : ((3U 
                                                  == 
                                                  (3U 
                                                   & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                      >> 3U)))
                                                  ? VL_ULL(0x30200073f1402573)
                                                  : 
                                                 ((2U 
                                                   == 
                                                   (3U 
                                                    & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                       >> 3U)))
                                                   ? VL_ULL(0x300520738005051b)
                                                   : 
                                                  ((1U 
                                                    == 
                                                    (3U 
                                                     & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                        >> 3U)))
                                                    ? VL_ULL(0x253734151073)
                                                    : VL_ULL(0x1f515130010051b)))))),64);
        vcdp->fullBit(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater_io_enq_ready));
        vcdp->fullBit(oldp+7,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_out_1_a_valid));
        vcdp->fullIData(oldp+8,((0x3ffffU & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                              << 0x16U) 
                                             | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                >> 0xaU)))),18);
        vcdp->fullCData(oldp+9,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_in_d_bits_size),3);
        vcdp->fullCData(oldp+10,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_source) 
                                          >> 4U))),4);
        vcdp->fullBit(oldp+11,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_enq_ready));
        vcdp->fullBit(oldp+12,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_out_0_a_valid));
        vcdp->fullBit(oldp+13,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_out_0_d_ready));
        vcdp->fullBit(oldp+14,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_in_d_valid));
        vcdp->fullCData(oldp+15,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_opcode_io_deq_bits_MPORT_data),3);
        vcdp->fullCData(oldp+16,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param_io_deq_bits_MPORT_data),2);
        vcdp->fullCData(oldp+17,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_in_d_bits_size),3);
        vcdp->fullCData(oldp+18,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source_io_deq_bits_MPORT_data) 
                                          >> 4U))),4);
        vcdp->fullBit(oldp+19,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink_io_deq_bits_MPORT_data));
        vcdp->fullBit(oldp+20,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied_io_deq_bits_MPORT_data));
        vcdp->fullBit(oldp+21,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt_io_deq_bits_MPORT_data));
        vcdp->fullBit(oldp+22,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleOut_0_a_q__DOT__full)))));
        vcdp->fullBit(oldp+23,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_deq_valid));
        vcdp->fullCData(oldp+24,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_deq_bits_opcode),3);
        vcdp->fullCData(oldp+25,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_deq_bits_param),3);
        vcdp->fullCData(oldp+26,((3U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__aFrag))),2);
    }
}

void VTestHarness::traceFullThis__23(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+268);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_out_a_bits_source),8);
        vcdp->fullIData(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_out_a_bits_address),29);
        vcdp->fullCData(oldp+2,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_out_a_bits_mask),8);
        vcdp->fullBit(oldp+3,((1U & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater__DOT__full)
                                      ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater__DOT__saved_corrupt)
                                      : (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[0U] 
                                         >> 9U)))));
        vcdp->fullBit(oldp+4,(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_auto_out_d_ready));
        vcdp->fullBit(oldp+5,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__empty)))));
        vcdp->fullCData(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_size_io_deq_bits_MPORT_data),2);
        vcdp->fullCData(oldp+7,(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_source_io_deq_bits_MPORT_data),8);
        vcdp->fullQData(oldp+8,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__addr_size),64);
        vcdp->fullWData(oldp+10,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__raw_size),66);
        vcdp->fullCData(oldp+13,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__rsize),2);
        vcdp->fullBit(oldp+14,((1U == (0x7fU & ((0x3fU 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_94) 
                                                    + (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_126))) 
                                                + (0x3fU 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_158) 
                                                      + (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_190))))))));
        vcdp->fullCData(oldp+15,(((1U == (0x7fU & (
                                                   (0x3fU 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_94) 
                                                       + (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_126))) 
                                                   + 
                                                   (0x3fU 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_158) 
                                                       + (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT___pow2size_T_190))))))
                                   ? (7U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__addr))
                                   : 0U)),3);
        vcdp->fullIData(oldp+16,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address),32);
        vcdp->fullCData(oldp+17,((7U & (1U | (0xfU 
                                              & ((IData)(1U) 
                                                 << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__rsize)))))),3);
        vcdp->fullBit(oldp+18,((1U & (((IData)(1U) 
                                       << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__rsize)) 
                                      >> 2U))));
        vcdp->fullBit(oldp+19,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address 
                                      >> 2U))));
        vcdp->fullBit(oldp+20,((1U & (~ (vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address 
                                         >> 2U)))));
    }
}

void VTestHarness::traceFullThis__25(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+289);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc));
        vcdp->fullBit(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_1));
        vcdp->fullBit(oldp+2,((1U & (((IData)(1U) << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__rsize)) 
                                     >> 1U))));
        vcdp->fullBit(oldp+3,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address 
                                     >> 1U))));
        vcdp->fullBit(oldp+4,((1U & (~ (vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address 
                                        >> 1U)))));
        vcdp->fullBit(oldp+5,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2));
        vcdp->fullBit(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_2));
        vcdp->fullBit(oldp+7,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3));
        vcdp->fullBit(oldp+8,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_3));
        vcdp->fullBit(oldp+9,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4));
        vcdp->fullBit(oldp+10,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_4));
        vcdp->fullBit(oldp+11,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5));
        vcdp->fullBit(oldp+12,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_5));
        vcdp->fullBit(oldp+13,((1U & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)));
        vcdp->fullBit(oldp+14,((1U & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+15,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+16,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_2) 
                                | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                   & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)))));
        vcdp->fullBit(oldp+17,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)));
        vcdp->fullBit(oldp+18,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_2) 
                                | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                   & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+19,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                                & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+20,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_3) 
                                | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                                   & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)))));
    }
}

void VTestHarness::traceFullThis__27(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+310);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)));
        vcdp->fullBit(oldp+1,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_3) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+2,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                               & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+3,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_4) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)))));
        vcdp->fullBit(oldp+4,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)));
        vcdp->fullBit(oldp+5,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_4) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+6,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                               & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullBit(oldp+7,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_5) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)))));
        vcdp->fullBit(oldp+8,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)));
        vcdp->fullBit(oldp+9,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_5) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))));
        vcdp->fullCData(oldp+10,(((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_5) 
                                    | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                                       & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)) 
                                   << 7U) | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_5) 
                                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_5) 
                                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))) 
                                              << 6U) 
                                             | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_4) 
                                                  | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                                                     & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)) 
                                                 << 5U) 
                                                | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_4) 
                                                     | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_4) 
                                                        & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))) 
                                                    << 4U) 
                                                   | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_3) 
                                                        | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                                                           & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)) 
                                                       << 3U) 
                                                      | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_3) 
                                                           | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_3) 
                                                              & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))) 
                                                          << 2U) 
                                                         | ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_2) 
                                                              | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                                                 & vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address)) 
                                                             << 1U) 
                                                            | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_acc_2) 
                                                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_a_mask_eq_2) 
                                                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__get_acquire_address))))))))))),8);
    }
}

void VTestHarness::traceFullThis__29(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+321);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,(vlTOPp->TestHarness__DOT__ram__DOT__adapter__DOT__rsize),4);
        vcdp->fullBit(oldp+1,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor_io_in_d_valid));
        vcdp->fullCData(oldp+2,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0)
                                  ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param_io_deq_bits_MPORT_data)
                                  : 0U)),3);
        vcdp->fullCData(oldp+3,(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size),4);
        vcdp->fullCData(oldp+4,(((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                   & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink_io_deq_bits_MPORT_data)) 
                                  << 1U) | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                            & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied_io_deq_bits_MPORT_data)))),8);
        vcdp->fullBit(oldp+5,(((1U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__merged_bits_last_counter_1)) 
                               | (0U == ((1U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_opcode))
                                          ? (7U & (~ 
                                                   (0x3ffU 
                                                    & (((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size)) 
                                                       >> 3U))))
                                          : 0U)))));
        vcdp->fullCData(oldp+6,(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data),4);
        vcdp->fullBit(oldp+7,(((1U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__merged_bits_last_counter_4)) 
                               | (0U == ((4U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data))
                                          ? 0U : (7U 
                                                  & (~ 
                                                     (0x3ffffU 
                                                      & (((IData)(0x3fU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                         >> 3U)))))))));
        vcdp->fullBit(oldp+8,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb_io_out_valid));
        vcdp->fullCData(oldp+9,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? 0U : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                           ? 1U : (
                                                   (2U 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                    ? 2U
                                                    : 
                                                   ((1U 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                     ? 3U
                                                     : 4U))))),3);
        vcdp->fullCData(oldp+10,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                   ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data)
                                   : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                       ? 0U : ((2U 
                                                == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                ? 0U
                                                : (
                                                   (1U 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                    ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_opcode)
                                                    : 0U))))),3);
    }
}

void VTestHarness::traceFullThis__31(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+332);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_param_io_deq_bits_MPORT_data)
                                  : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                      ? 0U : ((2U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                               ? 0U
                                               : ((1U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                   ? 
                                                  ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0)
                                                    ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_param_io_deq_bits_MPORT_data)
                                                    : 0U)
                                                   : 0U))))),3);
        vcdp->fullCData(oldp+1,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)
                                  : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                      ? 0U : ((2U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                               ? 0U
                                               : ((1U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                   ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size)
                                                   : 0U))))),4);
        vcdp->fullCData(oldp+2,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data)
                                  : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                      ? 0U : ((2U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                               ? 0U
                                               : ((1U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                   ? 
                                                  ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT___T_36) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT___T_37))
                                                   : 0U))))),4);
        vcdp->fullIData(oldp+3,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data
                                  : 0U)),32);
        vcdp->fullQData(oldp+4,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_data
                                 [vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__value_1]
                                  : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                      ? VL_ULL(0) : 
                                     ((2U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                       ? VL_ULL(0) : 
                                      ((1U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                        ? (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0)
                                             ? vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_data
                                            [vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__value_1]
                                             : VL_ULL(0)) 
                                           | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_1)
                                               ? ((0U 
                                                   != 
                                                   (0x7ffU 
                                                    & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                       >> 5U)))
                                                   ? VL_ULL(0)
                                                   : 
                                                  ((3U 
                                                    == 
                                                    (3U 
                                                     & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                        >> 3U)))
                                                    ? VL_ULL(0x30200073f1402573)
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (3U 
                                                      & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                         >> 3U)))
                                                     ? VL_ULL(0x300520738005051b)
                                                     : 
                                                    ((1U 
                                                      == 
                                                      (3U 
                                                       & (vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1_auto_out_a_bits_address 
                                                          >> 3U)))
                                                      ? VL_ULL(0x253734151073)
                                                      : VL_ULL(0x1f515130010051b)))))
                                               : VL_ULL(0)))
                                        : VL_ULL(0)))))),64);
    }
}

void VTestHarness::traceFullThis__33(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+338);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                ? vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_corrupt
                               [vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__value_1]
                                : ((3U != (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen)) 
                                   & ((2U != (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen)) 
                                      & ((1U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen)) 
                                         & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                            & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_corrupt_io_deq_bits_MPORT_data))))))));
        vcdp->fullCData(oldp+1,(((4U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                  ? vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_mask
                                 [vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__value_1]
                                  : ((3U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                      ? 0U : ((2U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                               ? 0U
                                               : ((1U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb__DOT__chosen))
                                                   ? 
                                                  ((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                                     & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_sink_io_deq_bits_MPORT_data)) 
                                                    << 1U) 
                                                   | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar__DOT__muxStateEarly_0) 
                                                      & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer__DOT__bundleIn_0_d_q__DOT__ram_denied_io_deq_bits_MPORT_data)))
                                                   : 0U))))),8);
        vcdp->fullBit(oldp+2,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__outArb_io_out_bits_last));
        vcdp->fullBit(oldp+3,(((4U != (7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                             >> 0x18U))) 
                               & ((3U == (7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                >> 0x18U)))
                                   ? (~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleIn_0_d_q__DOT__full))
                                   : ((2U != (7U & 
                                              (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                               >> 0x18U))) 
                                      & ((1U != (7U 
                                                 & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                    >> 0x18U))) 
                                         & ((0U == 
                                             (7U & 
                                              (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                               >> 0x18U))) 
                                            & (((0U 
                                                 == 
                                                 (0x10000000U 
                                                  & (0x10000000U 
                                                     ^ 
                                                     ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                       << 0x16U) 
                                                      | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                         >> 0xaU))))) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter__DOT__repeater_io_enq_ready)) 
                                               | ((0U 
                                                   == 
                                                   (0x10000000U 
                                                    & ((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                        << 0x16U) 
                                                       | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                                          >> 0xaU)))) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__fragmenter_1__DOT__repeater_io_enq_ready))))))))));
    }
}

void VTestHarness::traceFullThis__35(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+342);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullCData(oldp+0,((7U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                       >> 0x18U))),3);
        vcdp->fullIData(oldp+1,(((vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                  << 0x16U) | (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[2U] 
                                               >> 0xaU))),32);
        vcdp->fullCData(oldp+2,((7U & (~ (0x3ffU & 
                                          (((IData)(0x3fU) 
                                            << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size)) 
                                           >> 3U))))),3);
        vcdp->fullBit(oldp+3,((1U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_opcode))));
        vcdp->fullCData(oldp+4,(((1U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_opcode))
                                  ? (7U & (~ (0x3ffU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__xbar_auto_in_d_bits_size)) 
                                                 >> 3U))))
                                  : 0U)),3);
        vcdp->fullCData(oldp+5,((7U & (~ (0x3ffffU 
                                          & (((IData)(0x3fU) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                             >> 3U))))),3);
        vcdp->fullBit(oldp+6,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data) 
                                        >> 2U)))));
        vcdp->fullCData(oldp+7,(((4U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data))
                                  ? 0U : (7U & (~ (0x3ffffU 
                                                   & (((IData)(0x3fU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                      >> 3U)))))),3);
        vcdp->fullSData(oldp+8,((0xfffU & (~ (0x7ffffffU 
                                              & ((IData)(0xfffU) 
                                                 << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)))))),12);
        vcdp->fullBit(oldp+9,((0U == (0xfffU & (vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                                & (~ 
                                                   (0x7ffffffU 
                                                    & ((IData)(0xfffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)))))))));
        vcdp->fullCData(oldp+10,((3U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data))),2);
        vcdp->fullCData(oldp+11,((7U & (1U | (0xfU 
                                              & ((IData)(1U) 
                                                 << 
                                                 (3U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data))))))),3);
    }
}

void VTestHarness::traceFullThis__37(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+354);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,((1U & (((IData)(1U) << 
                                      (3U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data))) 
                                     >> 2U))));
        vcdp->fullBit(oldp+1,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                     >> 2U))));
        vcdp->fullBit(oldp+2,((1U & (~ (vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                        >> 2U)))));
        vcdp->fullBit(oldp+3,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc));
        vcdp->fullBit(oldp+4,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_1));
        vcdp->fullBit(oldp+5,((1U & (((IData)(1U) << 
                                      (3U & (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data))) 
                                     >> 1U))));
        vcdp->fullBit(oldp+6,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                     >> 1U))));
        vcdp->fullBit(oldp+7,((1U & (~ (vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data 
                                        >> 1U)))));
        vcdp->fullBit(oldp+8,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_2));
        vcdp->fullBit(oldp+9,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_2));
        vcdp->fullBit(oldp+10,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_3));
        vcdp->fullBit(oldp+11,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_3));
        vcdp->fullBit(oldp+12,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_4));
        vcdp->fullBit(oldp+13,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_4));
        vcdp->fullBit(oldp+14,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_5));
        vcdp->fullBit(oldp+15,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_5));
        vcdp->fullBit(oldp+16,((1U & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)));
        vcdp->fullBit(oldp+17,((1U & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+18,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_2) 
                                & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+19,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_2) 
                                | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_2) 
                                   & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)))));
    }
}

void VTestHarness::traceFullThis__39(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+374);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_2) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)));
        vcdp->fullBit(oldp+1,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_2) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_2) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+2,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_3) 
                               & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+3,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_3) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_3) 
                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)))));
        vcdp->fullBit(oldp+4,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_3) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)));
        vcdp->fullBit(oldp+5,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_3) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_3) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+6,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_4) 
                               & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+7,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_4) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_4) 
                                  & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)))));
        vcdp->fullBit(oldp+8,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_4) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)));
        vcdp->fullBit(oldp+9,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_4) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_4) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+10,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_5) 
                                & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullBit(oldp+11,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_5) 
                                | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_5) 
                                   & (~ vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)))));
    }
}

void VTestHarness::traceFullThis__41(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* oldp = vcdp->oldp(code+386);
    if (false && vcdp && oldp) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(oldp+0,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_5) 
                               & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data)));
        vcdp->fullBit(oldp+1,(((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_acc_5) 
                               | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask_eq_5) 
                                  & vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_address_io_deq_bits_MPORT_data))));
        vcdp->fullCData(oldp+2,(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__mask),8);
        vcdp->fullSData(oldp+3,((0x1ffU & (~ (0xffffffU 
                                              & (((IData)(0xfffU) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data)) 
                                                 >> 3U))))),9);
        vcdp->fullSData(oldp+4,((0x1ffU & (~ (0xffffffU 
                                              & (((IData)(0xfffU) 
                                                  << 
                                                  (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                      >> 0xeU))) 
                                                 >> 3U))))),9);
        vcdp->fullBit(oldp+5,((1U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                     >> 0x15U))));
        vcdp->fullCData(oldp+6,((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT___a_first_T) 
                                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__a_first_counter_1)))
                                  ? (1U | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_opcode_io_deq_bits_MPORT_data) 
                                           << 1U)) : 0U)),4);
        vcdp->fullCData(oldp+7,((((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT___a_first_T) 
                                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__a_first_counter_1)))
                                  ? (1U | ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_size_io_deq_bits_MPORT_data) 
                                           << 1U)) : 0U)),5);
        vcdp->fullBit(oldp+8,((((~ (IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__empty)) 
                                & (0U == (IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__a_first_counter_1))) 
                               & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__buffer_1__DOT__bundleOut_0_a_q__DOT__ram_source_io_deq_bits_MPORT_data) 
                                  == (1U & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                            >> 0xaU))))));
        vcdp->fullCData(oldp+9,((7U & ((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT___a_opcode_lookup_T_1) 
                                       >> 1U))),4);
        vcdp->fullCData(oldp+10,((0x7fU & (((IData)(vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__monitor__DOT__inflight_sizes) 
                                            >> (8U 
                                                & (vlTOPp->TestHarness__DOT__ram__DOT__serdesser__DOT__inDes__DOT___io_out_bits_T[3U] 
                                                   >> 7U))) 
                                           >> 1U))),8);
    }
}
