$date
	Fri Jun  3 14:19:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module c0 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 4 $ out [3:0] $end
$var reg 1 % x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1%
1"
1#
#16
0"
#17
b1 !
b1 $
1"
#18
0"
#19
b11 !
b11 $
1"
#20
0"
#21
b111 !
b111 $
1"
#22
0"
#23
b1111 !
b1111 $
0%
1"
#24
0"
#25
b1110 !
b1110 $
1%
1"
#26
0"
#27
b1101 !
b1101 $
1"
#28
0"
#29
b1011 !
b1011 $
1"
#30
0"
#31
b111 !
b111 $
0%
1"
#32
0"
#33
b1110 !
b1110 $
1"
#34
0"
#35
b1100 !
b1100 $
1%
1"
#36
0"
#37
b1001 !
b1001 $
1"
#38
0"
#39
b11 !
b11 $
0%
1"
#40
0"
#41
b110 !
b110 $
1%
1"
#42
0"
#43
b1101 !
b1101 $
0%
1"
#44
0"
#45
b1010 !
b1010 $
1%
1"
#46
0"
#47
b101 !
b101 $
0%
1"
#48
0"
#49
b1010 !
b1010 $
1"
#50
0"
#51
b100 !
b100 $
1"
#52
0"
#53
b1000 !
b1000 $
1"
#54
0"
#55
b0 !
b0 $
1"
#56
0"
#57
1%
1"
#58
0"
#59
b1 !
b1 $
1"
#60
0"
#61
b11 !
b11 $
1"
#62
0"
#63
b111 !
b111 $
1"
#64
0"
#65
b1111 !
b1111 $
0%
1"
#66
0"
#67
b1110 !
b1110 $
1%
1"
#68
0"
#69
b1101 !
b1101 $
1"
#70
0"
#71
b1011 !
b1011 $
1"
#72
0"
#73
b111 !
b111 $
0%
1"
#74
0"
#75
b1110 !
b1110 $
1"
#76
0"
#77
b1100 !
b1100 $
1%
1"
#78
0"
#79
b1001 !
b1001 $
1"
#80
0"
#81
b11 !
b11 $
0%
1"
#82
0"
#83
b110 !
b110 $
1%
1"
#84
0"
#85
b1101 !
b1101 $
0%
1"
#86
0"
#87
b1010 !
b1010 $
1%
1"
