{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404137522892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404137522893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 16:12:02 2014 " "Processing started: Mon Jun 30 16:12:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404137522893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404137522893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master -c master " "Command: quartus_map --read_settings_files=on --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404137522893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404137523149 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137523184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:03 Progress: Loading master/pll.qsys " "2014.06.30.16:12:03 Progress: Loading master/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137523876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Reading input file " "2014.06.30.16:12:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.06.30.16:12:04 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Parameterizing module clk_0 " "2014.06.30.16:12:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Adding altpll_0 \[altpll 13.0\] " "2014.06.30.16:12:04 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Parameterizing module altpll_0 " "2014.06.30.16:12:04 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Building connections " "2014.06.30.16:12:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Parameterizing connections " "2014.06.30.16:12:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:04 Progress: Validating " "2014.06.30.16:12:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137524905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.16:12:05 Progress: Done reading input file " "2014.06.30.16:12:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137525063 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404137525423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137525697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137526066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137526076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137526106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 1 modules, 0 connections " "Merlin_translator_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137526106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137528289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done pll\" with 2 modules, 2 files, 13320 bytes " "Pll: Done pll\" with 2 modules, 2 files, 13320 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404137528292 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137529136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEAD head SCANCTL2.v(38) " "Verilog HDL Declaration information at SCANCTL2.v(38): object \"HEAD\" differs only in case from object \"head\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404137529141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTX countx SCANCTL2.v(39) " "Verilog HDL Declaration information at SCANCTL2.v(39): object \"COUNTX\" differs only in case from object \"countx\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404137529141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTY county SCANCTL2.v(40) " "Verilog HDL Declaration information at SCANCTL2.v(40): object \"COUNTY\" differs only in case from object \"county\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404137529141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanctl2.v 1 1 " "Found 1 design units, including 1 entities, in source file scanctl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCTL2 " "Found entity 1: SCANCTL2" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/simulation/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/simulation/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/simulation/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529153 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(196) " "Verilog HDL Module Instantiation warning at master.v(196): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 196 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(215) " "Verilog HDL Module Instantiation warning at master.v(215): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 215 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(224) " "Verilog HDL Module Instantiation warning at master.v(224): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 224 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(252) " "Verilog HDL Module Instantiation warning at master.v(252): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 252 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(271) " "Verilog HDL Module Instantiation warning at master.v(271): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 271 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(280) " "Verilog HDL Module Instantiation warning at master.v(280): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 280 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(310) " "Verilog HDL Module Instantiation warning at master.v(310): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 310 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529156 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(329) " "Verilog HDL Module Instantiation warning at master.v(329): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 329 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(338) " "Verilog HDL Module Instantiation warning at master.v(338): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 338 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(369) " "Verilog HDL Module Instantiation warning at master.v(369): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 369 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(388) " "Verilog HDL Module Instantiation warning at master.v(388): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 388 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(397) " "Verilog HDL Module Instantiation warning at master.v(397): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 397 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(409) " "Verilog HDL Module Instantiation warning at master.v(409): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 409 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(423) " "Verilog HDL Module Instantiation warning at master.v(423): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 423 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ADCCTL.v(10) " "Verilog HDL Declaration information at ADCCTL.v(10): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404137529160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcctl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCCTL " "Found entity 1: ADCCTL" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcread.v 1 1 " "Found 1 design units, including 1 entities, in source file adcread.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCREAD " "Found entity 1: ADCREAD" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529165 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(47) " "Verilog HDL Module Instantiation warning at SCANCTL.v(47): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529167 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(56) " "Verilog HDL Module Instantiation warning at SCANCTL.v(56): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529167 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(65) " "Verilog HDL Module Instantiation warning at SCANCTL.v(65): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404137529167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanctl.v 1 1 " "Found 1 design units, including 1 entities, in source file scanctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCTL " "Found entity 1: SCANCTL" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signexpand.v 1 1 " "Found 1 design units, including 1 entities, in source file signexpand.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXPAND " "Found entity 1: SIGNEXPAND" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancount.v 1 1 " "Found 1 design units, including 1 entities, in source file scancount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCOUNT " "Found entity 1: SCANCOUNT" {  } { { "SCANCOUNT.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCOUNT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signexpand_duo.v 1 1 " "Found 1 design units, including 1 entities, in source file signexpand_duo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXPAND_DUO " "Found entity 1: SIGNEXPAND_DUO" {  } { { "SIGNEXPAND_DUO.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND_DUO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllneo.v 1 1 " "Found 1 design units, including 1 entities, in source file pllneo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllneo " "Found entity 1: pllneo" {  } { { "pllneo.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pllneo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529184 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529184 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_a6h2 " "Found entity 3: pll_altpll_0_altpll_a6h2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529184 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404137529184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404137529184 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed master.v(127) " "Verilog HDL Port Declaration warning at master.v(127): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 127 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1404137529185 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A master.v(68) " "HDL info at master.v(68): see declaration for object \"A\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 68 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137529185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404137529221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_vdd master.v(78) " "Verilog HDL or VHDL warning at master.v(78): object \"sign_vdd\" assigned a value but never read" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529223 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sign_o master.v(67) " "Output port \"sign_o\" at master.v(67) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI1 master.v(70) " "Output port \"SDI1\" at master.v(70) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS1 master.v(70) " "Output port \"CS1\" at master.v(70) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI2 master.v(71) " "Output port \"SDI2\" at master.v(71) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI3 master.v(72) " "Output port \"SDI3\" at master.v(72) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI4 master.v(73) " "Output port \"SDI4\" at master.v(73) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404137529224 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "master.v" "pll" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:pll\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\"" {  } { { "pll/simulation/pll.v" "altpll_0" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_a6h2 pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1 " "Elaborating entity \"pll_altpll_0_altpll_a6h2\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u1 " "Elaborating entity \"uart\" for hierarchy \"uart:u1\"" {  } { { "master.v" "u1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529237 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529238 "|master|uart:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTCTL UARTCTL:uc1 " "Elaborating entity \"UARTCTL\" for hierarchy \"UARTCTL:uc1\"" {  } { { "master.v" "uc1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nZeros UARTCTL.v(55) " "Verilog HDL or VHDL warning at UARTCTL.v(55): object \"nZeros\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_3 UARTCTL.v(56) " "Verilog HDL or VHDL warning at UARTCTL.v(56): object \"count_3\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SYNC_UART UARTCTL.v(62) " "Verilog HDL Always Construct warning at UARTCTL.v(62): variable \"SYNC_UART\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_2 UARTCTL.v(82) " "Verilog HDL Always Construct warning at UARTCTL.v(82): variable \"count_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTCTL.v(95) " "Verilog HDL assignment warning at UARTCTL.v(95): truncated value with size 32 to match size of target (4)" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTCTL.v(104) " "Verilog HDL assignment warning at UARTCTL.v(104): truncated value with size 32 to match size of target (8)" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529241 "|master|UARTCTL:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCCTL ADCCTL:adcctl1 " "Elaborating entity \"ADCCTL\" for hierarchy \"ADCCTL:adcctl1\"" {  } { { "master.v" "adcctl1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADCCTL.v(65) " "Verilog HDL assignment warning at ADCCTL.v(65): truncated value with size 32 to match size of target (4)" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529243 "|master|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADCCTL.v(75) " "Verilog HDL assignment warning at ADCCTL.v(75): truncated value with size 32 to match size of target (4)" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529243 "|master|ADCCTL:adcctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCREAD ADCREAD:adcread1 " "Elaborating entity \"ADCREAD\" for hierarchy \"ADCREAD:adcread1\"" {  } { { "master.v" "adcread1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529244 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastFSO ADCREAD.v(52) " "Verilog HDL Always Construct warning at ADCREAD.v(52): variable \"lastFSO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529245 "|master|ADCREAD:adcread1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FSO ADCREAD.v(52) " "Verilog HDL Always Construct warning at ADCREAD.v(52): variable \"FSO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529245 "|master|ADCREAD:adcread1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXPAND SIGNEXPAND:signex1 " "Elaborating entity \"SIGNEXPAND\" for hierarchy \"SIGNEXPAND:signex1\"" {  } { { "master.v" "signex1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529246 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_in SIGNEXPAND.v(24) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable \"signal_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529247 "|master|SIGNEXPAND:signex1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state SIGNEXPAND.v(21) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1404137529247 "|master|SIGNEXPAND:signex1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SIGNEXPAND.v(39) " "Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529247 "|master|SIGNEXPAND:signex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state SIGNEXPAND.v(21) " "Inferred latch for \"next_state\" at SIGNEXPAND.v(21)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404137529247 "|master|SIGNEXPAND:signex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXPAND SIGNEXPAND:signex2 " "Elaborating entity \"SIGNEXPAND\" for hierarchy \"SIGNEXPAND:signex2\"" {  } { { "master.v" "signex2" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529256 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_in SIGNEXPAND.v(24) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable \"signal_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529257 "|master|SIGNEXPAND:signex2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state SIGNEXPAND.v(21) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1404137529257 "|master|SIGNEXPAND:signex2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SIGNEXPAND.v(39) " "Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529257 "|master|SIGNEXPAND:signex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state SIGNEXPAND.v(21) " "Inferred latch for \"next_state\" at SIGNEXPAND.v(21)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404137529257 "|master|SIGNEXPAND:signex2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 MUX32:m4 " "Elaborating entity \"MUX32\" for hierarchy \"MUX32:m4\"" {  } { { "master.v" "m4" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCANCTL2 SCANCTL2:scan1 " "Elaborating entity \"SCANCTL2\" for hierarchy \"SCANCTL2:scan1\"" {  } { { "master.v" "scan1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404137529272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_head SCANCTL2.v(51) " "Verilog HDL Always Construct warning at SCANCTL2.v(51): variable \"counter_head\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529272 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCANCTL2.v(81) " "Verilog HDL assignment warning at SCANCTL2.v(81): truncated value with size 32 to match size of target (1)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529273 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SCANCTL2.v(89) " "Verilog HDL assignment warning at SCANCTL2.v(89): truncated value with size 32 to match size of target (5)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529273 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCANCTL2.v(97) " "Verilog HDL assignment warning at SCANCTL2.v(97): truncated value with size 32 to match size of target (9)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404137529273 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state SCANCTL2.v(109) " "Verilog HDL Always Construct warning at SCANCTL2.v(109): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404137529273 "|master|SCANCTL2:scan1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404137530143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex1\|next_state " "Latch SIGNEXPAND:signex1\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex1\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex1\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404137530170 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404137530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex2\|next_state " "Latch SIGNEXPAND:signex2\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex2\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex2\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404137530170 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404137530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex3\|next_state " "Latch SIGNEXPAND:signex3\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex3\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex3\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404137530170 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404137530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex4\|next_state " "Latch SIGNEXPAND:signex4\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex4\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex4\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404137530171 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404137530171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 28 -1 0 } } { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1404137530175 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1404137530175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sign_o GND " "Pin \"sign_o\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|sign_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign_gnd GND " "Pin \"sign_gnd\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|sign_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI1 VCC " "Pin \"FSI1\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|FSI1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI1 GND " "Pin \"SDI1\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|SDI1"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 GND " "Pin \"CS1\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI2 VCC " "Pin \"FSI2\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|FSI2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI2 GND " "Pin \"SDI2\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|SDI2"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS2 GND " "Pin \"CS2\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|CS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI3 VCC " "Pin \"FSI3\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|FSI3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI3 GND " "Pin \"SDI3\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|SDI3"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS3 GND " "Pin \"CS3\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|CS3"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI4 VCC " "Pin \"FSI4\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|FSI4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI4 GND " "Pin \"SDI4\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|SDI4"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS4 GND " "Pin \"CS4\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|CS4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC VCC " "Pin \"SYNC\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404137530463 "|master|SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1404137530463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404137530623 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1404137531172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg " "Generated suppressed messages file C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1404137531240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404137531379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137531379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx1 " "No output dependent on input pin \"rx1\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137531493 "|master|rx1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx2 " "No output dependent on input pin \"rx2\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137531493 "|master|rx2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx3 " "No output dependent on input pin \"rx3\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137531493 "|master|rx3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx4 " "No output dependent on input pin \"rx4\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404137531493 "|master|rx4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404137531493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404137531493 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404137531493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404137531493 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1404137531493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404137531493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404137531523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 16:12:11 2014 " "Processing ended: Mon Jun 30 16:12:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404137531523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404137531523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404137531523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404137531523 ""}
