Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  9 18:51:35 2024
| Host         : Satish-HP-Pav running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file mkRCA32_methodology_drc_routed.rpt -pb mkRCA32_methodology_drc_routed.pb -rpx mkRCA32_methodology_drc_routed.rpx
| Design       : mkRCA32
| Device       : xc7s50csga324-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 102
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 102        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EN_start relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on RST_N relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on start_cin relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on start_in1[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on start_in1[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on start_in1[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on start_in1[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on start_in1[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on start_in1[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on start_in1[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on start_in1[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on start_in1[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on start_in1[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on start_in1[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on start_in1[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on start_in1[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on start_in1[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on start_in1[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on start_in1[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on start_in1[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on start_in1[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on start_in1[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on start_in1[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on start_in1[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on start_in1[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on start_in1[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on start_in1[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on start_in1[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on start_in1[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on start_in1[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on start_in1[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on start_in1[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on start_in1[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on start_in1[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on start_in1[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on start_in2[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on start_in2[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on start_in2[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on start_in2[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on start_in2[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on start_in2[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on start_in2[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on start_in2[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on start_in2[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on start_in2[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on start_in2[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on start_in2[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on start_in2[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on start_in2[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on start_in2[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on start_in2[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on start_in2[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on start_in2[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on start_in2[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on start_in2[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on start_in2[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on start_in2[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on start_in2[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on start_in2[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on start_in2[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on start_in2[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on start_in2[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on start_in2[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on start_in2[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on start_in2[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on start_in2[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on start_in2[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on RDY_overflow relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on overflow relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on return_carry relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on return_sum[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on return_sum[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on return_sum[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on return_sum[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on return_sum[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on return_sum[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on return_sum[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on return_sum[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on return_sum[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on return_sum[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on return_sum[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on return_sum[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on return_sum[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on return_sum[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on return_sum[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on return_sum[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on return_sum[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on return_sum[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on return_sum[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on return_sum[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on return_sum[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on return_sum[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on return_sum[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on return_sum[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on return_sum[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on return_sum[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on return_sum[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on return_sum[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on return_sum[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on return_sum[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on return_sum[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on return_sum[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>


