# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     426608262195229697       # Set this to the ID of your Wokwi project (the number from the project's URL)
  title:        "Full Adder Circuit Test"      # Project title
  author:       "Blessing Esochaghi"      # Your name
  discord:      "still._.here"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A full adder circuit connected to logic that turns on a 7 segment display"      # One line description of what your project does
  language:     "Wokwi" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

#Wire            	Meaning	      Suggested       Name
#First bit (LSB)	Sum bit       0	              A
#Second bit      	Sum bit       1	              B
#Third bit	      Sum bit       2	              C
#Fourth bit (MSB)	Sum bit       3	              D


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "I1"
  ui[1]: "I2"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: "I7"

  # Outputs
  uo[0]: "(B AND NOT D) OR (C AND A)"
  uo[1]: "(A AND C) OR (B AND NOT C) OR (NOT A AND NOT B AND D)"
  uo[2]: "(NOT C AND B) OR (A AND D)"
  uo[3]: "(B AND NOT D) OR (NOT A AND C) OR (B AND A AND NOT C)"
  uo[4]: "(NOT B AND A) OR (NOT C AND D)"
  uo[5]: ""
  uo[6]: "(NOT C AND B) OR (NOT D AND A) OR (B AND D AND NOT A)"
  uo[7]: "(C AND NOT A) OR (B AND NOT D) OR (NOT B AND NOT C AND D)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
