
---------- Begin Simulation Statistics ----------
final_tick                                68274856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67528604                       # Number of bytes of host memory used
host_seconds                                  1072.42                       # Real time elapsed on the host
host_tick_rate                               63664075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.068275                       # Number of seconds simulated
sim_ticks                                 68274856500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 247802625                       # number of cc regfile reads
system.cpu.cc_regfile_writes                122518279                       # number of cc regfile writes
system.cpu.committedInsts::0                100000004                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000001                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200000005                       # Number of Instructions Simulated
system.cpu.committedOps::0                  189056788                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  189056781                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              378113569                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.365497                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.365497                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.682749                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  10791670                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6405215                       # number of floating regfile writes
system.cpu.idleCycles                           68161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1974190                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              22849282                       # Number of branches executed
system.cpu.iew.exec_branches::1              22863109                       # Number of branches executed
system.cpu.iew.exec_branches::total          45712391                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.021364                       # Inst execution rate
system.cpu.iew.exec_refs::0                  42234804                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  42207483                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              84442287                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                16736741                       # Number of stores executed
system.cpu.iew.exec_stores::1                16748695                       # Number of stores executed
system.cpu.iew.exec_stores::total            33485436                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11312651                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              54223414                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             35202259                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           441828584                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           25498063                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           25458788                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       50956851                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2654877                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             412566385                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 125145                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22810                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1736212                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                418785                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3236                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1424655                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         549535                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              237758234                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              237761996                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          475520230                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  205867201                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  205697910                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              411565111                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.611648                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.611100                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.611374                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              145424270                       # num instructions producing a value
system.cpu.iew.wb_producers::1              145296438                       # num instructions producing a value
system.cpu.iew.wb_producers::total          290720708                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.507636                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.506396                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.014031                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   205924850                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   205755277                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               411680127                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                634710632                       # number of integer regfile reads
system.cpu.int_regfile_writes               328175021                       # number of integer regfile writes
system.cpu.ipc::0                            0.732334                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.732334                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.464668                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1776779      0.85%      0.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             159050543     75.94%     76.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               993444      0.47%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                803901      0.38%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              494026      0.24%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  456      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                97828      0.05%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               479431      0.23%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1267836      0.61%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                118      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25567560     12.21%     90.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16186624      7.73%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1265189      0.60%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1458886      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              209442679                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1767979      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             158872342     75.92%     76.77% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               994897      0.48%     77.25% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                803898      0.38%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              508200      0.24%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  473      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                97833      0.05%     77.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               448345      0.21%     78.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1256330      0.60%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                119      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               4      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              2      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25714771     12.29%     91.02% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            16138088      7.71%     98.74% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1185973      0.57%     99.30% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1460084      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              209249390                       # Type of FU issued
system.cpu.iq.FU_type::total                418692069      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                17403383                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            28192928                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     10099121                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13649062                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                118157059                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                117718958                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            235876017                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.282205                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.281159                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.563364                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               132793837     56.30%     56.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1237107      0.52%     56.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 7120782      3.02%     59.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                601185      0.25%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    25      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    841      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  80318      0.03%     60.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     42      0.00%     60.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                1187716      0.50%     60.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1560878      0.66%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  253      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 8      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               56090236     23.78%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              35202785     14.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              869011326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1423885299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    401465990                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         491897750                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  441828271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 418692069                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        63715009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6945138                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     96490085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     136481553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.067756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.980819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23732407     17.39%     17.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14280194     10.46%     27.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12979261      9.51%     37.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14817662     10.86%     48.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31528615     23.10%     71.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28490911     20.88%     92.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9366503      6.86%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1055666      0.77%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              230334      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136481553                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.066224                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            814236                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           145120                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             27159759                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17584164                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            816131                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           144989                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             27063655                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            17618095                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               180708653                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        136549714                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  128                       # Number of system calls
system.cpu.workload1.numSyscalls                  128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       350601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        767255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1075011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2150707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1161                       # Total number of snoops made to the snoop filter.
sim_insts                                   200000005                       # Number of instructions simulated
sim_ops                                     378113569                       # Number of ops (including micro ops) simulated
host_inst_rate                                 186493                       # Simulator instruction rate (inst/s)
host_op_rate                                   352578                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                55927707                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46426775                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2259451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20833365                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19615917                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.156258                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2336452                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1405305                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             997832                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           407473                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          620                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        59535715                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1726499                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    136243278                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.775282                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.004390                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        48989868     35.96%     35.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        18388044     13.50%     49.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         9748665      7.16%     56.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15342232     11.26%     67.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         6200357      4.55%     72.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6238379      4.58%     77.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5101631      3.74%     80.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2274426      1.67%     82.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23959676     17.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    136243278                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000004                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000001                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200000005                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           189056788                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           189056781                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       378113569                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 38145142                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38145142                       # Number of memory references committed
system.cpu.commit.memRefs::total             76290284                       # Number of memory references committed
system.cpu.commit.loads::0                   22524406                       # Number of loads committed
system.cpu.commit.loads::1                   22524406                       # Number of loads committed
system.cpu.commit.loads::total               45048812                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       32                       # Number of memory barriers committed
system.cpu.commit.membars::1                       32                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                21608764                       # Number of branches committed
system.cpu.commit.branches::1                21608763                       # Number of branches committed
system.cpu.commit.branches::total            43217527                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8630668                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                185704110                       # Number of committed integer instructions.
system.cpu.commit.integer::1                185704103                       # Number of committed integer instructions.
system.cpu.commit.integer::total            371408213                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1974792                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145602541     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913989      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21806378     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    189056788                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    145602534     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       913989      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21806378     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    189056781                       # Class of committed instruction
system.cpu.commit.committedInstType::total    378113569      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23959676                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     76475047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76475047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76475047                       # number of overall hits
system.cpu.dcache.overall_hits::total        76475047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       957362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         957362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       957362                       # number of overall misses
system.cpu.dcache.overall_misses::total        957362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42754935357                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42754935357                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42754935357                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42754935357                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     77432409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     77432409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     77432409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     77432409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44659.110511                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44659.110511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44659.110511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44659.110511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       231018                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7575                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.497426                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       770618                       # number of writebacks
system.cpu.dcache.writebacks::total            770618                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       186571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       186571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       186571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       186571                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       770791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       770791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       770791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       770791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36552033357                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36552033357                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36552033357                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36552033357                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47421.458420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47421.458420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47421.458420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47421.458420                       # average overall mshr miss latency
system.cpu.dcache.replacements                 102289                       # number of replacements
system.cpu.dcache.expired                      668329                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     45742983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45742983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       427712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        427712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13441893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13441893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     46170695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46170695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31427.439492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31427.439492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       167994                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       167994                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       259718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       259718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8369195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8369195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32224.162361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32224.162361                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     30732064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30732064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       529650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29313042357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29313042357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     31261714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31261714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55344.175129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55344.175129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       511073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       511073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28182838357                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28182838357                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55144.447774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55144.447774                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           183.158538                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            77245838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            770791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.216321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   183.158538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.357732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.357732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         620230063                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        620230063                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 42300614                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              71694537                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 144897300                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              12334443                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1736212                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19068541                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                540379                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              452941629                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               9770756                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    51026440                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    33513034                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1997280                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1487740                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2245365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      260738249                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    55927707                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22950201                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     131707164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2269310                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  89459968                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 56407                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      630                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           136481553                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.473469                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.535107                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                  2527854      1.85%      1.85% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  66806003     48.95%     50.80% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  67147696     49.20%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             136481553                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          136481553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.595845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.870783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 36278609     26.58%     26.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7925876      5.81%     32.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8292944      6.08%     38.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14557076     10.67%     49.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11698447      8.57%     57.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 16361164     11.99%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 14010465     10.27%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8934619      6.55%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18422353     13.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            136481553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.409578                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.909475                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     89153459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         89153459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     89153459                       # number of overall hits
system.cpu.icache.overall_hits::total        89153459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       306507                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         306507                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       306507                       # number of overall misses
system.cpu.icache.overall_misses::total        306507                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2680053999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2680053999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2680053999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2680053999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     89459966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     89459966                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     89459966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     89459966                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003426                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8743.859028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8743.859028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8743.859028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8743.859028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       304393                       # number of writebacks
system.cpu.icache.writebacks::total            304393                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1602                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       304905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       304905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       304905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       304905                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2484639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2484639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2484639500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2484639500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003408                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003408                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003408                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003408                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8148.897197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8148.897197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8148.897197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8148.897197                       # average overall mshr miss latency
system.cpu.icache.replacements                 304393                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     89153459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        89153459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       306507                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        306507                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2680053999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2680053999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     89459966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     89459966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8743.859028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8743.859028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       304905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       304905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2484639500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2484639500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8148.897197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8148.897197                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.907774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            89458364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            304905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            293.397498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.907774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         715984633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        715984633                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    89460758                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2614                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2384247                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4635353                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                12896                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1926                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1963428                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                33692                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2338612                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4539249                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 9907                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1310                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1997359                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                31227                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   3048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  68274856500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1736212                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 53503996                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                40604462                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3902                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 146811356                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              30303178                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              444714833                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3029476                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             160884                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             132068                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         292952                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             2570569                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             2908429                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         5478998                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  75                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  64                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             139                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             9508726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             9580310                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        19089036                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      2707892                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      3403058                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      6110950                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           496226667                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1164802550                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                680299875                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12385934                       # Number of floating rename lookups
system.cpu.rename.committedMaps             419413857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 76812793                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      76                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18650812                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2083611162                       # The number of ROB reads
system.cpu.rob.writes                       883676007                       # The number of ROB writes
system.cpu.thread21856.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread21856.numOps               189056781                       # Number of Ops committed
system.cpu.thread21856.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               301991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               357080                       # number of demand (read+write) hits
system.l2.demand_hits::total                   659071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              301991                       # number of overall hits
system.l2.overall_hits::.cpu.data              357080                       # number of overall hits
system.l2.overall_hits::total                  659071                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             413711                       # number of demand (read+write) misses
system.l2.demand_misses::total                 416625                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2914                       # number of overall misses
system.l2.overall_misses::.cpu.data            413711                       # number of overall misses
system.l2.overall_misses::total                416625                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    204889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32938652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33143542000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    204889500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32938652500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33143542000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           304905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           770791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1075696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          304905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          770791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1075696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.536736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.387307                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.536736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.387307                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70312.113933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79617.540989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79552.456046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70312.113933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79617.540989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79552.456046                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              342612                       # number of writebacks
system.l2.writebacks::total                    342612                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        413711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            416625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       413711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           416654                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    187405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30456386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30643792000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    187405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30456386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1946467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30645738467                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.536736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.387307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.536736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64312.113933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73617.540989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73552.456046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64312.113933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73617.540989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67119.551724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73552.008302                       # average overall mshr miss latency
system.l2.replacements                         351762                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       685523                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           685523                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       685523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       685523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       389470                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           389470                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       389470                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       389470                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           29                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             29                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1946467                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1946467                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67119.551724                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67119.551724                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            184256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          327135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              327135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26212429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26212429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        511391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            511391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.639696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80127.253275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80127.253275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       327135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         327135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  24249619000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24249619000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.639696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74127.253275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74127.253275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         301991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             301991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    204889500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    204889500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       304905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         304905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70312.113933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70312.113933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    187405500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    187405500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64312.113933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64312.113933                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        172824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        86576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           86576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6726223500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6726223500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       259400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        259400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.333755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77691.548466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77691.548466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        86576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        86576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6206767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6206767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.333755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.333755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71691.548466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71691.548466                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      32                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  32                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    64                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 61992.659191                       # Cycle average of tags in use
system.l2.tags.total_refs                     2150718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    417298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.153914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.291153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       574.742486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61315.114060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.511492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.935594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         65534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        45592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000031                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34828322                       # Number of tag accesses
system.l2.tags.data_accesses                 34828322                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    171299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    206753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003202311652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         9651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         9651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             594129                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            161712                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     208346                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    171299                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   208346                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  171299                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   115                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.88                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     54.03                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               208346                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              171299                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 116294                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  84231                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4800                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     94                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  6875                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  6975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  8872                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  9729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  9747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  9740                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  9792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  9823                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  9829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 10054                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 10677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 10946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  9663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  9652                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  9651                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  9651                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  9652                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         9651                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.575070                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.917547                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   205.736191                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         9650     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         9651                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         9651                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.743446                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.700164                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.234427                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2704     28.02%     28.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              54      0.56%     28.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            4436     45.96%     74.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2099     21.75%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             220      2.28%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             114      1.18%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              15      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               9      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         9651                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   7360                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               13334144                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10963136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   195.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   160.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  68273901000                       # Total gap between requests
system.mem_ctrls0.avgGap                    179836.17                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        93632                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     13232192                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          960                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks     10959488                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 1371397.975768722594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 193807686.728715449572                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 14060.813148688201                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 160520117.680510997772                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1463                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       206868                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           15                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       171299                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     38337748                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   7471471493                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       497300                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3591974855787                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     26204.89                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     36117.10                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     33153.33                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  20969035.75                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        93632                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     13239552                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     13334144                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        93632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        93632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks     10963136                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total     10963136                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1463                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       206868                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        208346                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       171299                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       171299                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      1371398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    193915486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        14061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       195300945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      1371398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      1371398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    160573549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      160573549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    160573549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      1371398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    193915486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        14061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      355874494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              208231                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             171242                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         6429                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         6560                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         6508                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         6560                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         6485                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         6477                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         6561                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         6759                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         6582                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         6449                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         6510                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         6456                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         6466                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         6592                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         6446                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         6457                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         6646                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         7045                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         6502                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         6439                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         6495                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         6434                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         6396                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         6498                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         6547                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         6315                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         6445                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         6391                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         6501                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         6445                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         6401                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         6434                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         5314                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         5471                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         5447                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         5339                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         5295                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         5296                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         5381                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         5359                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         5488                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         5249                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         5306                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         5270                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         5351                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         5426                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         5282                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         5332                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         5304                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         5322                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         5318                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         5262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         5295                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         5323                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         5346                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5442                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         5416                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         5265                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         5447                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         5391                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         5403                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         5403                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         5363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         5336                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3867929889                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            693825692                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        7510306541                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               18575.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          36067.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             125650                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             46092                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           60.34                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          26.92                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       207731                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   116.912122                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    98.604388                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev    92.273223                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127       107296     51.65%     51.65% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        82616     39.77%     91.42% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        10644      5.12%     96.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         3741      1.80%     98.35% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         2047      0.99%     99.33% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          878      0.42%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          204      0.10%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           54      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          251      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       207731                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             13326784                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten          10959488                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             195.193146                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             160.520118                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   1.85                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              45.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   324577876.895993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   431522126.078390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  438706223.289567                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 321749808.575998                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 12148376412.915184                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 48672492556.261917                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 7171753030.847935                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 69509178034.867249                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1018.078713                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  10741360345                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3069150000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  54464346155                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   323283594.815994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   429801394.646392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  437179330.291163                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 321862563.456000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 12148376412.915184                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 48694228662.340454                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 7155051841.996762                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 69509783800.464355                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1018.087585                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  10715354625                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   3069150000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  54490351875                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    171313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    206745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003126589652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             594025                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            161698                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     208308                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    171313                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   208308                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  171313                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    98                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.88                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     54.04                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               208308                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              171313                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 116259                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  84068                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   4894                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2691                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    210                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  6953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  8812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  9731                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  9740                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  9752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  9765                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  9821                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  9871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 10054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 10645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 11010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  9664                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  9653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  9650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  9650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  9652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         9650                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.575544                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.909696                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   205.367563                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         9649     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9650                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9650                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.747150                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.703246                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.243620                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2723     28.22%     28.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              42      0.44%     28.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            4401     45.61%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2097     21.73%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             239      2.48%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             128      1.33%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              11      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               9      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9650                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   6272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               13331712                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            10964032                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   195.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   160.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  68272488000                       # Total gap between requests
system.mem_ctrls1.avgGap                    179843.81                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        92864                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     13231680                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks     10960640                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 1360149.325249772053                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 193800187.628369480371                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 13123.425605442320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 160536990.656289428473                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1451                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       206843                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       171313                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     39467814                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   7474041323                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       371534                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3593336513205                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27200.42                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     36133.89                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     26538.14                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  20975270.49                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        92864                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     13237952                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     13331712                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks     10964032                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total     10964032                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1451                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       206843                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        208308                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       171313                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       171313                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      1360149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    193892052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        13123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       195265324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      1360149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      1360149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    160586672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      160586672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    160586672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      1360149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    193892052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        13123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      355851997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              208210                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             171260                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         6403                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         6596                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         6516                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         6514                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         6488                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         6517                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         6619                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         6735                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         6635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         6445                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         6481                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         6468                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         6403                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         6599                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         6434                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         6447                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         6669                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         7133                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         6489                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         6478                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         6510                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         6478                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         6418                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         6516                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         6464                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         6262                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         6412                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         6359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         6505                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         6470                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         6348                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         6399                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         5291                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         5539                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         5418                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         5336                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         5304                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         5385                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         5462                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         5363                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         5503                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         5234                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         5292                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         5283                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         5304                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         5407                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         5256                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         5299                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         5319                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         5381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         5346                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         5257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         5290                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         5331                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         5349                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5435                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         5381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         5221                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         5397                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         5366                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         5393                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         5453                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         5339                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         5326                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             3871871351                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            693755720                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        7513880671                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               18595.99                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          36087.99                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             124887                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             46213                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           59.98                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          26.98                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       208370                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   116.552671                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    98.505527                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev    91.203063                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127       107586     51.63%     51.63% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        82933     39.80%     91.43% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        10913      5.24%     96.67% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         3725      1.79%     98.46% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         1904      0.91%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          810      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          192      0.09%     99.85% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           58      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          249      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       208370                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             13325440                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten          10960640                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             195.173460                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             160.536991                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   1.85                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              45.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   325494789.983993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   432741150.273592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  438718842.239966                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 322012903.295998                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 12148376412.915184                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 48653594394.551781                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 7186273652.275129                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 69507212145.537674                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1018.049919                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  10763443626                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3069150000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  54442262874                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   324359564.255992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   431231882.222392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  437078378.687964                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 321667121.663999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 12148376412.915184                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 48780220499.841331                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 7088979017.702374                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 69531912877.291046                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1018.411703                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  10613488618                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   3069150000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  54592217882                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89519                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       342612                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7989                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327135                       # Transaction distribution
system.membus.trans_dist::ReadExResp           327135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       592014                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       591895                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1183909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1183909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     24297280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     24295744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     48593024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48593024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            416654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  416654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              416654                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1119092204                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1118860726                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2200997771                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            564305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1028135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       389488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9150                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           511391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          511391                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        304905                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       259400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       914203                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2312200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3226403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     38995072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     98650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              137645248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          351807                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21927168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1427503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1426324     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1179      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1427503                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  68274856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2150364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         457384945                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1156296280                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
