_00:  addi  r1, r0, 3   # r1 = 3
_04:  addi  r2, r0, 4   # r2 = 4
_08:  addi  r3, r0, 1   # r3 = 1
_0C:  sw    r1, 4(r0)   # A[1] = r1 = 3
_10:  add   r4, r1, r1  # r4 = r1 + r1 = 6
_14:  or    r6, r1, r2  # r6 = r1 | r2 = 7
_18:  and   r7, r1, r3  # r7 = r1 & r3 = 1
_1C:  sub   r5, r4, r2  # r5 = r4 - r2 = 2
_20:  slt   r8, r1, r2  # r8 = r1 < r2 = 1
_24:  beq   r1, r2, begin  # false
_28:  lw    r10, 4(r0)  # r10 = A[1] = 3


# Register
R0  = 0, R1  = 3, R2  = 4, R3  = 1, R4  = 6, R5  = 2, R6  = 7, R7  = 1
R8  = 1, R9  = 0, R10 = 3, R11 = 0, R12 = 0, R13 = 0, R14 = 0, R15 = 0
R16 = 0, R17 = 0, R18 = 0, R19 = 0, R20 = 0, R21 = 0, R22 = 0, R23 = 0
R24 = 0, R25 = 0, R26 = 0, R27 = 0, R28 = 0, R29 = 0, R30 = 0, R31 = 0

# Memory
m0  = 0, m1  = 3, m2  = 0, m3  = 0, m4  = 0, m5  = 0, m6  = 0, m7  = 0
m8  = 0, m9  = 0, m10 = 0, m11 = 0, m12 = 0, m13 = 0, m14 = 0, m15 = 0
m16 = 0, m17 = 0, m18 = 0, m19 = 0, m20 = 0, m21 = 0, m22 = 0, m23 = 0
m24 = 0, m25 = 0, m26 = 0, m27 = 0, m28 = 0, m29 = 0, m30 = 0, m31 = 0
