ncverilog: 08.10-p002: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	08.10-p002: Started on Sep 02, 2009 at 10:08:07 CST
ncverilog
	mem_test.v
	mem.v
file: mem_test.v
	module worklib.memtest:v
		errors: 0, warnings: 0
file: mem.v
	module worklib.mem:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mem:v <0x0ad6e6e1>
			streams:   2, words:   114
		worklib.memtest:v <0x715df4f0>
			streams:   7, words:  1495
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Resolved nets:           0       1
		Registers:               7       7
		Scalar wires:            2       -
		Vectored wires:          4       -
		Always blocks:           1       1
		Initial blocks:          1       1
		Cont. assignments:       2       2
		Pseudo assignments:      3       3
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.memtest:v
Loading snapshot worklib.memtest:v .................... Done
ncsim> source /usr/cad/cadence/IUS/cur/tools/inca/files/ncsimrc
ncsim> run

   Setting all memory cells to zero...   0.0 ns

   Reading from one memory address...  64.0 ns

   Setting all memory cells to alternating patterns...  84.0 ns

   Doing block read from five memory addresses... 158.0 ns

   Completed Memory Tests With 0 Errors!

Simulation complete via $finish(1) at time 173 NS + 0
./mem_test.v:87       $finish;
ncsim> exit
TOOL:	ncverilog	08.10-p002: Exiting on Sep 02, 2009 at 10:08:09 CST  (total: 00:00:02)
