

================================================================
== Vitis HLS Report for 'fir_n11_maxi'
================================================================
* Date:           Sat Sep 30 01:36:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_master_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 15 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 16 'load' 'an32Coef_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 17 [1/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 17 'load' 'an32Coef_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 18 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 19 'load' 'an32Coef_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 20 [1/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 20 'load' 'an32Coef_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 21 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 22 'load' 'an32Coef_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 23 [1/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 23 'load' 'an32Coef_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 24 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 25 'load' 'an32Coef_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 26 [1/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 26 'load' 'an32Coef_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 27 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 28 'load' 'an32Coef_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 29 [1/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 29 'load' 'an32Coef_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 30 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [2/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 31 'load' 'an32Coef_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 32 [1/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 32 'load' 'an32Coef_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 33 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 34 'load' 'an32Coef_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 35 [1/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 35 'load' 'an32Coef_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 36 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [2/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 37 'load' 'an32Coef_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 0.67>
ST_9 : Operation 38 [1/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 38 'load' 'an32Coef_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 39 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [2/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 40 'load' 'an32Coef_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 41 [1/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 41 'load' 'an32Coef_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 42 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 43 'load' 'an32Coef_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 44 [1/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 44 'load' 'an32Coef_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 0" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 45 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr_10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 46 'load' 'an32Coef_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 2.01>
ST_12 : Operation 47 [1/1] (1.00ns)   --->   "%regXferLeng_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regXferLeng" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 47 'read' 'regXferLeng_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 48 [1/1] (1.00ns)   --->   "%pn32HPOutput_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pn32HPOutput" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 48 'read' 'pn32HPOutput_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 49 [1/1] (1.00ns)   --->   "%pn32HPInput_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pn32HPInput" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 49 'read' 'pn32HPInput_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %regXferLeng_read" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln16 = add i33 %zext_ln16, i33 3" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 51 'add' 'add_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln16_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln16, i32 2, i32 32" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 52 'partselect' 'lshr_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr_10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 53 'load' 'an32Coef_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pn32HPInput_read, i32 2, i32 63" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 54 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pn32HPOutput_read, i32 2, i32 63" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 55 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 56 [2/2] (7.30ns)   --->   "%call_ln30 = call void @fir_n11_maxi_Pipeline_XFER_LOOP, i32 %gmem, i62 %trunc_ln30_1, i62 %trunc_ln18_1, i31 %lshr_ln16_cast, i64 %pn32HPInput_read, i31 %lshr_ln16_cast, i32 %an32Coef_load, i32 %an32Coef_load_1, i32 %an32Coef_load_2, i32 %an32Coef_load_3, i32 %an32Coef_load_4, i32 %an32Coef_load_5, i32 %an32Coef_load_6, i32 %an32Coef_load_7, i32 %an32Coef_load_8, i32 %an32Coef_load_9, i32 %an32Coef_load_10, i64 %pn32HPOutput_read, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 56 'call' 'call_ln30' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPInput, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPInput, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPOutput, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPOutput, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_5, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %an32Coef"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regXferLeng"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln30 = call void @fir_n11_maxi_Pipeline_XFER_LOOP, i32 %gmem, i62 %trunc_ln30_1, i62 %trunc_ln18_1, i31 %lshr_ln16_cast, i64 %pn32HPInput_read, i31 %lshr_ln16_cast, i32 %an32Coef_load, i32 %an32Coef_load_1, i32 %an32Coef_load_2, i32 %an32Coef_load_3, i32 %an32Coef_load_4, i32 %an32Coef_load_5, i32 %an32Coef_load_6, i32 %an32Coef_load_7, i32 %an32Coef_load_8, i32 %an32Coef_load_9, i32 %an32Coef_load_10, i64 %pn32HPOutput_read, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 72 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [hls_FIRN11MAXI/FIR.cpp:34]   --->   Operation 73 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('an32Coef_addr', hls_FIRN11MAXI/FIR.cpp:28) [37]  (0 ns)
	'load' operation ('an32Coef_load', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [38]  (0.677 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [38]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_1', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [40]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_2', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [42]  (0.677 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_3', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [44]  (0.677 ns)

 <State 6>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_4', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [46]  (0.677 ns)

 <State 7>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_5', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [48]  (0.677 ns)

 <State 8>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_6', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [50]  (0.677 ns)

 <State 9>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_7', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [52]  (0.677 ns)

 <State 10>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_8', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [54]  (0.677 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'load' operation ('an32Coef_load_9', hls_FIRN11MAXI/FIR.cpp:28) on array 'an32Coef' [56]  (0.677 ns)

 <State 12>: 2.02ns
The critical path consists of the following:
	s_axi read operation ('regXferLeng_read', hls_FIRN11MAXI/FIR.cpp:4) on port 'regXferLeng' (hls_FIRN11MAXI/FIR.cpp:4) [31]  (1 ns)
	'add' operation ('add_ln16', hls_FIRN11MAXI/FIR.cpp:16) [35]  (1.02 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln30', hls_FIRN11MAXI/FIR.cpp:30) to 'fir_n11_maxi_Pipeline_XFER_LOOP' [61]  (7.3 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
