









.IFDEF C_EQU0_EN
L_CHK_EQU_EVT:
 LDA EQU_EVT_EN_FG
 BIT #C_EQU_EVT_EN1_BIT
 BEQ L_CHK_EQU_EVT_END
 AND EQU_EVT_OV_FG
 BNE L_CHK_EQU_EVT_S10 
 
L_CHK_EQU_EVT_END:
 LDA #0
 RTS
L_CHK_EQU_EVT_S10:
 LDA #1
 RTS






































 .IFDEF C_WIPER_EN
L_CHK_EQU_WIPER: 
 M_CHK_EQU_NEXT L_EQU_NEXT
 M_CHK_WIPER_PATTEND L_WP1_PATTEND
 LDA #0
 RTS

L_EQU_NEXT:
 M_EQU_NEXT_JMP L_EQU_NRL_NEXT,L_EQU_NRL_NEXT

L_CHKFG_J1:
 LDA #1
 RTS

L_EQU_NRL_NEXT: 
 JSR BK0_PLAY_EQU_NEXT
 BNE L_CHKFG_J1

L_EQU_WP1_PATTEND:
 LDA #2
 RTS
L_WP1_PATTEND:
 M_CHK_EQU_WP1_PATTEND_EVT L_EQU_NRL_NEXT,L_EQU_WP1_PATTEND
 LDA #1
 RTS
 .ENDIF 
.ENDIF




L_CLR_PWOFF_FG:
 MR_DET_PWOFF_FG
 BEQ L_CLR_PWOFF_FG_END
 MR_CLR_PWOFF_FG
 
L_CLR_PWOFF_FG_END: 
 RTS

