################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 23:36:51 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./system_top_spyglass/cdc/cdc_verify_struct/spyglass_reports/clock-reset/Glitch_detailed.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : Summary of Ac_glitch03 Sources in the design
#
################################################################################
Dest. Name, Dest. Clocks,Source Name,Source Type,Source Clocks,Multiple source domains,Synchronous signals convergence,Source reconvergence, Gray-encoding check 
SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0],"SYSTEM_TOP.REF_CLK",SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0],Async,"SYSTEM_TOP.UART_CLK",no,NA,yes,DISABLED
SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0],"SYSTEM_TOP.REF_CLK",SYSTEM_TOP.U0_UART.U0_RX.stp_chk_inst.stp_err,Async,"SYSTEM_TOP.UART_CLK",no,NA,no,DISABLED
SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:0],"SYSTEM_TOP.REF_CLK",SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3:2],Async,"SYSTEM_TOP.TX_CLK",no,NA,no,DISABLED
SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:0],"SYSTEM_TOP.TX_CLK",SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3:2],Async,"SYSTEM_TOP.REF_CLK",no,NA,no,DISABLED
