// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_sign_and_quantize_ap_int_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_val,
        input_1_val,
        input_2_val,
        input_3_val,
        input_4_val,
        input_5_val,
        input_6_val,
        input_7_val,
        input_8_val,
        input_9_val,
        input_10_val,
        input_11_val,
        input_12_val,
        input_13_val,
        input_14_val,
        input_15_val,
        input_16_val,
        input_17_val,
        input_18_val,
        input_19_val,
        input_20_val,
        input_21_val,
        input_22_val,
        input_23_val,
        input_24_val,
        input_25_val,
        input_26_val,
        input_27_val,
        input_28_val,
        input_29_val,
        input_30_val,
        input_31_val,
        input_32_val,
        input_33_val,
        input_34_val,
        input_35_val,
        input_36_val,
        input_37_val,
        input_38_val,
        input_39_val,
        input_40_val,
        input_41_val,
        input_42_val,
        input_43_val,
        input_44_val,
        input_45_val,
        input_46_val,
        input_47_val,
        input_48_val,
        input_49_val,
        input_50_val,
        input_51_val,
        input_52_val,
        input_53_val,
        input_54_val,
        input_55_val,
        input_56_val,
        input_57_val,
        input_58_val,
        input_59_val,
        input_60_val,
        input_61_val,
        input_62_val,
        input_63_val,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] input_0_val;
input  [8:0] input_1_val;
input  [8:0] input_2_val;
input  [8:0] input_3_val;
input  [8:0] input_4_val;
input  [8:0] input_5_val;
input  [8:0] input_6_val;
input  [8:0] input_7_val;
input  [8:0] input_8_val;
input  [8:0] input_9_val;
input  [8:0] input_10_val;
input  [8:0] input_11_val;
input  [8:0] input_12_val;
input  [8:0] input_13_val;
input  [8:0] input_14_val;
input  [8:0] input_15_val;
input  [8:0] input_16_val;
input  [8:0] input_17_val;
input  [8:0] input_18_val;
input  [8:0] input_19_val;
input  [8:0] input_20_val;
input  [8:0] input_21_val;
input  [8:0] input_22_val;
input  [8:0] input_23_val;
input  [8:0] input_24_val;
input  [8:0] input_25_val;
input  [8:0] input_26_val;
input  [8:0] input_27_val;
input  [8:0] input_28_val;
input  [8:0] input_29_val;
input  [8:0] input_30_val;
input  [8:0] input_31_val;
input  [8:0] input_32_val;
input  [8:0] input_33_val;
input  [8:0] input_34_val;
input  [8:0] input_35_val;
input  [8:0] input_36_val;
input  [8:0] input_37_val;
input  [8:0] input_38_val;
input  [8:0] input_39_val;
input  [8:0] input_40_val;
input  [8:0] input_41_val;
input  [8:0] input_42_val;
input  [8:0] input_43_val;
input  [8:0] input_44_val;
input  [8:0] input_45_val;
input  [8:0] input_46_val;
input  [8:0] input_47_val;
input  [8:0] input_48_val;
input  [8:0] input_49_val;
input  [8:0] input_50_val;
input  [8:0] input_51_val;
input  [8:0] input_52_val;
input  [8:0] input_53_val;
input  [8:0] input_54_val;
input  [8:0] input_55_val;
input  [8:0] input_56_val;
input  [8:0] input_57_val;
input  [8:0] input_58_val;
input  [8:0] input_59_val;
input  [8:0] input_60_val;
input  [8:0] input_61_val;
input  [8:0] input_62_val;
input  [8:0] input_63_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln89_2_fu_754_p2;
reg   [0:0] icmp_ln89_2_reg_3446;
wire   [31:0] select_ln89_3_fu_810_p3;
reg   [31:0] select_ln89_3_reg_3451;
wire   [31:0] select_ln89_7_fu_950_p3;
reg   [31:0] select_ln89_7_reg_3456;
wire   [0:0] or_ln89_2_fu_970_p2;
reg   [0:0] or_ln89_2_reg_3462;
wire   [0:0] icmp_ln89_8_fu_976_p2;
reg   [0:0] icmp_ln89_8_reg_3468;
reg   [7:0] tmp_1_reg_3474;
wire   [22:0] trunc_ln90_2_fu_992_p1;
reg   [22:0] trunc_ln90_2_reg_3479;
wire   [0:0] icmp_ln89_9_fu_996_p2;
reg   [0:0] icmp_ln89_9_reg_3484;
wire   [0:0] or_ln89_26_fu_1008_p2;
reg   [0:0] or_ln89_26_reg_3490;
wire   [0:0] icmp_ln89_34_fu_1050_p2;
reg   [0:0] icmp_ln89_34_reg_3495;
wire   [31:0] select_ln89_43_fu_1106_p3;
reg   [31:0] select_ln89_43_reg_3500;
wire   [31:0] select_ln89_47_fu_1246_p3;
reg   [31:0] select_ln89_47_reg_3505;
wire   [0:0] or_ln89_33_fu_1266_p2;
reg   [0:0] or_ln89_33_reg_3511;
wire   [0:0] icmp_ln89_40_fu_1272_p2;
reg   [0:0] icmp_ln89_40_reg_3517;
reg   [7:0] tmp_35_reg_3523;
wire   [22:0] trunc_ln90_27_fu_1288_p1;
reg   [22:0] trunc_ln90_27_reg_3528;
wire   [0:0] icmp_ln89_41_fu_1292_p2;
reg   [0:0] icmp_ln89_41_reg_3533;
wire   [0:0] or_ln93_14_fu_1304_p2;
reg   [0:0] or_ln93_14_reg_3539;
wire   [31:0] select_ln89_16_fu_1580_p3;
reg   [31:0] select_ln89_16_reg_3544;
wire    ap_CS_fsm_state2;
wire   [0:0] or_ln89_9_fu_1630_p2;
reg   [0:0] or_ln89_9_reg_3549;
wire   [31:0] select_ln89_18_fu_1636_p3;
reg   [31:0] select_ln89_18_reg_3554;
wire   [0:0] icmp_ln89_16_fu_1644_p2;
reg   [0:0] icmp_ln89_16_reg_3559;
reg   [15:0] tmp_13_reg_3565;
wire   [14:0] trunc_ln90_10_fu_1660_p1;
reg   [14:0] trunc_ln90_10_reg_3570;
wire   [0:0] icmp_ln89_17_fu_1664_p2;
reg   [0:0] icmp_ln89_17_reg_3575;
wire   [31:0] select_ln89_56_fu_1940_p3;
reg   [31:0] select_ln89_56_reg_3581;
wire   [0:0] or_ln89_40_fu_1990_p2;
reg   [0:0] or_ln89_40_reg_3586;
wire   [31:0] select_ln89_58_fu_1996_p3;
reg   [31:0] select_ln89_58_reg_3591;
wire   [0:0] icmp_ln89_48_fu_2004_p2;
reg   [0:0] icmp_ln89_48_reg_3596;
reg   [15:0] tmp_43_reg_3602;
wire   [14:0] trunc_ln90_35_fu_2020_p1;
reg   [14:0] trunc_ln90_35_reg_3607;
wire   [0:0] icmp_ln89_49_fu_2024_p2;
reg   [0:0] icmp_ln89_49_reg_3612;
wire   [0:0] icmp_ln89_18_fu_2075_p2;
reg   [0:0] icmp_ln89_18_reg_3618;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln89_19_fu_2113_p2;
reg   [0:0] icmp_ln89_19_reg_3623;
wire   [31:0] select_ln89_22_fu_2143_p3;
reg   [31:0] select_ln89_22_reg_3628;
wire   [31:0] select_ln89_26_fu_2295_p3;
reg   [31:0] select_ln89_26_reg_3633;
wire   [0:0] or_ln89_12_fu_2315_p2;
reg   [0:0] or_ln89_12_reg_3638;
wire   [0:0] icmp_ln89_24_fu_2321_p2;
reg   [0:0] icmp_ln89_24_reg_3644;
wire   [31:0] select_ln89_28_fu_2351_p3;
reg   [31:0] select_ln89_28_reg_3649;
wire   [0:0] icmp_ln89_25_fu_2359_p2;
reg   [0:0] icmp_ln89_25_reg_3654;
reg   [24:0] tmp_22_reg_3660;
wire   [5:0] trunc_ln90_19_fu_2375_p1;
reg   [5:0] trunc_ln90_19_reg_3665;
wire   [0:0] icmp_ln89_26_fu_2379_p2;
reg   [0:0] icmp_ln89_26_reg_3670;
wire   [0:0] icmp_ln89_27_fu_2385_p2;
reg   [0:0] icmp_ln89_27_reg_3676;
wire   [0:0] icmp_ln89_50_fu_2436_p2;
reg   [0:0] icmp_ln89_50_reg_3682;
wire   [0:0] icmp_ln89_51_fu_2474_p2;
reg   [0:0] icmp_ln89_51_reg_3687;
wire   [31:0] select_ln89_62_fu_2504_p3;
reg   [31:0] select_ln89_62_reg_3692;
wire   [31:0] select_ln89_66_fu_2656_p3;
reg   [31:0] select_ln89_66_reg_3697;
wire   [0:0] or_ln89_43_fu_2676_p2;
reg   [0:0] or_ln89_43_reg_3702;
wire   [0:0] icmp_ln89_56_fu_2682_p2;
reg   [0:0] icmp_ln89_56_reg_3708;
wire   [31:0] select_ln89_68_fu_2712_p3;
reg   [31:0] select_ln89_68_reg_3713;
wire   [0:0] icmp_ln89_57_fu_2720_p2;
reg   [0:0] icmp_ln89_57_reg_3718;
reg   [24:0] tmp_52_reg_3724;
wire   [5:0] trunc_ln90_44_fu_2736_p1;
reg   [5:0] trunc_ln90_44_reg_3729;
wire   [0:0] icmp_ln89_58_fu_2740_p2;
reg   [0:0] icmp_ln89_58_reg_3734;
wire   [0:0] icmp_ln89_59_fu_2746_p2;
reg   [0:0] icmp_ln89_59_reg_3740;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln89_fu_718_p2;
wire   [0:0] icmp_ln89_1_fu_732_p2;
wire   [31:0] select_ln90_fu_738_p3;
wire   [31:0] select_ln89_fu_724_p3;
wire   [31:0] select_ln89_1_fu_746_p3;
wire   [1:0] tmp_fu_760_p4;
wire   [31:0] or_ln_fu_770_p3;
wire   [31:0] select_ln89_2_fu_778_p3;
wire   [2:0] tmp_2_fu_792_p4;
wire   [0:0] icmp_ln89_3_fu_786_p2;
wire   [31:0] or_ln90_1_fu_802_p3;
wire   [3:0] tmp_4_fu_824_p4;
wire   [0:0] icmp_ln89_4_fu_818_p2;
wire   [31:0] or_ln90_2_fu_834_p3;
wire   [31:0] select_ln89_4_fu_842_p3;
wire   [4:0] tmp_6_fu_856_p4;
wire   [0:0] icmp_ln89_5_fu_850_p2;
wire   [31:0] or_ln90_3_fu_866_p3;
wire   [31:0] select_ln89_5_fu_874_p3;
wire   [5:0] tmp_8_fu_888_p4;
wire   [24:0] trunc_ln90_fu_898_p1;
wire   [0:0] icmp_ln89_6_fu_882_p2;
wire   [31:0] or_ln90_4_fu_902_p4;
wire   [31:0] select_ln89_6_fu_912_p3;
wire   [6:0] tmp_s_fu_926_p4;
wire   [23:0] trunc_ln90_1_fu_936_p1;
wire   [0:0] icmp_ln89_7_fu_920_p2;
wire   [31:0] or_ln90_5_fu_940_p4;
wire   [0:0] or_ln89_1_fu_964_p2;
wire   [0:0] or_ln89_fu_958_p2;
wire   [0:0] or_ln89_25_fu_1002_p2;
wire   [0:0] icmp_ln89_32_fu_1014_p2;
wire   [0:0] icmp_ln89_33_fu_1028_p2;
wire   [31:0] select_ln90_1_fu_1034_p3;
wire   [31:0] select_ln89_40_fu_1020_p3;
wire   [31:0] select_ln89_41_fu_1042_p3;
wire   [1:0] tmp_29_fu_1056_p4;
wire   [31:0] or_ln90_29_fu_1066_p3;
wire   [31:0] select_ln89_42_fu_1074_p3;
wire   [2:0] tmp_30_fu_1088_p4;
wire   [0:0] icmp_ln89_35_fu_1082_p2;
wire   [31:0] or_ln90_30_fu_1098_p3;
wire   [3:0] tmp_31_fu_1120_p4;
wire   [0:0] icmp_ln89_36_fu_1114_p2;
wire   [31:0] or_ln90_31_fu_1130_p3;
wire   [31:0] select_ln89_44_fu_1138_p3;
wire   [4:0] tmp_32_fu_1152_p4;
wire   [0:0] icmp_ln89_37_fu_1146_p2;
wire   [31:0] or_ln90_32_fu_1162_p3;
wire   [31:0] select_ln89_45_fu_1170_p3;
wire   [5:0] tmp_33_fu_1184_p4;
wire   [24:0] trunc_ln90_25_fu_1194_p1;
wire   [0:0] icmp_ln89_38_fu_1178_p2;
wire   [31:0] or_ln90_33_fu_1198_p4;
wire   [31:0] select_ln89_46_fu_1208_p3;
wire   [6:0] tmp_34_fu_1222_p4;
wire   [23:0] trunc_ln90_26_fu_1232_p1;
wire   [0:0] icmp_ln89_39_fu_1216_p2;
wire   [31:0] or_ln90_34_fu_1236_p4;
wire   [0:0] or_ln89_32_fu_1260_p2;
wire   [0:0] or_ln89_31_fu_1254_p2;
wire   [0:0] or_ln93_13_fu_1298_p2;
wire   [31:0] or_ln90_6_fu_1315_p4;
wire   [31:0] select_ln89_9_fu_1323_p3;
wire   [8:0] tmp_3_fu_1329_p4;
wire   [21:0] trunc_ln90_3_fu_1339_p1;
wire   [31:0] or_ln90_7_fu_1343_p4;
wire   [31:0] select_ln89_10_fu_1353_p3;
wire   [9:0] tmp_5_fu_1366_p4;
wire   [20:0] trunc_ln90_4_fu_1376_p1;
wire   [0:0] icmp_ln89_10_fu_1360_p2;
wire   [31:0] or_ln90_8_fu_1380_p4;
wire   [31:0] select_ln89_11_fu_1390_p3;
wire   [10:0] tmp_7_fu_1404_p4;
wire   [19:0] trunc_ln90_5_fu_1414_p1;
wire   [0:0] icmp_ln89_11_fu_1398_p2;
wire   [31:0] or_ln90_9_fu_1418_p4;
wire   [31:0] select_ln89_12_fu_1428_p3;
wire   [11:0] tmp_9_fu_1442_p4;
wire   [18:0] trunc_ln90_6_fu_1452_p1;
wire   [0:0] icmp_ln89_12_fu_1436_p2;
wire   [31:0] or_ln90_s_fu_1456_p4;
wire   [31:0] select_ln89_13_fu_1466_p3;
wire   [12:0] tmp_10_fu_1480_p4;
wire   [17:0] trunc_ln90_7_fu_1490_p1;
wire   [0:0] icmp_ln89_13_fu_1474_p2;
wire   [31:0] or_ln90_10_fu_1494_p4;
wire   [31:0] select_ln89_14_fu_1504_p3;
wire   [13:0] tmp_11_fu_1518_p4;
wire   [16:0] trunc_ln90_8_fu_1528_p1;
wire   [0:0] icmp_ln89_14_fu_1512_p2;
wire   [31:0] or_ln90_11_fu_1532_p4;
wire   [31:0] select_ln89_15_fu_1542_p3;
wire   [14:0] tmp_12_fu_1556_p4;
wire   [15:0] trunc_ln90_9_fu_1566_p1;
wire   [0:0] icmp_ln89_15_fu_1550_p2;
wire   [31:0] or_ln90_12_fu_1570_p4;
wire   [0:0] or_ln89_4_fu_1594_p2;
wire   [0:0] or_ln89_3_fu_1588_p2;
wire   [0:0] or_ln89_5_fu_1600_p2;
wire   [0:0] or_ln89_7_fu_1620_p2;
wire   [0:0] or_ln89_8_fu_1625_p2;
wire   [0:0] or_ln89_6_fu_1614_p2;
wire   [31:0] select_ln89_17_fu_1606_p3;
wire   [31:0] select_ln89_8_fu_1310_p3;
wire   [31:0] or_ln90_35_fu_1675_p4;
wire   [31:0] select_ln89_49_fu_1683_p3;
wire   [8:0] tmp_36_fu_1689_p4;
wire   [21:0] trunc_ln90_28_fu_1699_p1;
wire   [31:0] or_ln90_36_fu_1703_p4;
wire   [31:0] select_ln89_50_fu_1713_p3;
wire   [9:0] tmp_37_fu_1726_p4;
wire   [20:0] trunc_ln90_29_fu_1736_p1;
wire   [0:0] icmp_ln89_42_fu_1720_p2;
wire   [31:0] or_ln90_37_fu_1740_p4;
wire   [31:0] select_ln89_51_fu_1750_p3;
wire   [10:0] tmp_38_fu_1764_p4;
wire   [19:0] trunc_ln90_30_fu_1774_p1;
wire   [0:0] icmp_ln89_43_fu_1758_p2;
wire   [31:0] or_ln90_38_fu_1778_p4;
wire   [31:0] select_ln89_52_fu_1788_p3;
wire   [11:0] tmp_39_fu_1802_p4;
wire   [18:0] trunc_ln90_31_fu_1812_p1;
wire   [0:0] icmp_ln89_44_fu_1796_p2;
wire   [31:0] or_ln90_39_fu_1816_p4;
wire   [31:0] select_ln89_53_fu_1826_p3;
wire   [12:0] tmp_40_fu_1840_p4;
wire   [17:0] trunc_ln90_32_fu_1850_p1;
wire   [0:0] icmp_ln89_45_fu_1834_p2;
wire   [31:0] or_ln90_40_fu_1854_p4;
wire   [31:0] select_ln89_54_fu_1864_p3;
wire   [13:0] tmp_41_fu_1878_p4;
wire   [16:0] trunc_ln90_33_fu_1888_p1;
wire   [0:0] icmp_ln89_46_fu_1872_p2;
wire   [31:0] or_ln90_41_fu_1892_p4;
wire   [31:0] select_ln89_55_fu_1902_p3;
wire   [14:0] tmp_42_fu_1916_p4;
wire   [15:0] trunc_ln90_34_fu_1926_p1;
wire   [0:0] icmp_ln89_47_fu_1910_p2;
wire   [31:0] or_ln90_42_fu_1930_p4;
wire   [0:0] or_ln89_35_fu_1954_p2;
wire   [0:0] or_ln89_34_fu_1948_p2;
wire   [0:0] or_ln89_36_fu_1960_p2;
wire   [0:0] or_ln89_38_fu_1980_p2;
wire   [0:0] or_ln89_39_fu_1985_p2;
wire   [0:0] or_ln89_37_fu_1974_p2;
wire   [31:0] select_ln89_57_fu_1966_p3;
wire   [31:0] select_ln89_48_fu_1670_p3;
wire   [31:0] or_ln90_13_fu_2030_p4;
wire   [31:0] select_ln89_19_fu_2038_p3;
wire   [16:0] tmp_14_fu_2044_p4;
wire   [13:0] trunc_ln90_11_fu_2054_p1;
wire   [31:0] or_ln90_14_fu_2058_p4;
wire   [31:0] select_ln89_20_fu_2068_p3;
wire   [17:0] tmp_15_fu_2081_p4;
wire   [12:0] trunc_ln90_12_fu_2091_p1;
wire   [31:0] or_ln90_15_fu_2095_p4;
wire   [31:0] select_ln89_21_fu_2105_p3;
wire   [18:0] tmp_16_fu_2119_p4;
wire   [11:0] trunc_ln90_13_fu_2129_p1;
wire   [31:0] or_ln90_16_fu_2133_p4;
wire   [19:0] tmp_17_fu_2157_p4;
wire   [10:0] trunc_ln90_14_fu_2167_p1;
wire   [0:0] icmp_ln89_20_fu_2151_p2;
wire   [31:0] or_ln90_17_fu_2171_p4;
wire   [31:0] select_ln89_23_fu_2181_p3;
wire   [20:0] tmp_18_fu_2195_p4;
wire   [9:0] trunc_ln90_15_fu_2205_p1;
wire   [0:0] icmp_ln89_21_fu_2189_p2;
wire   [31:0] or_ln90_18_fu_2209_p4;
wire   [31:0] select_ln89_24_fu_2219_p3;
wire   [21:0] tmp_19_fu_2233_p4;
wire   [8:0] trunc_ln90_16_fu_2243_p1;
wire   [0:0] icmp_ln89_22_fu_2227_p2;
wire   [31:0] or_ln90_19_fu_2247_p4;
wire   [31:0] select_ln89_25_fu_2257_p3;
wire   [22:0] tmp_20_fu_2271_p4;
wire   [7:0] trunc_ln90_17_fu_2281_p1;
wire   [0:0] icmp_ln89_23_fu_2265_p2;
wire   [31:0] or_ln90_20_fu_2285_p4;
wire   [0:0] or_ln89_11_fu_2309_p2;
wire   [0:0] or_ln89_10_fu_2303_p2;
wire   [23:0] tmp_21_fu_2327_p4;
wire   [6:0] trunc_ln90_18_fu_2337_p1;
wire   [31:0] or_ln90_21_fu_2341_p4;
wire   [31:0] or_ln90_43_fu_2391_p4;
wire   [31:0] select_ln89_59_fu_2399_p3;
wire   [16:0] tmp_44_fu_2405_p4;
wire   [13:0] trunc_ln90_36_fu_2415_p1;
wire   [31:0] or_ln90_44_fu_2419_p4;
wire   [31:0] select_ln89_60_fu_2429_p3;
wire   [17:0] tmp_45_fu_2442_p4;
wire   [12:0] trunc_ln90_37_fu_2452_p1;
wire   [31:0] or_ln90_45_fu_2456_p4;
wire   [31:0] select_ln89_61_fu_2466_p3;
wire   [18:0] tmp_46_fu_2480_p4;
wire   [11:0] trunc_ln90_38_fu_2490_p1;
wire   [31:0] or_ln90_46_fu_2494_p4;
wire   [19:0] tmp_47_fu_2518_p4;
wire   [10:0] trunc_ln90_39_fu_2528_p1;
wire   [0:0] icmp_ln89_52_fu_2512_p2;
wire   [31:0] or_ln90_47_fu_2532_p4;
wire   [31:0] select_ln89_63_fu_2542_p3;
wire   [20:0] tmp_48_fu_2556_p4;
wire   [9:0] trunc_ln90_40_fu_2566_p1;
wire   [0:0] icmp_ln89_53_fu_2550_p2;
wire   [31:0] or_ln90_48_fu_2570_p4;
wire   [31:0] select_ln89_64_fu_2580_p3;
wire   [21:0] tmp_49_fu_2594_p4;
wire   [8:0] trunc_ln90_41_fu_2604_p1;
wire   [0:0] icmp_ln89_54_fu_2588_p2;
wire   [31:0] or_ln90_49_fu_2608_p4;
wire   [31:0] select_ln89_65_fu_2618_p3;
wire   [22:0] tmp_50_fu_2632_p4;
wire   [7:0] trunc_ln90_42_fu_2642_p1;
wire   [0:0] icmp_ln89_55_fu_2626_p2;
wire   [31:0] or_ln90_50_fu_2646_p4;
wire   [0:0] or_ln89_42_fu_2670_p2;
wire   [0:0] or_ln89_41_fu_2664_p2;
wire   [23:0] tmp_51_fu_2688_p4;
wire   [6:0] trunc_ln90_43_fu_2698_p1;
wire   [31:0] or_ln90_51_fu_2702_p4;
wire   [31:0] or_ln90_22_fu_2757_p4;
wire   [31:0] select_ln89_29_fu_2765_p3;
wire   [25:0] tmp_23_fu_2771_p4;
wire   [4:0] trunc_ln90_20_fu_2781_p1;
wire   [31:0] or_ln90_23_fu_2785_p4;
wire   [31:0] select_ln89_30_fu_2795_p3;
wire   [26:0] tmp_24_fu_2802_p4;
wire   [3:0] trunc_ln90_21_fu_2812_p1;
wire   [31:0] or_ln90_24_fu_2816_p4;
wire   [31:0] select_ln89_31_fu_2826_p3;
wire   [27:0] tmp_25_fu_2839_p4;
wire   [2:0] trunc_ln90_22_fu_2849_p1;
wire   [0:0] icmp_ln89_28_fu_2833_p2;
wire   [31:0] or_ln90_25_fu_2853_p4;
wire   [31:0] select_ln89_32_fu_2863_p3;
wire   [28:0] tmp_26_fu_2877_p4;
wire   [1:0] trunc_ln90_23_fu_2887_p1;
wire   [0:0] icmp_ln89_29_fu_2871_p2;
wire   [31:0] or_ln90_26_fu_2891_p4;
wire   [31:0] select_ln89_33_fu_2901_p3;
wire   [29:0] tmp_27_fu_2915_p4;
wire   [0:0] trunc_ln90_24_fu_2925_p1;
wire   [0:0] icmp_ln89_30_fu_2909_p2;
wire   [31:0] or_ln90_27_fu_2929_p4;
wire   [31:0] select_ln89_34_fu_2939_p3;
wire   [30:0] tmp_28_fu_2953_p4;
wire   [0:0] icmp_ln89_31_fu_2947_p2;
wire   [31:0] or_ln90_28_fu_2963_p3;
wire   [0:0] or_ln89_14_fu_2985_p2;
wire   [0:0] or_ln89_13_fu_2979_p2;
wire   [0:0] or_ln89_15_fu_2991_p2;
wire   [31:0] select_ln89_35_fu_2971_p3;
wire   [0:0] or_ln89_17_fu_3009_p2;
wire   [0:0] or_ln89_18_fu_3014_p2;
wire   [0:0] or_ln89_16_fu_3005_p2;
wire   [0:0] or_ln89_19_fu_3019_p2;
wire   [31:0] select_ln89_36_fu_2997_p3;
wire   [31:0] select_ln89_27_fu_2752_p3;
wire   [0:0] or_ln89_20_fu_3033_p2;
wire   [0:0] or_ln89_22_fu_3042_p2;
wire   [0:0] or_ln89_23_fu_3047_p2;
wire   [0:0] or_ln89_21_fu_3037_p2;
wire   [0:0] or_ln89_24_fu_3052_p2;
wire   [31:0] select_ln89_37_fu_3025_p3;
wire   [0:0] or_ln89_28_fu_3069_p2;
wire   [0:0] or_ln89_27_fu_3065_p2;
wire   [0:0] or_ln89_29_fu_3074_p2;
wire   [0:0] or_ln89_30_fu_3080_p2;
wire   [31:0] select_ln89_38_fu_3058_p3;
wire   [31:0] or_ln90_52_fu_3098_p4;
wire   [31:0] select_ln89_69_fu_3106_p3;
wire   [25:0] tmp_53_fu_3112_p4;
wire   [4:0] trunc_ln90_45_fu_3122_p1;
wire   [31:0] or_ln90_53_fu_3126_p4;
wire   [31:0] select_ln89_70_fu_3136_p3;
wire   [26:0] tmp_54_fu_3143_p4;
wire   [3:0] trunc_ln90_46_fu_3153_p1;
wire   [31:0] or_ln90_54_fu_3157_p4;
wire   [31:0] select_ln89_71_fu_3167_p3;
wire   [27:0] tmp_55_fu_3180_p4;
wire   [2:0] trunc_ln90_47_fu_3190_p1;
wire   [0:0] icmp_ln89_60_fu_3174_p2;
wire   [31:0] or_ln90_55_fu_3194_p4;
wire   [31:0] select_ln89_72_fu_3204_p3;
wire   [28:0] tmp_56_fu_3218_p4;
wire   [1:0] trunc_ln90_48_fu_3228_p1;
wire   [0:0] icmp_ln89_61_fu_3212_p2;
wire   [31:0] or_ln90_56_fu_3232_p4;
wire   [31:0] select_ln89_73_fu_3242_p3;
wire   [29:0] tmp_57_fu_3256_p4;
wire   [0:0] trunc_ln90_49_fu_3266_p1;
wire   [0:0] icmp_ln89_62_fu_3250_p2;
wire   [31:0] or_ln90_57_fu_3270_p4;
wire   [31:0] select_ln89_74_fu_3280_p3;
wire   [30:0] tmp_58_fu_3294_p4;
wire   [0:0] icmp_ln89_63_fu_3288_p2;
wire   [31:0] or_ln90_58_fu_3304_p3;
wire   [0:0] or_ln93_5_fu_3326_p2;
wire   [0:0] or_ln93_fu_3320_p2;
wire   [0:0] or_ln93_1_fu_3332_p2;
wire   [31:0] select_ln89_75_fu_3312_p3;
wire   [0:0] or_ln93_7_fu_3350_p2;
wire   [0:0] or_ln93_8_fu_3355_p2;
wire   [0:0] or_ln93_6_fu_3346_p2;
wire   [0:0] or_ln93_2_fu_3360_p2;
wire   [31:0] select_ln93_fu_3338_p3;
wire   [31:0] select_ln89_67_fu_3093_p3;
wire   [0:0] or_ln93_9_fu_3374_p2;
wire   [0:0] or_ln93_11_fu_3383_p2;
wire   [0:0] or_ln93_12_fu_3388_p2;
wire   [0:0] or_ln93_10_fu_3378_p2;
wire   [0:0] or_ln93_3_fu_3393_p2;
wire   [31:0] select_ln93_1_fu_3366_p3;
wire   [0:0] or_ln93_16_fu_3410_p2;
wire   [0:0] or_ln93_15_fu_3406_p2;
wire   [0:0] or_ln93_17_fu_3415_p2;
wire   [0:0] or_ln93_4_fu_3421_p2;
wire   [31:0] select_ln93_2_fu_3399_p3;
wire   [31:0] select_ln89_39_fu_3085_p3;
wire   [31:0] select_ln93_3_fu_3426_p3;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_return_0_preg <= select_ln89_39_fu_3085_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_return_1_preg <= select_ln93_3_fu_3426_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln89_16_reg_3559 <= icmp_ln89_16_fu_1644_p2;
        icmp_ln89_17_reg_3575 <= icmp_ln89_17_fu_1664_p2;
        icmp_ln89_48_reg_3596 <= icmp_ln89_48_fu_2004_p2;
        icmp_ln89_49_reg_3612 <= icmp_ln89_49_fu_2024_p2;
        or_ln89_40_reg_3586 <= or_ln89_40_fu_1990_p2;
        or_ln89_9_reg_3549 <= or_ln89_9_fu_1630_p2;
        select_ln89_16_reg_3544[31 : 16] <= select_ln89_16_fu_1580_p3[31 : 16];
        select_ln89_18_reg_3554[31 : 16] <= select_ln89_18_fu_1636_p3[31 : 16];
        select_ln89_56_reg_3581[31 : 16] <= select_ln89_56_fu_1940_p3[31 : 16];
        select_ln89_58_reg_3591[31 : 16] <= select_ln89_58_fu_1996_p3[31 : 16];
        tmp_13_reg_3565 <= {{select_ln89_16_fu_1580_p3[31:16]}};
        tmp_43_reg_3602 <= {{select_ln89_56_fu_1940_p3[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln89_18_reg_3618 <= icmp_ln89_18_fu_2075_p2;
        icmp_ln89_19_reg_3623 <= icmp_ln89_19_fu_2113_p2;
        icmp_ln89_24_reg_3644 <= icmp_ln89_24_fu_2321_p2;
        icmp_ln89_25_reg_3654 <= icmp_ln89_25_fu_2359_p2;
        icmp_ln89_26_reg_3670 <= icmp_ln89_26_fu_2379_p2;
        icmp_ln89_27_reg_3676 <= icmp_ln89_27_fu_2385_p2;
        icmp_ln89_50_reg_3682 <= icmp_ln89_50_fu_2436_p2;
        icmp_ln89_51_reg_3687 <= icmp_ln89_51_fu_2474_p2;
        icmp_ln89_56_reg_3708 <= icmp_ln89_56_fu_2682_p2;
        icmp_ln89_57_reg_3718 <= icmp_ln89_57_fu_2720_p2;
        icmp_ln89_58_reg_3734 <= icmp_ln89_58_fu_2740_p2;
        icmp_ln89_59_reg_3740 <= icmp_ln89_59_fu_2746_p2;
        or_ln89_12_reg_3638 <= or_ln89_12_fu_2315_p2;
        or_ln89_43_reg_3702 <= or_ln89_43_fu_2676_p2;
        select_ln89_22_reg_3628[31 : 12] <= select_ln89_22_fu_2143_p3[31 : 12];
        select_ln89_26_reg_3633[31 : 8] <= select_ln89_26_fu_2295_p3[31 : 8];
        select_ln89_28_reg_3649[31 : 7] <= select_ln89_28_fu_2351_p3[31 : 7];
        select_ln89_62_reg_3692[31 : 12] <= select_ln89_62_fu_2504_p3[31 : 12];
        select_ln89_66_reg_3697[31 : 8] <= select_ln89_66_fu_2656_p3[31 : 8];
        select_ln89_68_reg_3713[31 : 7] <= select_ln89_68_fu_2712_p3[31 : 7];
        tmp_22_reg_3660 <= {{select_ln89_28_fu_2351_p3[31:7]}};
        tmp_52_reg_3724 <= {{select_ln89_68_fu_2712_p3[31:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln89_2_reg_3446 <= icmp_ln89_2_fu_754_p2;
        icmp_ln89_34_reg_3495 <= icmp_ln89_34_fu_1050_p2;
        icmp_ln89_40_reg_3517 <= icmp_ln89_40_fu_1272_p2;
        icmp_ln89_41_reg_3533 <= icmp_ln89_41_fu_1292_p2;
        icmp_ln89_8_reg_3468 <= icmp_ln89_8_fu_976_p2;
        icmp_ln89_9_reg_3484 <= icmp_ln89_9_fu_996_p2;
        or_ln89_26_reg_3490 <= or_ln89_26_fu_1008_p2;
        or_ln89_2_reg_3462 <= or_ln89_2_fu_970_p2;
        or_ln89_33_reg_3511 <= or_ln89_33_fu_1266_p2;
        or_ln93_14_reg_3539 <= or_ln93_14_fu_1304_p2;
        select_ln89_3_reg_3451[31 : 28] <= select_ln89_3_fu_810_p3[31 : 28];
        select_ln89_43_reg_3500[31 : 28] <= select_ln89_43_fu_1106_p3[31 : 28];
        select_ln89_47_reg_3505[31 : 24] <= select_ln89_47_fu_1246_p3[31 : 24];
        select_ln89_7_reg_3456[31 : 24] <= select_ln89_7_fu_950_p3[31 : 24];
        tmp_1_reg_3474 <= {{select_ln89_7_fu_950_p3[31:24]}};
        tmp_35_reg_3523 <= {{select_ln89_47_fu_1246_p3[31:24]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_return_0 = select_ln89_39_fu_3085_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_return_1 = select_ln93_3_fu_3426_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign icmp_ln89_10_fu_1360_p2 = (($signed(input_10_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_11_fu_1398_p2 = (($signed(input_11_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_12_fu_1436_p2 = (($signed(input_12_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_13_fu_1474_p2 = (($signed(input_13_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_14_fu_1512_p2 = (($signed(input_14_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_15_fu_1550_p2 = (($signed(input_15_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_16_fu_1644_p2 = (($signed(input_16_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_17_fu_1664_p2 = (($signed(input_17_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_18_fu_2075_p2 = (($signed(input_18_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_19_fu_2113_p2 = (($signed(input_19_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_1_fu_732_p2 = (($signed(input_1_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_20_fu_2151_p2 = (($signed(input_20_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_21_fu_2189_p2 = (($signed(input_21_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_22_fu_2227_p2 = (($signed(input_22_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_23_fu_2265_p2 = (($signed(input_23_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_24_fu_2321_p2 = (($signed(input_24_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_25_fu_2359_p2 = (($signed(input_25_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_26_fu_2379_p2 = (($signed(input_26_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_27_fu_2385_p2 = (($signed(input_27_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_28_fu_2833_p2 = (($signed(input_28_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_29_fu_2871_p2 = (($signed(input_29_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_2_fu_754_p2 = (($signed(input_2_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_30_fu_2909_p2 = (($signed(input_30_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_31_fu_2947_p2 = (($signed(input_31_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_32_fu_1014_p2 = (($signed(input_32_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_33_fu_1028_p2 = (($signed(input_33_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_34_fu_1050_p2 = (($signed(input_34_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_35_fu_1082_p2 = (($signed(input_35_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_36_fu_1114_p2 = (($signed(input_36_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_37_fu_1146_p2 = (($signed(input_37_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_38_fu_1178_p2 = (($signed(input_38_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_39_fu_1216_p2 = (($signed(input_39_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_3_fu_786_p2 = (($signed(input_3_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_40_fu_1272_p2 = (($signed(input_40_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_41_fu_1292_p2 = (($signed(input_41_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_42_fu_1720_p2 = (($signed(input_42_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_43_fu_1758_p2 = (($signed(input_43_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_44_fu_1796_p2 = (($signed(input_44_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_45_fu_1834_p2 = (($signed(input_45_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_46_fu_1872_p2 = (($signed(input_46_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_47_fu_1910_p2 = (($signed(input_47_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_48_fu_2004_p2 = (($signed(input_48_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_49_fu_2024_p2 = (($signed(input_49_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_4_fu_818_p2 = (($signed(input_4_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_50_fu_2436_p2 = (($signed(input_50_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_51_fu_2474_p2 = (($signed(input_51_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_52_fu_2512_p2 = (($signed(input_52_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_53_fu_2550_p2 = (($signed(input_53_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_54_fu_2588_p2 = (($signed(input_54_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_55_fu_2626_p2 = (($signed(input_55_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_56_fu_2682_p2 = (($signed(input_56_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_57_fu_2720_p2 = (($signed(input_57_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_58_fu_2740_p2 = (($signed(input_58_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_59_fu_2746_p2 = (($signed(input_59_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_5_fu_850_p2 = (($signed(input_5_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_60_fu_3174_p2 = (($signed(input_60_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_61_fu_3212_p2 = (($signed(input_61_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_62_fu_3250_p2 = (($signed(input_62_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_63_fu_3288_p2 = (($signed(input_63_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_6_fu_882_p2 = (($signed(input_6_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_7_fu_920_p2 = (($signed(input_7_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_8_fu_976_p2 = (($signed(input_8_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_9_fu_996_p2 = (($signed(input_9_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_718_p2 = (($signed(input_0_val) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign or_ln89_10_fu_2303_p2 = (icmp_ln89_21_fu_2189_p2 | icmp_ln89_20_fu_2151_p2);

assign or_ln89_11_fu_2309_p2 = (icmp_ln89_23_fu_2265_p2 | icmp_ln89_22_fu_2227_p2);

assign or_ln89_12_fu_2315_p2 = (or_ln89_11_fu_2309_p2 | or_ln89_10_fu_2303_p2);

assign or_ln89_13_fu_2979_p2 = (icmp_ln89_29_fu_2871_p2 | icmp_ln89_28_fu_2833_p2);

assign or_ln89_14_fu_2985_p2 = (icmp_ln89_31_fu_2947_p2 | icmp_ln89_30_fu_2909_p2);

assign or_ln89_15_fu_2991_p2 = (or_ln89_14_fu_2985_p2 | or_ln89_13_fu_2979_p2);

assign or_ln89_16_fu_3005_p2 = (icmp_ln89_27_reg_3676 | icmp_ln89_26_reg_3670);

assign or_ln89_17_fu_3009_p2 = (or_ln89_15_fu_2991_p2 | icmp_ln89_24_reg_3644);

assign or_ln89_18_fu_3014_p2 = (or_ln89_17_fu_3009_p2 | icmp_ln89_25_reg_3654);

assign or_ln89_19_fu_3019_p2 = (or_ln89_18_fu_3014_p2 | or_ln89_16_fu_3005_p2);

assign or_ln89_1_fu_964_p2 = (icmp_ln89_7_fu_920_p2 | icmp_ln89_6_fu_882_p2);

assign or_ln89_20_fu_3033_p2 = (or_ln89_12_reg_3638 | icmp_ln89_19_reg_3623);

assign or_ln89_21_fu_3037_p2 = (or_ln89_20_fu_3033_p2 | icmp_ln89_18_reg_3618);

assign or_ln89_22_fu_3042_p2 = (or_ln89_19_fu_3019_p2 | icmp_ln89_16_reg_3559);

assign or_ln89_23_fu_3047_p2 = (or_ln89_22_fu_3042_p2 | icmp_ln89_17_reg_3575);

assign or_ln89_24_fu_3052_p2 = (or_ln89_23_fu_3047_p2 | or_ln89_21_fu_3037_p2);

assign or_ln89_25_fu_1002_p2 = (icmp_ln89_3_fu_786_p2 | icmp_ln89_1_fu_732_p2);

assign or_ln89_26_fu_1008_p2 = (or_ln89_25_fu_1002_p2 | icmp_ln89_fu_718_p2);

assign or_ln89_27_fu_3065_p2 = (or_ln89_2_reg_3462 | icmp_ln89_2_reg_3446);

assign or_ln89_28_fu_3069_p2 = (or_ln89_9_reg_3549 | or_ln89_24_fu_3052_p2);

assign or_ln89_29_fu_3074_p2 = (or_ln89_28_fu_3069_p2 | or_ln89_27_fu_3065_p2);

assign or_ln89_2_fu_970_p2 = (or_ln89_fu_958_p2 | or_ln89_1_fu_964_p2);

assign or_ln89_30_fu_3080_p2 = (or_ln89_29_fu_3074_p2 | or_ln89_26_reg_3490);

assign or_ln89_31_fu_1254_p2 = (icmp_ln89_37_fu_1146_p2 | icmp_ln89_36_fu_1114_p2);

assign or_ln89_32_fu_1260_p2 = (icmp_ln89_39_fu_1216_p2 | icmp_ln89_38_fu_1178_p2);

assign or_ln89_33_fu_1266_p2 = (or_ln89_32_fu_1260_p2 | or_ln89_31_fu_1254_p2);

assign or_ln89_34_fu_1948_p2 = (icmp_ln89_45_fu_1834_p2 | icmp_ln89_44_fu_1796_p2);

assign or_ln89_35_fu_1954_p2 = (icmp_ln89_47_fu_1910_p2 | icmp_ln89_46_fu_1872_p2);

assign or_ln89_36_fu_1960_p2 = (or_ln89_35_fu_1954_p2 | or_ln89_34_fu_1948_p2);

assign or_ln89_37_fu_1974_p2 = (icmp_ln89_43_fu_1758_p2 | icmp_ln89_42_fu_1720_p2);

assign or_ln89_38_fu_1980_p2 = (or_ln89_36_fu_1960_p2 | icmp_ln89_40_reg_3517);

assign or_ln89_39_fu_1985_p2 = (or_ln89_38_fu_1980_p2 | icmp_ln89_41_reg_3533);

assign or_ln89_3_fu_1588_p2 = (icmp_ln89_13_fu_1474_p2 | icmp_ln89_12_fu_1436_p2);

assign or_ln89_40_fu_1990_p2 = (or_ln89_39_fu_1985_p2 | or_ln89_37_fu_1974_p2);

assign or_ln89_41_fu_2664_p2 = (icmp_ln89_53_fu_2550_p2 | icmp_ln89_52_fu_2512_p2);

assign or_ln89_42_fu_2670_p2 = (icmp_ln89_55_fu_2626_p2 | icmp_ln89_54_fu_2588_p2);

assign or_ln89_43_fu_2676_p2 = (or_ln89_42_fu_2670_p2 | or_ln89_41_fu_2664_p2);

assign or_ln89_4_fu_1594_p2 = (icmp_ln89_15_fu_1550_p2 | icmp_ln89_14_fu_1512_p2);

assign or_ln89_5_fu_1600_p2 = (or_ln89_4_fu_1594_p2 | or_ln89_3_fu_1588_p2);

assign or_ln89_6_fu_1614_p2 = (icmp_ln89_11_fu_1398_p2 | icmp_ln89_10_fu_1360_p2);

assign or_ln89_7_fu_1620_p2 = (or_ln89_5_fu_1600_p2 | icmp_ln89_8_reg_3468);

assign or_ln89_8_fu_1625_p2 = (or_ln89_7_fu_1620_p2 | icmp_ln89_9_reg_3484);

assign or_ln89_9_fu_1630_p2 = (or_ln89_8_fu_1625_p2 | or_ln89_6_fu_1614_p2);

assign or_ln89_fu_958_p2 = (icmp_ln89_5_fu_850_p2 | icmp_ln89_4_fu_818_p2);

assign or_ln90_10_fu_1494_p4 = {{{tmp_10_fu_1480_p4}, {1'd1}}, {trunc_ln90_7_fu_1490_p1}};

assign or_ln90_11_fu_1532_p4 = {{{tmp_11_fu_1518_p4}, {1'd1}}, {trunc_ln90_8_fu_1528_p1}};

assign or_ln90_12_fu_1570_p4 = {{{tmp_12_fu_1556_p4}, {1'd1}}, {trunc_ln90_9_fu_1566_p1}};

assign or_ln90_13_fu_2030_p4 = {{{tmp_13_reg_3565}, {1'd1}}, {trunc_ln90_10_reg_3570}};

assign or_ln90_14_fu_2058_p4 = {{{tmp_14_fu_2044_p4}, {1'd1}}, {trunc_ln90_11_fu_2054_p1}};

assign or_ln90_15_fu_2095_p4 = {{{tmp_15_fu_2081_p4}, {1'd1}}, {trunc_ln90_12_fu_2091_p1}};

assign or_ln90_16_fu_2133_p4 = {{{tmp_16_fu_2119_p4}, {1'd1}}, {trunc_ln90_13_fu_2129_p1}};

assign or_ln90_17_fu_2171_p4 = {{{tmp_17_fu_2157_p4}, {1'd1}}, {trunc_ln90_14_fu_2167_p1}};

assign or_ln90_18_fu_2209_p4 = {{{tmp_18_fu_2195_p4}, {1'd1}}, {trunc_ln90_15_fu_2205_p1}};

assign or_ln90_19_fu_2247_p4 = {{{tmp_19_fu_2233_p4}, {1'd1}}, {trunc_ln90_16_fu_2243_p1}};

assign or_ln90_1_fu_802_p3 = {{tmp_2_fu_792_p4}, {29'd268435456}};

assign or_ln90_20_fu_2285_p4 = {{{tmp_20_fu_2271_p4}, {1'd1}}, {trunc_ln90_17_fu_2281_p1}};

assign or_ln90_21_fu_2341_p4 = {{{tmp_21_fu_2327_p4}, {1'd1}}, {trunc_ln90_18_fu_2337_p1}};

assign or_ln90_22_fu_2757_p4 = {{{tmp_22_reg_3660}, {1'd1}}, {trunc_ln90_19_reg_3665}};

assign or_ln90_23_fu_2785_p4 = {{{tmp_23_fu_2771_p4}, {1'd1}}, {trunc_ln90_20_fu_2781_p1}};

assign or_ln90_24_fu_2816_p4 = {{{tmp_24_fu_2802_p4}, {1'd1}}, {trunc_ln90_21_fu_2812_p1}};

assign or_ln90_25_fu_2853_p4 = {{{tmp_25_fu_2839_p4}, {1'd1}}, {trunc_ln90_22_fu_2849_p1}};

assign or_ln90_26_fu_2891_p4 = {{{tmp_26_fu_2877_p4}, {1'd1}}, {trunc_ln90_23_fu_2887_p1}};

assign or_ln90_27_fu_2929_p4 = {{{tmp_27_fu_2915_p4}, {1'd1}}, {trunc_ln90_24_fu_2925_p1}};

assign or_ln90_28_fu_2963_p3 = {{tmp_28_fu_2953_p4}, {1'd1}};

assign or_ln90_29_fu_1066_p3 = {{tmp_29_fu_1056_p4}, {30'd536870912}};

assign or_ln90_2_fu_834_p3 = {{tmp_4_fu_824_p4}, {28'd134217728}};

assign or_ln90_30_fu_1098_p3 = {{tmp_30_fu_1088_p4}, {29'd268435456}};

assign or_ln90_31_fu_1130_p3 = {{tmp_31_fu_1120_p4}, {28'd134217728}};

assign or_ln90_32_fu_1162_p3 = {{tmp_32_fu_1152_p4}, {27'd67108864}};

assign or_ln90_33_fu_1198_p4 = {{{tmp_33_fu_1184_p4}, {1'd1}}, {trunc_ln90_25_fu_1194_p1}};

assign or_ln90_34_fu_1236_p4 = {{{tmp_34_fu_1222_p4}, {1'd1}}, {trunc_ln90_26_fu_1232_p1}};

assign or_ln90_35_fu_1675_p4 = {{{tmp_35_reg_3523}, {1'd1}}, {trunc_ln90_27_reg_3528}};

assign or_ln90_36_fu_1703_p4 = {{{tmp_36_fu_1689_p4}, {1'd1}}, {trunc_ln90_28_fu_1699_p1}};

assign or_ln90_37_fu_1740_p4 = {{{tmp_37_fu_1726_p4}, {1'd1}}, {trunc_ln90_29_fu_1736_p1}};

assign or_ln90_38_fu_1778_p4 = {{{tmp_38_fu_1764_p4}, {1'd1}}, {trunc_ln90_30_fu_1774_p1}};

assign or_ln90_39_fu_1816_p4 = {{{tmp_39_fu_1802_p4}, {1'd1}}, {trunc_ln90_31_fu_1812_p1}};

assign or_ln90_3_fu_866_p3 = {{tmp_6_fu_856_p4}, {27'd67108864}};

assign or_ln90_40_fu_1854_p4 = {{{tmp_40_fu_1840_p4}, {1'd1}}, {trunc_ln90_32_fu_1850_p1}};

assign or_ln90_41_fu_1892_p4 = {{{tmp_41_fu_1878_p4}, {1'd1}}, {trunc_ln90_33_fu_1888_p1}};

assign or_ln90_42_fu_1930_p4 = {{{tmp_42_fu_1916_p4}, {1'd1}}, {trunc_ln90_34_fu_1926_p1}};

assign or_ln90_43_fu_2391_p4 = {{{tmp_43_reg_3602}, {1'd1}}, {trunc_ln90_35_reg_3607}};

assign or_ln90_44_fu_2419_p4 = {{{tmp_44_fu_2405_p4}, {1'd1}}, {trunc_ln90_36_fu_2415_p1}};

assign or_ln90_45_fu_2456_p4 = {{{tmp_45_fu_2442_p4}, {1'd1}}, {trunc_ln90_37_fu_2452_p1}};

assign or_ln90_46_fu_2494_p4 = {{{tmp_46_fu_2480_p4}, {1'd1}}, {trunc_ln90_38_fu_2490_p1}};

assign or_ln90_47_fu_2532_p4 = {{{tmp_47_fu_2518_p4}, {1'd1}}, {trunc_ln90_39_fu_2528_p1}};

assign or_ln90_48_fu_2570_p4 = {{{tmp_48_fu_2556_p4}, {1'd1}}, {trunc_ln90_40_fu_2566_p1}};

assign or_ln90_49_fu_2608_p4 = {{{tmp_49_fu_2594_p4}, {1'd1}}, {trunc_ln90_41_fu_2604_p1}};

assign or_ln90_4_fu_902_p4 = {{{tmp_8_fu_888_p4}, {1'd1}}, {trunc_ln90_fu_898_p1}};

assign or_ln90_50_fu_2646_p4 = {{{tmp_50_fu_2632_p4}, {1'd1}}, {trunc_ln90_42_fu_2642_p1}};

assign or_ln90_51_fu_2702_p4 = {{{tmp_51_fu_2688_p4}, {1'd1}}, {trunc_ln90_43_fu_2698_p1}};

assign or_ln90_52_fu_3098_p4 = {{{tmp_52_reg_3724}, {1'd1}}, {trunc_ln90_44_reg_3729}};

assign or_ln90_53_fu_3126_p4 = {{{tmp_53_fu_3112_p4}, {1'd1}}, {trunc_ln90_45_fu_3122_p1}};

assign or_ln90_54_fu_3157_p4 = {{{tmp_54_fu_3143_p4}, {1'd1}}, {trunc_ln90_46_fu_3153_p1}};

assign or_ln90_55_fu_3194_p4 = {{{tmp_55_fu_3180_p4}, {1'd1}}, {trunc_ln90_47_fu_3190_p1}};

assign or_ln90_56_fu_3232_p4 = {{{tmp_56_fu_3218_p4}, {1'd1}}, {trunc_ln90_48_fu_3228_p1}};

assign or_ln90_57_fu_3270_p4 = {{{tmp_57_fu_3256_p4}, {1'd1}}, {trunc_ln90_49_fu_3266_p1}};

assign or_ln90_58_fu_3304_p3 = {{tmp_58_fu_3294_p4}, {1'd1}};

assign or_ln90_5_fu_940_p4 = {{{tmp_s_fu_926_p4}, {1'd1}}, {trunc_ln90_1_fu_936_p1}};

assign or_ln90_6_fu_1315_p4 = {{{tmp_1_reg_3474}, {1'd1}}, {trunc_ln90_2_reg_3479}};

assign or_ln90_7_fu_1343_p4 = {{{tmp_3_fu_1329_p4}, {1'd1}}, {trunc_ln90_3_fu_1339_p1}};

assign or_ln90_8_fu_1380_p4 = {{{tmp_5_fu_1366_p4}, {1'd1}}, {trunc_ln90_4_fu_1376_p1}};

assign or_ln90_9_fu_1418_p4 = {{{tmp_7_fu_1404_p4}, {1'd1}}, {trunc_ln90_5_fu_1414_p1}};

assign or_ln90_s_fu_1456_p4 = {{{tmp_9_fu_1442_p4}, {1'd1}}, {trunc_ln90_6_fu_1452_p1}};

assign or_ln93_10_fu_3378_p2 = (or_ln93_9_fu_3374_p2 | icmp_ln89_50_reg_3682);

assign or_ln93_11_fu_3383_p2 = (or_ln93_2_fu_3360_p2 | icmp_ln89_48_reg_3596);

assign or_ln93_12_fu_3388_p2 = (or_ln93_11_fu_3383_p2 | icmp_ln89_49_reg_3612);

assign or_ln93_13_fu_1298_p2 = (icmp_ln89_35_fu_1082_p2 | icmp_ln89_33_fu_1028_p2);

assign or_ln93_14_fu_1304_p2 = (or_ln93_13_fu_1298_p2 | icmp_ln89_32_fu_1014_p2);

assign or_ln93_15_fu_3406_p2 = (or_ln89_33_reg_3511 | icmp_ln89_34_reg_3495);

assign or_ln93_16_fu_3410_p2 = (or_ln93_3_fu_3393_p2 | or_ln89_40_reg_3586);

assign or_ln93_17_fu_3415_p2 = (or_ln93_16_fu_3410_p2 | or_ln93_15_fu_3406_p2);

assign or_ln93_1_fu_3332_p2 = (or_ln93_fu_3320_p2 | or_ln93_5_fu_3326_p2);

assign or_ln93_2_fu_3360_p2 = (or_ln93_8_fu_3355_p2 | or_ln93_6_fu_3346_p2);

assign or_ln93_3_fu_3393_p2 = (or_ln93_12_fu_3388_p2 | or_ln93_10_fu_3378_p2);

assign or_ln93_4_fu_3421_p2 = (or_ln93_17_fu_3415_p2 | or_ln93_14_reg_3539);

assign or_ln93_5_fu_3326_p2 = (icmp_ln89_63_fu_3288_p2 | icmp_ln89_62_fu_3250_p2);

assign or_ln93_6_fu_3346_p2 = (icmp_ln89_59_reg_3740 | icmp_ln89_58_reg_3734);

assign or_ln93_7_fu_3350_p2 = (or_ln93_1_fu_3332_p2 | icmp_ln89_56_reg_3708);

assign or_ln93_8_fu_3355_p2 = (or_ln93_7_fu_3350_p2 | icmp_ln89_57_reg_3718);

assign or_ln93_9_fu_3374_p2 = (or_ln89_43_reg_3702 | icmp_ln89_51_reg_3687);

assign or_ln93_fu_3320_p2 = (icmp_ln89_61_fu_3212_p2 | icmp_ln89_60_fu_3174_p2);

assign or_ln_fu_770_p3 = {{tmp_fu_760_p4}, {30'd536870912}};

assign select_ln89_10_fu_1353_p3 = ((icmp_ln89_9_reg_3484[0:0] == 1'b1) ? or_ln90_7_fu_1343_p4 : select_ln89_9_fu_1323_p3);

assign select_ln89_11_fu_1390_p3 = ((icmp_ln89_10_fu_1360_p2[0:0] == 1'b1) ? or_ln90_8_fu_1380_p4 : select_ln89_10_fu_1353_p3);

assign select_ln89_12_fu_1428_p3 = ((icmp_ln89_11_fu_1398_p2[0:0] == 1'b1) ? or_ln90_9_fu_1418_p4 : select_ln89_11_fu_1390_p3);

assign select_ln89_13_fu_1466_p3 = ((icmp_ln89_12_fu_1436_p2[0:0] == 1'b1) ? or_ln90_s_fu_1456_p4 : select_ln89_12_fu_1428_p3);

assign select_ln89_14_fu_1504_p3 = ((icmp_ln89_13_fu_1474_p2[0:0] == 1'b1) ? or_ln90_10_fu_1494_p4 : select_ln89_13_fu_1466_p3);

assign select_ln89_15_fu_1542_p3 = ((icmp_ln89_14_fu_1512_p2[0:0] == 1'b1) ? or_ln90_11_fu_1532_p4 : select_ln89_14_fu_1504_p3);

assign select_ln89_16_fu_1580_p3 = ((icmp_ln89_15_fu_1550_p2[0:0] == 1'b1) ? or_ln90_12_fu_1570_p4 : select_ln89_15_fu_1542_p3);

assign select_ln89_17_fu_1606_p3 = ((or_ln89_5_fu_1600_p2[0:0] == 1'b1) ? select_ln89_16_fu_1580_p3 : select_ln89_12_fu_1428_p3);

assign select_ln89_18_fu_1636_p3 = ((or_ln89_9_fu_1630_p2[0:0] == 1'b1) ? select_ln89_17_fu_1606_p3 : select_ln89_8_fu_1310_p3);

assign select_ln89_19_fu_2038_p3 = ((icmp_ln89_16_reg_3559[0:0] == 1'b1) ? or_ln90_13_fu_2030_p4 : select_ln89_16_reg_3544);

assign select_ln89_1_fu_746_p3 = ((icmp_ln89_1_fu_732_p2[0:0] == 1'b1) ? select_ln90_fu_738_p3 : select_ln89_fu_724_p3);

assign select_ln89_20_fu_2068_p3 = ((icmp_ln89_17_reg_3575[0:0] == 1'b1) ? or_ln90_14_fu_2058_p4 : select_ln89_19_fu_2038_p3);

assign select_ln89_21_fu_2105_p3 = ((icmp_ln89_18_fu_2075_p2[0:0] == 1'b1) ? or_ln90_15_fu_2095_p4 : select_ln89_20_fu_2068_p3);

assign select_ln89_22_fu_2143_p3 = ((icmp_ln89_19_fu_2113_p2[0:0] == 1'b1) ? or_ln90_16_fu_2133_p4 : select_ln89_21_fu_2105_p3);

assign select_ln89_23_fu_2181_p3 = ((icmp_ln89_20_fu_2151_p2[0:0] == 1'b1) ? or_ln90_17_fu_2171_p4 : select_ln89_22_fu_2143_p3);

assign select_ln89_24_fu_2219_p3 = ((icmp_ln89_21_fu_2189_p2[0:0] == 1'b1) ? or_ln90_18_fu_2209_p4 : select_ln89_23_fu_2181_p3);

assign select_ln89_25_fu_2257_p3 = ((icmp_ln89_22_fu_2227_p2[0:0] == 1'b1) ? or_ln90_19_fu_2247_p4 : select_ln89_24_fu_2219_p3);

assign select_ln89_26_fu_2295_p3 = ((icmp_ln89_23_fu_2265_p2[0:0] == 1'b1) ? or_ln90_20_fu_2285_p4 : select_ln89_25_fu_2257_p3);

assign select_ln89_27_fu_2752_p3 = ((or_ln89_12_reg_3638[0:0] == 1'b1) ? select_ln89_26_reg_3633 : select_ln89_22_reg_3628);

assign select_ln89_28_fu_2351_p3 = ((icmp_ln89_24_fu_2321_p2[0:0] == 1'b1) ? or_ln90_21_fu_2341_p4 : select_ln89_26_fu_2295_p3);

assign select_ln89_29_fu_2765_p3 = ((icmp_ln89_25_reg_3654[0:0] == 1'b1) ? or_ln90_22_fu_2757_p4 : select_ln89_28_reg_3649);

assign select_ln89_2_fu_778_p3 = ((icmp_ln89_2_fu_754_p2[0:0] == 1'b1) ? or_ln_fu_770_p3 : select_ln89_1_fu_746_p3);

assign select_ln89_30_fu_2795_p3 = ((icmp_ln89_26_reg_3670[0:0] == 1'b1) ? or_ln90_23_fu_2785_p4 : select_ln89_29_fu_2765_p3);

assign select_ln89_31_fu_2826_p3 = ((icmp_ln89_27_reg_3676[0:0] == 1'b1) ? or_ln90_24_fu_2816_p4 : select_ln89_30_fu_2795_p3);

assign select_ln89_32_fu_2863_p3 = ((icmp_ln89_28_fu_2833_p2[0:0] == 1'b1) ? or_ln90_25_fu_2853_p4 : select_ln89_31_fu_2826_p3);

assign select_ln89_33_fu_2901_p3 = ((icmp_ln89_29_fu_2871_p2[0:0] == 1'b1) ? or_ln90_26_fu_2891_p4 : select_ln89_32_fu_2863_p3);

assign select_ln89_34_fu_2939_p3 = ((icmp_ln89_30_fu_2909_p2[0:0] == 1'b1) ? or_ln90_27_fu_2929_p4 : select_ln89_33_fu_2901_p3);

assign select_ln89_35_fu_2971_p3 = ((icmp_ln89_31_fu_2947_p2[0:0] == 1'b1) ? or_ln90_28_fu_2963_p3 : select_ln89_34_fu_2939_p3);

assign select_ln89_36_fu_2997_p3 = ((or_ln89_15_fu_2991_p2[0:0] == 1'b1) ? select_ln89_35_fu_2971_p3 : select_ln89_31_fu_2826_p3);

assign select_ln89_37_fu_3025_p3 = ((or_ln89_19_fu_3019_p2[0:0] == 1'b1) ? select_ln89_36_fu_2997_p3 : select_ln89_27_fu_2752_p3);

assign select_ln89_38_fu_3058_p3 = ((or_ln89_24_fu_3052_p2[0:0] == 1'b1) ? select_ln89_37_fu_3025_p3 : select_ln89_18_reg_3554);

assign select_ln89_39_fu_3085_p3 = ((or_ln89_30_fu_3080_p2[0:0] == 1'b1) ? select_ln89_38_fu_3058_p3 : 32'd0);

assign select_ln89_3_fu_810_p3 = ((icmp_ln89_3_fu_786_p2[0:0] == 1'b1) ? or_ln90_1_fu_802_p3 : select_ln89_2_fu_778_p3);

assign select_ln89_40_fu_1020_p3 = ((icmp_ln89_32_fu_1014_p2[0:0] == 1'b1) ? 32'd2147483648 : 32'd0);

assign select_ln89_41_fu_1042_p3 = ((icmp_ln89_33_fu_1028_p2[0:0] == 1'b1) ? select_ln90_1_fu_1034_p3 : select_ln89_40_fu_1020_p3);

assign select_ln89_42_fu_1074_p3 = ((icmp_ln89_34_fu_1050_p2[0:0] == 1'b1) ? or_ln90_29_fu_1066_p3 : select_ln89_41_fu_1042_p3);

assign select_ln89_43_fu_1106_p3 = ((icmp_ln89_35_fu_1082_p2[0:0] == 1'b1) ? or_ln90_30_fu_1098_p3 : select_ln89_42_fu_1074_p3);

assign select_ln89_44_fu_1138_p3 = ((icmp_ln89_36_fu_1114_p2[0:0] == 1'b1) ? or_ln90_31_fu_1130_p3 : select_ln89_43_fu_1106_p3);

assign select_ln89_45_fu_1170_p3 = ((icmp_ln89_37_fu_1146_p2[0:0] == 1'b1) ? or_ln90_32_fu_1162_p3 : select_ln89_44_fu_1138_p3);

assign select_ln89_46_fu_1208_p3 = ((icmp_ln89_38_fu_1178_p2[0:0] == 1'b1) ? or_ln90_33_fu_1198_p4 : select_ln89_45_fu_1170_p3);

assign select_ln89_47_fu_1246_p3 = ((icmp_ln89_39_fu_1216_p2[0:0] == 1'b1) ? or_ln90_34_fu_1236_p4 : select_ln89_46_fu_1208_p3);

assign select_ln89_48_fu_1670_p3 = ((or_ln89_33_reg_3511[0:0] == 1'b1) ? select_ln89_47_reg_3505 : select_ln89_43_reg_3500);

assign select_ln89_49_fu_1683_p3 = ((icmp_ln89_40_reg_3517[0:0] == 1'b1) ? or_ln90_35_fu_1675_p4 : select_ln89_47_reg_3505);

assign select_ln89_4_fu_842_p3 = ((icmp_ln89_4_fu_818_p2[0:0] == 1'b1) ? or_ln90_2_fu_834_p3 : select_ln89_3_fu_810_p3);

assign select_ln89_50_fu_1713_p3 = ((icmp_ln89_41_reg_3533[0:0] == 1'b1) ? or_ln90_36_fu_1703_p4 : select_ln89_49_fu_1683_p3);

assign select_ln89_51_fu_1750_p3 = ((icmp_ln89_42_fu_1720_p2[0:0] == 1'b1) ? or_ln90_37_fu_1740_p4 : select_ln89_50_fu_1713_p3);

assign select_ln89_52_fu_1788_p3 = ((icmp_ln89_43_fu_1758_p2[0:0] == 1'b1) ? or_ln90_38_fu_1778_p4 : select_ln89_51_fu_1750_p3);

assign select_ln89_53_fu_1826_p3 = ((icmp_ln89_44_fu_1796_p2[0:0] == 1'b1) ? or_ln90_39_fu_1816_p4 : select_ln89_52_fu_1788_p3);

assign select_ln89_54_fu_1864_p3 = ((icmp_ln89_45_fu_1834_p2[0:0] == 1'b1) ? or_ln90_40_fu_1854_p4 : select_ln89_53_fu_1826_p3);

assign select_ln89_55_fu_1902_p3 = ((icmp_ln89_46_fu_1872_p2[0:0] == 1'b1) ? or_ln90_41_fu_1892_p4 : select_ln89_54_fu_1864_p3);

assign select_ln89_56_fu_1940_p3 = ((icmp_ln89_47_fu_1910_p2[0:0] == 1'b1) ? or_ln90_42_fu_1930_p4 : select_ln89_55_fu_1902_p3);

assign select_ln89_57_fu_1966_p3 = ((or_ln89_36_fu_1960_p2[0:0] == 1'b1) ? select_ln89_56_fu_1940_p3 : select_ln89_52_fu_1788_p3);

assign select_ln89_58_fu_1996_p3 = ((or_ln89_40_fu_1990_p2[0:0] == 1'b1) ? select_ln89_57_fu_1966_p3 : select_ln89_48_fu_1670_p3);

assign select_ln89_59_fu_2399_p3 = ((icmp_ln89_48_reg_3596[0:0] == 1'b1) ? or_ln90_43_fu_2391_p4 : select_ln89_56_reg_3581);

assign select_ln89_5_fu_874_p3 = ((icmp_ln89_5_fu_850_p2[0:0] == 1'b1) ? or_ln90_3_fu_866_p3 : select_ln89_4_fu_842_p3);

assign select_ln89_60_fu_2429_p3 = ((icmp_ln89_49_reg_3612[0:0] == 1'b1) ? or_ln90_44_fu_2419_p4 : select_ln89_59_fu_2399_p3);

assign select_ln89_61_fu_2466_p3 = ((icmp_ln89_50_fu_2436_p2[0:0] == 1'b1) ? or_ln90_45_fu_2456_p4 : select_ln89_60_fu_2429_p3);

assign select_ln89_62_fu_2504_p3 = ((icmp_ln89_51_fu_2474_p2[0:0] == 1'b1) ? or_ln90_46_fu_2494_p4 : select_ln89_61_fu_2466_p3);

assign select_ln89_63_fu_2542_p3 = ((icmp_ln89_52_fu_2512_p2[0:0] == 1'b1) ? or_ln90_47_fu_2532_p4 : select_ln89_62_fu_2504_p3);

assign select_ln89_64_fu_2580_p3 = ((icmp_ln89_53_fu_2550_p2[0:0] == 1'b1) ? or_ln90_48_fu_2570_p4 : select_ln89_63_fu_2542_p3);

assign select_ln89_65_fu_2618_p3 = ((icmp_ln89_54_fu_2588_p2[0:0] == 1'b1) ? or_ln90_49_fu_2608_p4 : select_ln89_64_fu_2580_p3);

assign select_ln89_66_fu_2656_p3 = ((icmp_ln89_55_fu_2626_p2[0:0] == 1'b1) ? or_ln90_50_fu_2646_p4 : select_ln89_65_fu_2618_p3);

assign select_ln89_67_fu_3093_p3 = ((or_ln89_43_reg_3702[0:0] == 1'b1) ? select_ln89_66_reg_3697 : select_ln89_62_reg_3692);

assign select_ln89_68_fu_2712_p3 = ((icmp_ln89_56_fu_2682_p2[0:0] == 1'b1) ? or_ln90_51_fu_2702_p4 : select_ln89_66_fu_2656_p3);

assign select_ln89_69_fu_3106_p3 = ((icmp_ln89_57_reg_3718[0:0] == 1'b1) ? or_ln90_52_fu_3098_p4 : select_ln89_68_reg_3713);

assign select_ln89_6_fu_912_p3 = ((icmp_ln89_6_fu_882_p2[0:0] == 1'b1) ? or_ln90_4_fu_902_p4 : select_ln89_5_fu_874_p3);

assign select_ln89_70_fu_3136_p3 = ((icmp_ln89_58_reg_3734[0:0] == 1'b1) ? or_ln90_53_fu_3126_p4 : select_ln89_69_fu_3106_p3);

assign select_ln89_71_fu_3167_p3 = ((icmp_ln89_59_reg_3740[0:0] == 1'b1) ? or_ln90_54_fu_3157_p4 : select_ln89_70_fu_3136_p3);

assign select_ln89_72_fu_3204_p3 = ((icmp_ln89_60_fu_3174_p2[0:0] == 1'b1) ? or_ln90_55_fu_3194_p4 : select_ln89_71_fu_3167_p3);

assign select_ln89_73_fu_3242_p3 = ((icmp_ln89_61_fu_3212_p2[0:0] == 1'b1) ? or_ln90_56_fu_3232_p4 : select_ln89_72_fu_3204_p3);

assign select_ln89_74_fu_3280_p3 = ((icmp_ln89_62_fu_3250_p2[0:0] == 1'b1) ? or_ln90_57_fu_3270_p4 : select_ln89_73_fu_3242_p3);

assign select_ln89_75_fu_3312_p3 = ((icmp_ln89_63_fu_3288_p2[0:0] == 1'b1) ? or_ln90_58_fu_3304_p3 : select_ln89_74_fu_3280_p3);

assign select_ln89_7_fu_950_p3 = ((icmp_ln89_7_fu_920_p2[0:0] == 1'b1) ? or_ln90_5_fu_940_p4 : select_ln89_6_fu_912_p3);

assign select_ln89_8_fu_1310_p3 = ((or_ln89_2_reg_3462[0:0] == 1'b1) ? select_ln89_7_reg_3456 : select_ln89_3_reg_3451);

assign select_ln89_9_fu_1323_p3 = ((icmp_ln89_8_reg_3468[0:0] == 1'b1) ? or_ln90_6_fu_1315_p4 : select_ln89_7_reg_3456);

assign select_ln89_fu_724_p3 = ((icmp_ln89_fu_718_p2[0:0] == 1'b1) ? 32'd2147483648 : 32'd0);

assign select_ln90_1_fu_1034_p3 = ((icmp_ln89_32_fu_1014_p2[0:0] == 1'b1) ? 32'd3221225472 : 32'd1073741824);

assign select_ln90_fu_738_p3 = ((icmp_ln89_fu_718_p2[0:0] == 1'b1) ? 32'd3221225472 : 32'd1073741824);

assign select_ln93_1_fu_3366_p3 = ((or_ln93_2_fu_3360_p2[0:0] == 1'b1) ? select_ln93_fu_3338_p3 : select_ln89_67_fu_3093_p3);

assign select_ln93_2_fu_3399_p3 = ((or_ln93_3_fu_3393_p2[0:0] == 1'b1) ? select_ln93_1_fu_3366_p3 : select_ln89_58_reg_3591);

assign select_ln93_3_fu_3426_p3 = ((or_ln93_4_fu_3421_p2[0:0] == 1'b1) ? select_ln93_2_fu_3399_p3 : 32'd0);

assign select_ln93_fu_3338_p3 = ((or_ln93_1_fu_3332_p2[0:0] == 1'b1) ? select_ln89_75_fu_3312_p3 : select_ln89_71_fu_3167_p3);

assign tmp_10_fu_1480_p4 = {{select_ln89_13_fu_1466_p3[31:19]}};

assign tmp_11_fu_1518_p4 = {{select_ln89_14_fu_1504_p3[31:18]}};

assign tmp_12_fu_1556_p4 = {{select_ln89_15_fu_1542_p3[31:17]}};

assign tmp_14_fu_2044_p4 = {{select_ln89_19_fu_2038_p3[31:15]}};

assign tmp_15_fu_2081_p4 = {{select_ln89_20_fu_2068_p3[31:14]}};

assign tmp_16_fu_2119_p4 = {{select_ln89_21_fu_2105_p3[31:13]}};

assign tmp_17_fu_2157_p4 = {{select_ln89_22_fu_2143_p3[31:12]}};

assign tmp_18_fu_2195_p4 = {{select_ln89_23_fu_2181_p3[31:11]}};

assign tmp_19_fu_2233_p4 = {{select_ln89_24_fu_2219_p3[31:10]}};

assign tmp_20_fu_2271_p4 = {{select_ln89_25_fu_2257_p3[31:9]}};

assign tmp_21_fu_2327_p4 = {{select_ln89_26_fu_2295_p3[31:8]}};

assign tmp_23_fu_2771_p4 = {{select_ln89_29_fu_2765_p3[31:6]}};

assign tmp_24_fu_2802_p4 = {{select_ln89_30_fu_2795_p3[31:5]}};

assign tmp_25_fu_2839_p4 = {{select_ln89_31_fu_2826_p3[31:4]}};

assign tmp_26_fu_2877_p4 = {{select_ln89_32_fu_2863_p3[31:3]}};

assign tmp_27_fu_2915_p4 = {{select_ln89_33_fu_2901_p3[31:2]}};

assign tmp_28_fu_2953_p4 = {{select_ln89_34_fu_2939_p3[31:1]}};

assign tmp_29_fu_1056_p4 = {{select_ln89_41_fu_1042_p3[31:30]}};

assign tmp_2_fu_792_p4 = {{select_ln89_2_fu_778_p3[31:29]}};

assign tmp_30_fu_1088_p4 = {{select_ln89_42_fu_1074_p3[31:29]}};

assign tmp_31_fu_1120_p4 = {{select_ln89_43_fu_1106_p3[31:28]}};

assign tmp_32_fu_1152_p4 = {{select_ln89_44_fu_1138_p3[31:27]}};

assign tmp_33_fu_1184_p4 = {{select_ln89_45_fu_1170_p3[31:26]}};

assign tmp_34_fu_1222_p4 = {{select_ln89_46_fu_1208_p3[31:25]}};

assign tmp_36_fu_1689_p4 = {{select_ln89_49_fu_1683_p3[31:23]}};

assign tmp_37_fu_1726_p4 = {{select_ln89_50_fu_1713_p3[31:22]}};

assign tmp_38_fu_1764_p4 = {{select_ln89_51_fu_1750_p3[31:21]}};

assign tmp_39_fu_1802_p4 = {{select_ln89_52_fu_1788_p3[31:20]}};

assign tmp_3_fu_1329_p4 = {{select_ln89_9_fu_1323_p3[31:23]}};

assign tmp_40_fu_1840_p4 = {{select_ln89_53_fu_1826_p3[31:19]}};

assign tmp_41_fu_1878_p4 = {{select_ln89_54_fu_1864_p3[31:18]}};

assign tmp_42_fu_1916_p4 = {{select_ln89_55_fu_1902_p3[31:17]}};

assign tmp_44_fu_2405_p4 = {{select_ln89_59_fu_2399_p3[31:15]}};

assign tmp_45_fu_2442_p4 = {{select_ln89_60_fu_2429_p3[31:14]}};

assign tmp_46_fu_2480_p4 = {{select_ln89_61_fu_2466_p3[31:13]}};

assign tmp_47_fu_2518_p4 = {{select_ln89_62_fu_2504_p3[31:12]}};

assign tmp_48_fu_2556_p4 = {{select_ln89_63_fu_2542_p3[31:11]}};

assign tmp_49_fu_2594_p4 = {{select_ln89_64_fu_2580_p3[31:10]}};

assign tmp_4_fu_824_p4 = {{select_ln89_3_fu_810_p3[31:28]}};

assign tmp_50_fu_2632_p4 = {{select_ln89_65_fu_2618_p3[31:9]}};

assign tmp_51_fu_2688_p4 = {{select_ln89_66_fu_2656_p3[31:8]}};

assign tmp_53_fu_3112_p4 = {{select_ln89_69_fu_3106_p3[31:6]}};

assign tmp_54_fu_3143_p4 = {{select_ln89_70_fu_3136_p3[31:5]}};

assign tmp_55_fu_3180_p4 = {{select_ln89_71_fu_3167_p3[31:4]}};

assign tmp_56_fu_3218_p4 = {{select_ln89_72_fu_3204_p3[31:3]}};

assign tmp_57_fu_3256_p4 = {{select_ln89_73_fu_3242_p3[31:2]}};

assign tmp_58_fu_3294_p4 = {{select_ln89_74_fu_3280_p3[31:1]}};

assign tmp_5_fu_1366_p4 = {{select_ln89_10_fu_1353_p3[31:22]}};

assign tmp_6_fu_856_p4 = {{select_ln89_4_fu_842_p3[31:27]}};

assign tmp_7_fu_1404_p4 = {{select_ln89_11_fu_1390_p3[31:21]}};

assign tmp_8_fu_888_p4 = {{select_ln89_5_fu_874_p3[31:26]}};

assign tmp_9_fu_1442_p4 = {{select_ln89_12_fu_1428_p3[31:20]}};

assign tmp_fu_760_p4 = {{select_ln89_1_fu_746_p3[31:30]}};

assign tmp_s_fu_926_p4 = {{select_ln89_6_fu_912_p3[31:25]}};

assign trunc_ln90_10_fu_1660_p1 = select_ln89_16_fu_1580_p3[14:0];

assign trunc_ln90_11_fu_2054_p1 = select_ln89_19_fu_2038_p3[13:0];

assign trunc_ln90_12_fu_2091_p1 = select_ln89_20_fu_2068_p3[12:0];

assign trunc_ln90_13_fu_2129_p1 = select_ln89_21_fu_2105_p3[11:0];

assign trunc_ln90_14_fu_2167_p1 = select_ln89_22_fu_2143_p3[10:0];

assign trunc_ln90_15_fu_2205_p1 = select_ln89_23_fu_2181_p3[9:0];

assign trunc_ln90_16_fu_2243_p1 = select_ln89_24_fu_2219_p3[8:0];

assign trunc_ln90_17_fu_2281_p1 = select_ln89_25_fu_2257_p3[7:0];

assign trunc_ln90_18_fu_2337_p1 = select_ln89_26_fu_2295_p3[6:0];

assign trunc_ln90_19_fu_2375_p1 = select_ln89_28_fu_2351_p3[5:0];

assign trunc_ln90_1_fu_936_p1 = select_ln89_6_fu_912_p3[23:0];

assign trunc_ln90_20_fu_2781_p1 = select_ln89_29_fu_2765_p3[4:0];

assign trunc_ln90_21_fu_2812_p1 = select_ln89_30_fu_2795_p3[3:0];

assign trunc_ln90_22_fu_2849_p1 = select_ln89_31_fu_2826_p3[2:0];

assign trunc_ln90_23_fu_2887_p1 = select_ln89_32_fu_2863_p3[1:0];

assign trunc_ln90_24_fu_2925_p1 = select_ln89_33_fu_2901_p3[0:0];

assign trunc_ln90_25_fu_1194_p1 = select_ln89_45_fu_1170_p3[24:0];

assign trunc_ln90_26_fu_1232_p1 = select_ln89_46_fu_1208_p3[23:0];

assign trunc_ln90_27_fu_1288_p1 = select_ln89_47_fu_1246_p3[22:0];

assign trunc_ln90_28_fu_1699_p1 = select_ln89_49_fu_1683_p3[21:0];

assign trunc_ln90_29_fu_1736_p1 = select_ln89_50_fu_1713_p3[20:0];

assign trunc_ln90_2_fu_992_p1 = select_ln89_7_fu_950_p3[22:0];

assign trunc_ln90_30_fu_1774_p1 = select_ln89_51_fu_1750_p3[19:0];

assign trunc_ln90_31_fu_1812_p1 = select_ln89_52_fu_1788_p3[18:0];

assign trunc_ln90_32_fu_1850_p1 = select_ln89_53_fu_1826_p3[17:0];

assign trunc_ln90_33_fu_1888_p1 = select_ln89_54_fu_1864_p3[16:0];

assign trunc_ln90_34_fu_1926_p1 = select_ln89_55_fu_1902_p3[15:0];

assign trunc_ln90_35_fu_2020_p1 = select_ln89_56_fu_1940_p3[14:0];

assign trunc_ln90_36_fu_2415_p1 = select_ln89_59_fu_2399_p3[13:0];

assign trunc_ln90_37_fu_2452_p1 = select_ln89_60_fu_2429_p3[12:0];

assign trunc_ln90_38_fu_2490_p1 = select_ln89_61_fu_2466_p3[11:0];

assign trunc_ln90_39_fu_2528_p1 = select_ln89_62_fu_2504_p3[10:0];

assign trunc_ln90_3_fu_1339_p1 = select_ln89_9_fu_1323_p3[21:0];

assign trunc_ln90_40_fu_2566_p1 = select_ln89_63_fu_2542_p3[9:0];

assign trunc_ln90_41_fu_2604_p1 = select_ln89_64_fu_2580_p3[8:0];

assign trunc_ln90_42_fu_2642_p1 = select_ln89_65_fu_2618_p3[7:0];

assign trunc_ln90_43_fu_2698_p1 = select_ln89_66_fu_2656_p3[6:0];

assign trunc_ln90_44_fu_2736_p1 = select_ln89_68_fu_2712_p3[5:0];

assign trunc_ln90_45_fu_3122_p1 = select_ln89_69_fu_3106_p3[4:0];

assign trunc_ln90_46_fu_3153_p1 = select_ln89_70_fu_3136_p3[3:0];

assign trunc_ln90_47_fu_3190_p1 = select_ln89_71_fu_3167_p3[2:0];

assign trunc_ln90_48_fu_3228_p1 = select_ln89_72_fu_3204_p3[1:0];

assign trunc_ln90_49_fu_3266_p1 = select_ln89_73_fu_3242_p3[0:0];

assign trunc_ln90_4_fu_1376_p1 = select_ln89_10_fu_1353_p3[20:0];

assign trunc_ln90_5_fu_1414_p1 = select_ln89_11_fu_1390_p3[19:0];

assign trunc_ln90_6_fu_1452_p1 = select_ln89_12_fu_1428_p3[18:0];

assign trunc_ln90_7_fu_1490_p1 = select_ln89_13_fu_1466_p3[17:0];

assign trunc_ln90_8_fu_1528_p1 = select_ln89_14_fu_1504_p3[16:0];

assign trunc_ln90_9_fu_1566_p1 = select_ln89_15_fu_1542_p3[15:0];

assign trunc_ln90_fu_898_p1 = select_ln89_5_fu_874_p3[24:0];

always @ (posedge ap_clk) begin
    select_ln89_3_reg_3451[27:0] <= 28'b0000000000000000000000000000;
    select_ln89_7_reg_3456[23:0] <= 24'b000000000000000000000000;
    trunc_ln90_2_reg_3479[22:0] <= 23'b00000000000000000000000;
    select_ln89_43_reg_3500[27:0] <= 28'b0000000000000000000000000000;
    select_ln89_47_reg_3505[23:0] <= 24'b000000000000000000000000;
    trunc_ln90_27_reg_3528[22:0] <= 23'b00000000000000000000000;
    select_ln89_16_reg_3544[15:0] <= 16'b0000000000000000;
    select_ln89_18_reg_3554[15:0] <= 16'b0000000000000000;
    trunc_ln90_10_reg_3570[14:0] <= 15'b000000000000000;
    select_ln89_56_reg_3581[15:0] <= 16'b0000000000000000;
    select_ln89_58_reg_3591[15:0] <= 16'b0000000000000000;
    trunc_ln90_35_reg_3607[14:0] <= 15'b000000000000000;
    select_ln89_22_reg_3628[11:0] <= 12'b000000000000;
    select_ln89_26_reg_3633[7:0] <= 8'b00000000;
    select_ln89_28_reg_3649[6:0] <= 7'b0000000;
    trunc_ln90_19_reg_3665[5:0] <= 6'b000000;
    select_ln89_62_reg_3692[11:0] <= 12'b000000000000;
    select_ln89_66_reg_3697[7:0] <= 8'b00000000;
    select_ln89_68_reg_3713[6:0] <= 7'b0000000;
    trunc_ln90_44_reg_3729[5:0] <= 6'b000000;
end

endmodule //bnn_sign_and_quantize_ap_int_9_s
