
ubuntu-preinstalled/logger:     file format elf32-littlearm


Disassembly of section .init:

00001208 <.init>:
    1208:	push	{r3, lr}
    120c:	bl	2600 <__assert_fail@plt+0x1008>
    1210:	pop	{r3, pc}

Disassembly of section .plt:

00001214 <calloc@plt-0x14>:
    1214:	push	{lr}		; (str lr, [sp, #-4]!)
    1218:	ldr	lr, [pc, #4]	; 1224 <calloc@plt-0x4>
    121c:	add	lr, pc, lr
    1220:	ldr	pc, [lr, #8]!
    1224:	andeq	r5, r1, r4, asr ip

00001228 <calloc@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #86016	; 0x15000
    1230:	ldr	pc, [ip, #3156]!	; 0xc54

00001234 <raise@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #86016	; 0x15000
    123c:	ldr	pc, [ip, #3148]!	; 0xc4c

00001240 <__getdelim@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #86016	; 0x15000
    1248:	ldr	pc, [ip, #3140]!	; 0xc44

0000124c <strcmp@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #86016	; 0x15000
    1254:	ldr	pc, [ip, #3132]!	; 0xc3c

00001258 <__cxa_finalize@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #86016	; 0x15000
    1260:	ldr	pc, [ip, #3124]!	; 0xc34

00001264 <getlogin@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #86016	; 0x15000
    126c:	ldr	pc, [ip, #3116]!	; 0xc2c

00001270 <strtol@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #86016	; 0x15000
    1278:	ldr	pc, [ip, #3108]!	; 0xc24

0000127c <getpwuid@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #86016	; 0x15000
    1284:	ldr	pc, [ip, #3100]!	; 0xc1c

00001288 <strcspn@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #86016	; 0x15000
    1290:	ldr	pc, [ip, #3092]!	; 0xc14

00001294 <memmove@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #86016	; 0x15000
    129c:	ldr	pc, [ip, #3084]!	; 0xc0c

000012a0 <free@plt>:
    12a0:			; <UNDEFINED> instruction: 0xe7fd4778
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #86016	; 0x15000
    12ac:	ldr	pc, [ip, #3072]!	; 0xc00

000012b0 <gai_strerror@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #86016	; 0x15000
    12b8:	ldr	pc, [ip, #3064]!	; 0xbf8

000012bc <ferror@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #86016	; 0x15000
    12c4:	ldr	pc, [ip, #3056]!	; 0xbf0

000012c8 <strndup@plt>:
    12c8:			; <UNDEFINED> instruction: 0xe7fd4778
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #86016	; 0x15000
    12d4:	ldr	pc, [ip, #3044]!	; 0xbe4

000012d8 <_exit@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #86016	; 0x15000
    12e0:	ldr	pc, [ip, #3036]!	; 0xbdc

000012e4 <memcpy@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #86016	; 0x15000
    12ec:	ldr	pc, [ip, #3028]!	; 0xbd4

000012f0 <__strtoull_internal@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #86016	; 0x15000
    12f8:	ldr	pc, [ip, #3020]!	; 0xbcc

000012fc <sendmsg@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #86016	; 0x15000
    1304:	ldr	pc, [ip, #3012]!	; 0xbc4

00001308 <stpcpy@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #86016	; 0x15000
    1310:	ldr	pc, [ip, #3004]!	; 0xbbc

00001314 <dcgettext@plt>:
    1314:	add	ip, pc, #0, 12
    1318:	add	ip, ip, #86016	; 0x15000
    131c:	ldr	pc, [ip, #2996]!	; 0xbb4

00001320 <strdup@plt>:
    1320:			; <UNDEFINED> instruction: 0xe7fd4778
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #86016	; 0x15000
    132c:	ldr	pc, [ip, #2984]!	; 0xba8

00001330 <__stack_chk_fail@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #86016	; 0x15000
    1338:	ldr	pc, [ip, #2976]!	; 0xba0

0000133c <sysconf@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #86016	; 0x15000
    1344:	ldr	pc, [ip, #2968]!	; 0xb98

00001348 <realloc@plt>:
    1348:	add	ip, pc, #0, 12
    134c:	add	ip, ip, #86016	; 0x15000
    1350:	ldr	pc, [ip, #2960]!	; 0xb90

00001354 <textdomain@plt>:
    1354:	add	ip, pc, #0, 12
    1358:	add	ip, ip, #86016	; 0x15000
    135c:	ldr	pc, [ip, #2952]!	; 0xb88

00001360 <strcasecmp@plt>:
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #86016	; 0x15000
    1368:	ldr	pc, [ip, #2944]!	; 0xb80

0000136c <err@plt>:
    136c:	add	ip, pc, #0, 12
    1370:	add	ip, ip, #86016	; 0x15000
    1374:	ldr	pc, [ip, #2936]!	; 0xb78

00001378 <geteuid@plt>:
    1378:	add	ip, pc, #0, 12
    137c:	add	ip, ip, #86016	; 0x15000
    1380:	ldr	pc, [ip, #2928]!	; 0xb70

00001384 <gettimeofday@plt>:
    1384:	add	ip, pc, #0, 12
    1388:	add	ip, ip, #86016	; 0x15000
    138c:	ldr	pc, [ip, #2920]!	; 0xb68

00001390 <__strcpy_chk@plt>:
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #86016	; 0x15000
    1398:	ldr	pc, [ip, #2912]!	; 0xb60

0000139c <__fpending@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #86016	; 0x15000
    13a4:	ldr	pc, [ip, #2904]!	; 0xb58

000013a8 <gethostname@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #86016	; 0x15000
    13b0:	ldr	pc, [ip, #2896]!	; 0xb50

000013b4 <malloc@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #86016	; 0x15000
    13bc:	ldr	pc, [ip, #2888]!	; 0xb48

000013c0 <__libc_start_main@plt>:
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #86016	; 0x15000
    13c8:	ldr	pc, [ip, #2880]!	; 0xb40

000013cc <strftime@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #86016	; 0x15000
    13d4:	ldr	pc, [ip, #2872]!	; 0xb38

000013d8 <localtime@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #86016	; 0x15000
    13e0:	ldr	pc, [ip, #2864]!	; 0xb30

000013e4 <__gmon_start__@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #86016	; 0x15000
    13ec:	ldr	pc, [ip, #2856]!	; 0xb28

000013f0 <freopen64@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #86016	; 0x15000
    13f8:	ldr	pc, [ip, #2848]!	; 0xb20

000013fc <getopt_long@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #86016	; 0x15000
    1404:	ldr	pc, [ip, #2840]!	; 0xb18

00001408 <kill@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #86016	; 0x15000
    1410:	ldr	pc, [ip, #2832]!	; 0xb10

00001414 <__ctype_b_loc@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #86016	; 0x15000
    141c:	ldr	pc, [ip, #2824]!	; 0xb08

00001420 <getpid@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #86016	; 0x15000
    1428:	ldr	pc, [ip, #2816]!	; 0xb00

0000142c <exit@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #86016	; 0x15000
    1434:	ldr	pc, [ip, #2808]!	; 0xaf8

00001438 <strtoul@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #86016	; 0x15000
    1440:	ldr	pc, [ip, #2800]!	; 0xaf0

00001444 <strlen@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #86016	; 0x15000
    144c:	ldr	pc, [ip, #2792]!	; 0xae8

00001450 <strchr@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #86016	; 0x15000
    1458:	ldr	pc, [ip, #2784]!	; 0xae0

0000145c <warnx@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #86016	; 0x15000
    1464:	ldr	pc, [ip, #2776]!	; 0xad8

00001468 <__errno_location@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #86016	; 0x15000
    1470:	ldr	pc, [ip, #2768]!	; 0xad0

00001474 <__cxa_atexit@plt>:
    1474:			; <UNDEFINED> instruction: 0xe7fd4778
    1478:	add	ip, pc, #0, 12
    147c:	add	ip, ip, #86016	; 0x15000
    1480:	ldr	pc, [ip, #2756]!	; 0xac4

00001484 <__vasprintf_chk@plt>:
    1484:	add	ip, pc, #0, 12
    1488:	add	ip, ip, #86016	; 0x15000
    148c:	ldr	pc, [ip, #2748]!	; 0xabc

00001490 <memset@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #86016	; 0x15000
    1498:	ldr	pc, [ip, #2740]!	; 0xab4

0000149c <fgetc@plt>:
    149c:	add	ip, pc, #0, 12
    14a0:	add	ip, ip, #86016	; 0x15000
    14a4:	ldr	pc, [ip, #2732]!	; 0xaac

000014a8 <__printf_chk@plt>:
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #86016	; 0x15000
    14b0:	ldr	pc, [ip, #2724]!	; 0xaa4

000014b4 <strtod@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #86016	; 0x15000
    14bc:	ldr	pc, [ip, #2716]!	; 0xa9c

000014c0 <__fprintf_chk@plt>:
    14c0:	add	ip, pc, #0, 12
    14c4:	add	ip, ip, #86016	; 0x15000
    14c8:	ldr	pc, [ip, #2708]!	; 0xa94

000014cc <writev@plt>:
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #86016	; 0x15000
    14d4:	ldr	pc, [ip, #2700]!	; 0xa8c

000014d8 <fclose@plt>:
    14d8:	add	ip, pc, #0, 12
    14dc:	add	ip, ip, #86016	; 0x15000
    14e0:	ldr	pc, [ip, #2692]!	; 0xa84

000014e4 <strtok@plt>:
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #86016	; 0x15000
    14ec:	ldr	pc, [ip, #2684]!	; 0xa7c

000014f0 <setlocale@plt>:
    14f0:	add	ip, pc, #0, 12
    14f4:	add	ip, ip, #86016	; 0x15000
    14f8:	ldr	pc, [ip, #2676]!	; 0xa74

000014fc <errx@plt>:
    14fc:	add	ip, pc, #0, 12
    1500:	add	ip, ip, #86016	; 0x15000
    1504:	ldr	pc, [ip, #2668]!	; 0xa6c

00001508 <warn@plt>:
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #86016	; 0x15000
    1510:	ldr	pc, [ip, #2660]!	; 0xa64

00001514 <fputc@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #86016	; 0x15000
    151c:	ldr	pc, [ip, #2652]!	; 0xa5c

00001520 <localeconv@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #86016	; 0x15000
    1528:	ldr	pc, [ip, #2644]!	; 0xa54

0000152c <ntp_gettimex@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #86016	; 0x15000
    1534:	ldr	pc, [ip, #2636]!	; 0xa4c

00001538 <sd_journal_sendv@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #86016	; 0x15000
    1540:	ldr	pc, [ip, #2628]!	; 0xa44

00001544 <__strtoll_internal@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #86016	; 0x15000
    154c:	ldr	pc, [ip, #2620]!	; 0xa3c

00001550 <fopen64@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #86016	; 0x15000
    1558:	ldr	pc, [ip, #2612]!	; 0xa34

0000155c <freeaddrinfo@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #86016	; 0x15000
    1564:	ldr	pc, [ip, #2604]!	; 0xa2c

00001568 <getaddrinfo@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #86016	; 0x15000
    1570:	ldr	pc, [ip, #2596]!	; 0xa24

00001574 <sd_booted@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #86016	; 0x15000
    157c:	ldr	pc, [ip, #2588]!	; 0xa1c

00001580 <socket@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #86016	; 0x15000
    1588:	ldr	pc, [ip, #2580]!	; 0xa14

0000158c <bindtextdomain@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #86016	; 0x15000
    1594:	ldr	pc, [ip, #2572]!	; 0xa0c

00001598 <fputs@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #86016	; 0x15000
    15a0:	ldr	pc, [ip, #2564]!	; 0xa04

000015a4 <strncmp@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #86016	; 0x15000
    15ac:	ldr	pc, [ip, #2556]!	; 0x9fc

000015b0 <abort@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #86016	; 0x15000
    15b8:	ldr	pc, [ip, #2548]!	; 0x9f4

000015bc <getc@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #86016	; 0x15000
    15c4:	ldr	pc, [ip, #2540]!	; 0x9ec

000015c8 <close@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #86016	; 0x15000
    15d0:	ldr	pc, [ip, #2532]!	; 0x9e4

000015d4 <connect@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #86016	; 0x15000
    15dc:	ldr	pc, [ip, #2524]!	; 0x9dc

000015e0 <__snprintf_chk@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #86016	; 0x15000
    15e8:	ldr	pc, [ip, #2516]!	; 0x9d4

000015ec <strspn@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #86016	; 0x15000
    15f4:	ldr	pc, [ip, #2508]!	; 0x9cc

000015f8 <__assert_fail@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #86016	; 0x15000
    1600:	ldr	pc, [ip, #2500]!	; 0x9c4

Disassembly of section .text:

00001608 <.text>:
    1608:	svcmi	0x00f0e92d
    160c:	sfm	f2, 4, [sp, #-240]!	; 0xffffff10
    1610:	strmi	r8, [r0], r2, lsl #22
    1614:	ldclpl	8, cr15, [ip], #-892	; 0xfffffc84
    1618:			; <UNDEFINED> instruction: 0xf8df460f
    161c:	tstcs	r0, ip, ror ip
    1620:			; <UNDEFINED> instruction: 0xf8df447d
    1624:	addslt	r4, sp, r8, ror ip
    1628:	ldclvs	8, cr15, [r4], #-892	; 0xfffffc84
    162c:	stmdage	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1630:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    1634:	tstls	fp, #1769472	; 0x1b0000
    1638:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    163c:	svc	0x0028f7ff
    1640:	stclne	8, cr15, [r0], #-892	; 0xfffffc84
    1644:			; <UNDEFINED> instruction: 0xf04f2006
    1648:	movwcs	r3, #54015	; 0xd2ff
    164c:	andls	r4, sl, #2030043136	; 0x79000000
    1650:	vst2.8	{d25-d28}, [pc], fp
    1654:	cmncs	r0, #128, 4
    1658:			; <UNDEFINED> instruction: 0xf88d9214
    165c:	ldrbtmi	r3, [lr], #-104	; 0xffffff98
    1660:	ldrtcc	r9, [r0], -r2, lsl #10
    1664:			; <UNDEFINED> instruction: 0xf7ff9013
    1668:			; <UNDEFINED> instruction: 0xf8dfef44
    166c:			; <UNDEFINED> instruction: 0x46201c3c
    1670:	ldcls	8, cr15, [r8], #-892	; 0xfffffc84
    1674:			; <UNDEFINED> instruction: 0xf7ff4479
    1678:	strtmi	lr, [r0], -sl, lsl #31
    167c:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1680:	stceq	8, cr15, [ip], #-892	; 0xfffffc84
    1684:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
    1688:	cdp2	0, 6, cr15, cr8, cr3, {0}
    168c:	movwls	sl, #15125	; 0x3b15
    1690:	tstcc	r5, #3358720	; 0x334000
    1694:	ldrmi	r2, [sl], -r1, lsl #6
    1698:	tstls	r7, #23552	; 0x5c00
    169c:	andeq	pc, r0, #196, 12	; 0xc400000
    16a0:	movwcs	r9, #8984	; 0x2318
    16a4:			; <UNDEFINED> instruction: 0xf8df9304
    16a8:	strls	r3, [r6, #-3084]	; 0xfffff3f4
    16ac:			; <UNDEFINED> instruction: 0xf8df447b
    16b0:	andls	r5, r7, #8, 24	; 0x800
    16b4:	bcc	43cedc <__assert_fail@plt+0x43b8e4>
    16b8:			; <UNDEFINED> instruction: 0x4639447d
    16bc:	beq	3d800 <__assert_fail@plt+0x3c208>
    16c0:			; <UNDEFINED> instruction: 0x464a4633
    16c4:			; <UNDEFINED> instruction: 0xf8cd4640
    16c8:			; <UNDEFINED> instruction: 0xf7ffa000
    16cc:	mcrrne	14, 9, lr, r1, cr8
    16d0:	andhi	pc, r5, #0
    16d4:	ldmdacs	sl!, {r4, r6, fp, ip, sp}
    16d8:	mvnshi	pc, #0, 4
    16dc:			; <UNDEFINED> instruction: 0xf010e8df
    16e0:	mvneq	r0, #140	; 0x8c
    16e4:	rsbseq	r0, fp, pc, ror #7
    16e8:	mvneq	r0, #120	; 0x78
    16ec:	mvneq	r0, #99	; 0x63
    16f0:	mvneq	r0, #-1140850685	; 0xbc000003
    16f4:	mvneq	r0, #-1140850685	; 0xbc000003
    16f8:	mvneq	r0, #-1140850685	; 0xbc000003
    16fc:	mvneq	r0, #-1140850685	; 0xbc000003
    1700:	mvneq	r0, #-1140850685	; 0xbc000003
    1704:	mvneq	r0, #-1140850685	; 0xbc000003
    1708:	subseq	r0, r9, r0, rrx
    170c:	mvneq	r0, #70	; 0x46
    1710:	subeq	r0, r2, r5, lsl #8
    1714:	mvneq	r0, #-1140850685	; 0xbc000003
    1718:	mvneq	r0, #-1140850685	; 0xbc000003
    171c:	mvneq	r0, #212, 2	; 0x35
    1720:	mvneq	r0, #1073741864	; 0x40000028
    1724:	orrseq	r0, sl, pc, ror #7
    1728:			; <UNDEFINED> instruction: 0x018e0194
    172c:	mvneq	r0, #-1140850685	; 0xbc000003
    1730:	mvneq	r0, #-1140850685	; 0xbc000003
    1734:	mvneq	r0, #-1140850685	; 0xbc000003
    1738:	mvneq	r0, #-1140850685	; 0xbc000003
    173c:	mvneq	r0, #-1140850685	; 0xbc000003
    1740:	cmneq	r2, r7, lsl #3
    1744:	teqeq	r7, sp, ror #2
    1748:	tsteq	r7, r4, lsl r1
    174c:	eorseq	r0, fp, r0, lsl #2
    1750:	addseq	r0, r9, sl, asr #1
    1754:			; <UNDEFINED> instruction: 0xf8df0092
    1758:	stmiapl	fp!, {r2, r5, r6, r8, r9, fp, ip, sp}^
    175c:	stccs	8, cr6, [r0], {28}
    1760:	orrshi	pc, r8, r0, asr #32
    1764:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1768:	str	r9, [r6, ip]!
    176c:	blcs	133faf0 <__assert_fail@plt+0x133e4f8>
    1770:	blcc	133faf4 <__assert_fail@plt+0x133e4fc>
    1774:	blne	133faf8 <__assert_fail@plt+0x133e500>
    1778:	stmiapl	fp!, {r2, r3, r5, r7, fp, ip, lr}^
    177c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    1780:			; <UNDEFINED> instruction: 0xf7ff681a
    1784:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    1788:	ldrbhi	pc, [r4], r0	; <UNPREDICTABLE>
    178c:	movwls	r2, #25345	; 0x6301
    1790:			; <UNDEFINED> instruction: 0xf89de793
    1794:			; <UNDEFINED> instruction: 0xf0433068
    1798:			; <UNDEFINED> instruction: 0xf88d0380
    179c:	str	r3, [ip, r8, rrx]
    17a0:	tstls	r3, #134217728	; 0x8000000
    17a4:			; <UNDEFINED> instruction: 0xf8dfe789
    17a8:	andcs	r1, r5, #32, 22	; 0x8000
    17ac:	ldrbtmi	r2, [r9], #-0
    17b0:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    17b4:	blcs	53fb38 <__assert_fail@plt+0x53e540>
    17b8:	blcc	53fb3c <__assert_fail@plt+0x53e544>
    17bc:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    17c0:			; <UNDEFINED> instruction: 0x46016812
    17c4:			; <UNDEFINED> instruction: 0xf7ff2001
    17c8:	andcs	lr, r0, r0, ror lr
    17cc:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    17d0:	tstls	r3, #4, 6	; 0x10000000
    17d4:			; <UNDEFINED> instruction: 0xf8dfe771
    17d8:	andcs	r3, r5, #228, 20	; 0xe4000
    17dc:	bne	ffd3fb60 <__assert_fail@plt+0xffd3e568>
    17e0:	stmiapl	fp!, {sp}^
    17e4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    17e8:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    17ec:	strtmi	r4, [r0], -r1, lsl #12
    17f0:	ldc2	0, cr15, [r8], {2}
    17f4:			; <UNDEFINED> instruction: 0xe7609014
    17f8:	bcc	ff03fb7c <__assert_fail@plt+0xff03e584>
    17fc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1800:	smmla	sl, r2, r3, r9
    1804:	mlscc	r9, sp, r8, pc	; <UNPREDICTABLE>
    1808:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    180c:	rsbcc	pc, r9, sp, lsl #17
    1810:			; <UNDEFINED> instruction: 0xf8dfe753
    1814:			; <UNDEFINED> instruction: 0x21223aa8
    1818:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    181c:	strtmi	r9, [r0], -r5, lsl #6
    1820:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    1824:	biclt	r4, r0, r2, lsl #13
    1828:			; <UNDEFINED> instruction: 0x4620213d
    182c:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1830:	strmi	r2, [r3], r2, lsr #2
    1834:	andeq	pc, r1, sl, lsl #2
    1838:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    183c:	svceq	0x0000f1bb
    1840:	cmplt	r0, fp
    1844:	andle	r4, r8, #92, 10	; 0x17000000
    1848:	andle	r4, r6, #884998144	; 0x34c00000
    184c:	bleq	7dc80 <__assert_fail@plt+0x7c688>
    1850:	ldrdle	r4, [r2, -sl]
    1854:			; <UNDEFINED> instruction: 0xf0c04582
    1858:			; <UNDEFINED> instruction: 0xf8df85cd
    185c:	andcs	r1, r5, #124, 20	; 0x7c000
    1860:	andcs	r4, r0, r9, ror r4
    1864:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1868:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
    186c:	andcs	r4, r1, r1, lsl #12
    1870:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1874:	bcc	113fbf8 <__assert_fail@plt+0x113e600>
    1878:	stmiapl	fp!, {r6, r8, sp}^
    187c:	ldrdlt	pc, [r0], -r3
    1880:	ldrbmi	r9, [r8], -r5, lsl #6
    1884:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    1888:	stmdacs	r0, {r2, r9, sl, lr}
    188c:	eorhi	pc, r4, #0
    1890:			; <UNDEFINED> instruction: 0xf0004583
    1894:			; <UNDEFINED> instruction: 0xf9908239
    1898:	blcs	d8a4 <__assert_fail@plt+0xc2ac>
    189c:	eorshi	pc, r4, #0
    18a0:	vmla.f16	s20, s16, s18
    18a4:			; <UNDEFINED> instruction: 0xf1006a90
    18a8:	strmi	r0, [lr], -r1, lsl #20
    18ac:			; <UNDEFINED> instruction: 0xf993e00b
    18b0:	bcs	b898b8 <__assert_fail@plt+0xb882c0>
    18b4:	eorhi	pc, r8, #64	; 0x40
    18b8:	mulcs	r1, r3, r9
    18bc:			; <UNDEFINED> instruction: 0xf0002a00
    18c0:			; <UNDEFINED> instruction: 0xf1038223
    18c4:	ldrtmi	r0, [r1], -r1, lsl #20
    18c8:			; <UNDEFINED> instruction: 0xf0024650
    18cc:	stmdacs	r0, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    18d0:	subhi	pc, sl, #64	; 0x40
    18d4:	ldrmi	r9, [sl, #2825]	; 0xb09
    18d8:	blcs	31540 <__assert_fail@plt+0x2ff48>
    18dc:	ands	sp, r3, #-1073741767	; 0xc0000039
    18e0:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    18e4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    18e8:	rsbcc	pc, r8, sp, lsl #17
    18ec:			; <UNDEFINED> instruction: 0xf8dfe6e5
    18f0:	smlawtcs	r0, ip, r9, r3
    18f4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    18f8:			; <UNDEFINED> instruction: 0xf7ff4620
    18fc:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1900:	ldrthi	pc, [r3], -r0, asr #32	; <UNPREDICTABLE>
    1904:	ldrb	r9, [r8], pc, lsl #8
    1908:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    190c:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1910:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1914:			; <UNDEFINED> instruction: 0x4620681c
    1918:	ldc	7, cr15, [r8], {255}	; 0xff
    191c:	stmdacs	r0, {r2, ip, pc}
    1920:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    1924:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1928:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    192c:	stc	7, cr15, [lr], {255}	; 0xff
    1930:			; <UNDEFINED> instruction: 0xf0002800
    1934:			; <UNDEFINED> instruction: 0xf8df824b
    1938:	strtmi	r1, [r0], -ip, lsr #19
    193c:			; <UNDEFINED> instruction: 0xf7ff4479
    1940:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    1944:	mvnshi	pc, r0, asr #32
    1948:	movwls	r2, #17154	; 0x4302
    194c:			; <UNDEFINED> instruction: 0xf8dfe6b5
    1950:			; <UNDEFINED> instruction: 0xf8df396c
    1954:	ldrbtmi	r2, [sl], #-2452	; 0xfffff66c
    1958:	stmiapl	fp!, {r0, r3, r4, r9, ip, pc}^
    195c:	stmdacs	r0, {r3, r4, fp, sp, lr}
    1960:	mcrge	4, 5, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    1964:	stmibge	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1968:	stmiblt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    196c:	ldrbtmi	r9, [sl], #1285	; 0x505
    1970:	bpl	43d1d8 <__assert_fail@plt+0x43bbe0>
    1974:	strd	r4, [r6], -fp
    1978:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    197c:	teqeq	r0, #35	; 0x23	; <UNPREDICTABLE>
    1980:	rsbcc	pc, r8, sp, lsl #17
    1984:	ldrbmi	r2, [r1], -r0
    1988:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    198c:	stmdacs	r0, {r2, r9, sl, lr}
    1990:	adchi	pc, r3, r0
    1994:			; <UNDEFINED> instruction: 0xf7ff4629
    1998:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    199c:	ldrbmi	sp, [r9], -ip, ror #1
    19a0:			; <UNDEFINED> instruction: 0xf7ff4620
    19a4:	stmdacs	r0, {r2, r4, r6, sl, fp, sp, lr, pc}
    19a8:	addhi	pc, r7, r0, asr #32
    19ac:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    19b0:	movtne	pc, #21344	; 0x5360	; <UNPREDICTABLE>
    19b4:	rsbcc	pc, r8, sp, lsl #17
    19b8:			; <UNDEFINED> instruction: 0xf8dfe7e4
    19bc:	ldrbtmi	r3, [fp], #-2360	; 0xfffff6c8
    19c0:			; <UNDEFINED> instruction: 0xe67a9319
    19c4:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    19c8:	stmdavs	r0!, {r2, r3, r5, r6, r7, fp, ip, lr}
    19cc:	rsble	r2, lr, r0, lsl #16
    19d0:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    19d4:			; <UNDEFINED> instruction: 0xf7ff4479
    19d8:			; <UNDEFINED> instruction: 0x9002edbc
    19dc:			; <UNDEFINED> instruction: 0xf47f2800
    19e0:			; <UNDEFINED> instruction: 0xf8dfae6c
    19e4:	andcs	r1, r5, #24, 18	; 0x60000
    19e8:			; <UNDEFINED> instruction: 0xf0004479
    19ec:			; <UNDEFINED> instruction: 0xf89dbda6
    19f0:			; <UNDEFINED> instruction: 0xf0433068
    19f4:			; <UNDEFINED> instruction: 0xf88d0304
    19f8:	ldrb	r3, [lr], -r8, rrx
    19fc:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1a00:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1a04:			; <UNDEFINED> instruction: 0xe6589310
    1a08:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1a0c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1a10:	ldrb	r9, [r2], -lr, lsl #6
    1a14:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1a18:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1a1c:	rsbcc	pc, r8, sp, lsl #17
    1a20:			; <UNDEFINED> instruction: 0xf8dfe64b
    1a24:	stmiapl	fp!, {r3, r4, r7, fp, ip, sp}^
    1a28:	ldrdge	pc, [r0], -r3
    1a2c:	svceq	0x0000f1ba
    1a30:	ldrbhi	pc, [r6, #-0]!	; <UNPREDICTABLE>
    1a34:	ldrbmi	r2, [r0], -lr, lsr #2
    1a38:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1a3c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1a40:	msrhi	SPSR_sxc, r0
    1a44:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1a48:	ldrbmi	r2, [r0], -r0, lsl #6
    1a4c:	andcc	pc, r0, fp, lsl #17
    1a50:	tstls	r5, r9, ror r4
    1a54:			; <UNDEFINED> instruction: 0xff78f000
    1a58:	movwcs	r9, #2309	; 0x905
    1a5c:	vmull.p8	<illegal reg q8.5>, d0, d4
    1a60:			; <UNDEFINED> instruction: 0xf10b857f
    1a64:			; <UNDEFINED> instruction: 0x31b80a01
    1a68:			; <UNDEFINED> instruction: 0xf0004650
    1a6c:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1a70:	ldrhi	pc, [r5, #-704]!	; 0xfffffd40
    1a74:	svclt	0x00082c00
    1a78:			; <UNDEFINED> instruction: 0xf0002408
    1a7c:	vst4.8	{d0-d3}, [r4], r7
    1a80:			; <UNDEFINED> instruction: 0x4320747e
    1a84:	ldr	r9, [r8], -fp
    1a88:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1a8c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1a90:			; <UNDEFINED> instruction: 0xe6129311
    1a94:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1a98:	andcs	r2, r0, r5, lsl #4
    1a9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1aa0:			; <UNDEFINED> instruction: 0x4601ec3a
    1aa4:			; <UNDEFINED> instruction: 0xf0024620
    1aa8:	andls	pc, ip, r9, ror #20
    1aac:			; <UNDEFINED> instruction: 0xf8dfe605
    1ab0:	stmiapl	fp!, {r4, fp, ip, sp}^
    1ab4:	movwls	r6, #10267	; 0x281b
    1ab8:			; <UNDEFINED> instruction: 0xf8dfe5ff
    1abc:	strtmi	r1, [r0], -ip, asr #16
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ac4:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    1ac8:	rscshi	pc, fp, r0, asr #32
    1acc:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1ad0:	orrne	pc, r6, #96, 6	; 0x80000001
    1ad4:	rsbcc	pc, r8, sp, lsl #17
    1ad8:	stcls	7, cr14, [r5, #-336]	; 0xfffffeb0
    1adc:			; <UNDEFINED> instruction: 0xf8dfe5ed
    1ae0:	strmi	r3, [r4], -ip, lsr #16
    1ae4:	ldmdavs	lr, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1ae8:	stmdaeq	r6, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1aec:	blls	1b5b00 <__assert_fail@plt+0x1b4508>
    1af0:			; <UNDEFINED> instruction: 0xf0402b00
    1af4:	blls	a1f98 <__assert_fail@plt+0xa09a0>
    1af8:			; <UNDEFINED> instruction: 0xf0002b00
    1afc:			; <UNDEFINED> instruction: 0xf8df816e
    1b00:	movwcs	r2, #2064	; 0x810
    1b04:	movwls	r4, #34335	; 0x861f
    1b08:	movwls	r4, #38010	; 0x947a
    1b0c:	subcs	sl, r0, r8, lsl #22
    1b10:	bcs	fe43d338 <__assert_fail@plt+0xfe43bd40>
    1b14:	beq	93df50 <__assert_fail@plt+0x93c958>
    1b18:	bcc	43d340 <__assert_fail@plt+0x43bd48>
    1b1c:	ldc2l	0, cr15, [r4]
    1b20:	ssatmi	r4, #11, r1, asr #13
    1b24:	movwls	r2, #13064	; 0x3308
    1b28:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx0
    1b2c:	andcs	r0, sl, #16, 20	; 0x10000
    1b30:	strbmi	r9, [r9], -r2, lsl #22
    1b34:	strls	r2, [r8, #-1280]	; 0xfffffb00
    1b38:	bl	fe0bfb3c <__assert_fail@plt+0xfe0be544>
    1b3c:			; <UNDEFINED> instruction: 0xf0003001
    1b40:	mcrls	0, 0, r8, cr8, cr8, {4}
    1b44:			; <UNDEFINED> instruction: 0xf0002e00
    1b48:			; <UNDEFINED> instruction: 0x46308094
    1b4c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1b50:	cmnlt	r5, r5, lsl #12
    1b54:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1b58:	blcc	ffffdf74 <__assert_fail@plt+0xffffc97c>
    1b5c:	andcs	pc, fp, r6, lsl r8	; <UNPREDICTABLE>
    1b60:			; <UNDEFINED> instruction: 0xf8336803
    1b64:			; <UNDEFINED> instruction: 0xf4122012
    1b68:	suble	r5, pc, r0, lsl #4
    1b6c:	stccs	6, cr4, [r0, #-372]	; 0xfffffe8c
    1b70:			; <UNDEFINED> instruction: 0x46abd1f0
    1b74:			; <UNDEFINED> instruction: 0xf8864655
    1b78:	stmdals	r8, {ip, sp, pc}
    1b7c:	bl	fe4bfb80 <__assert_fail@plt+0xfe4be588>
    1b80:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1b84:			; <UNDEFINED> instruction: 0xf140079a
    1b88:			; <UNDEFINED> instruction: 0xf04f80e7
    1b8c:	ldreq	r0, [ip, -r0, lsl #18]
    1b90:	tsthi	pc, r0, asr #2	; <UNPREDICTABLE>
    1b94:			; <UNDEFINED> instruction: 0xf8dfb1c7
    1b98:	strcs	r3, [r0], #-1916	; 0xfffff884
    1b9c:			; <UNDEFINED> instruction: 0xa778f8df
    1ba0:	ldrbtmi	r5, [sl], #2286	; 0x8ee
    1ba4:	eorscc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    1ba8:	ldmdavs	r0!, {r1, r4, r6, r9, sl, lr}
    1bac:	tstcs	r1, r1, lsl #8
    1bb0:	stc	7, cr15, [r6], {255}	; 0xff
    1bb4:	mvnsle	r4, r7, lsr #5
    1bb8:			; <UNDEFINED> instruction: 0xf8582400
    1bbc:	strcc	r0, [r1], #-52	; 0xffffffcc
    1bc0:	bl	1c3fbc4 <__assert_fail@plt+0x1c3e5cc>
    1bc4:	lfmle	f4, 2, [r8], #668	; 0x29c
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4640
    1bcc:			; <UNDEFINED> instruction: 0xf8dfeb6c
    1bd0:	bls	8f798 <__assert_fail@plt+0x8e1a0>
    1bd4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1bd8:	mulle	r2, r3, r2
    1bdc:			; <UNDEFINED> instruction: 0xf7ff9802
    1be0:			; <UNDEFINED> instruction: 0xf1b9ec7c
    1be4:			; <UNDEFINED> instruction: 0xf0400f00
    1be8:			; <UNDEFINED> instruction: 0xf8df8487
    1bec:			; <UNDEFINED> instruction: 0xf8df2730
    1bf0:	ldrbtmi	r3, [sl], #-1704	; 0xfffff958
    1bf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1bf8:	subsmi	r9, sl, fp, lsl fp
    1bfc:	ldrbthi	pc, [sl], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1c00:	andslt	r2, sp, r0
    1c04:	blhi	bcf00 <__assert_fail@plt+0xbb908>
    1c08:	svchi	0x00f0e8bd
    1c0c:	andcs	r5, r8, #478150656	; 0x1c800000
    1c10:	cdp	14, 1, cr9, cr8, cr8, {0}
    1c14:			; <UNDEFINED> instruction: 0x46301a90
    1c18:	stcl	7, cr15, [r4], {255}	; 0xff
    1c1c:			; <UNDEFINED> instruction: 0x1c63b918
    1c20:	ldrtmi	fp, [ip], -r8, lsl #30
    1c24:	blls	f60c8 <__assert_fail@plt+0xf4ad0>
    1c28:	mulle	r6, pc, r2	; <UNPREDICTABLE>
    1c2c:	sbceq	lr, r7, #8, 22	; 0x2000
    1c30:	eorsvs	pc, r7, r8, asr #16
    1c34:	subsvs	r3, r5, r1, lsl #14
    1c38:	rsbseq	lr, fp, r7, ror r7
    1c3c:			; <UNDEFINED> instruction: 0xf5b39303
    1c40:	vpmax.f32	d6, d16, d0
    1c44:	teqeq	r9, r1, lsl #9
    1c48:	tstls	r4, r0, asr #12
    1c4c:	bl	1f3fc50 <__assert_fail@plt+0x1f3e658>
    1c50:	vmlane.f16	s18, s20, s8	; <UNPREDICTABLE>
    1c54:	andcs	fp, r1, #24, 30	; 0x60
    1c58:	svclt	0x00182800
    1c5c:	strmi	r2, [r0], r0, lsl #4
    1c60:	rscle	r2, r3, r0, lsl #20
    1c64:			; <UNDEFINED> instruction: 0xf8df460a
    1c68:			; <UNDEFINED> instruction: 0x200116b8
    1c6c:			; <UNDEFINED> instruction: 0xf7ff4479
    1c70:			; <UNDEFINED> instruction: 0x4655eb7e
    1c74:	bl	23ba80 <__assert_fail@plt+0x23a488>
    1c78:			; <UNDEFINED> instruction: 0xf85806c4
    1c7c:	ldmdavs	r1!, {r2, r4, r5}^
    1c80:	strtmi	r3, [r9], #-2310	; 0xfffff6fa
    1c84:			; <UNDEFINED> instruction: 0xf7ff9104
    1c88:	ldmdblt	r8, {r5, r6, r8, r9, fp, sp, lr, pc}
    1c8c:	stmdbcs	r0, {r2, r8, fp, ip, pc}
    1c90:	strbthi	pc, [pc], #-64	; 1c98 <__assert_fail@plt+0x6a0>	; <UNPREDICTABLE>
    1c94:			; <UNDEFINED> instruction: 0xf04f6871
    1c98:	eorsvs	r0, r0, sl, lsl #6
    1c9c:	andeq	pc, r8, #1073741865	; 0x40000029
    1ca0:			; <UNDEFINED> instruction: 0x0c01eb00
    1ca4:			; <UNDEFINED> instruction: 0xf10c5443
    1ca8:	stmdbls	r8, {r0}
    1cac:			; <UNDEFINED> instruction: 0xf7ff3108
    1cb0:	stmdals	r8, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    1cb4:	b	ffdbfcb8 <__assert_fail@plt+0xffdbe6c0>
    1cb8:	bcc	1dbe88 <__assert_fail@plt+0x1da890>
    1cbc:	rsbsvs	r4, r2, sl, lsr #8
    1cc0:			; <UNDEFINED> instruction: 0xf8dfe733
    1cc4:	andcs	r1, r5, #96, 12	; 0x6000000
    1cc8:	ldrbtmi	r2, [r9], #-0
    1ccc:	bl	8bfcd0 <__assert_fail@plt+0x8be6d8>
    1cd0:			; <UNDEFINED> instruction: 0xf7ff4621
    1cd4:	ldrb	lr, [r5], -r4, asr #23
    1cd8:			; <UNDEFINED> instruction: 0x164cf8df
    1cdc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1ce0:	b	fed3fce4 <__assert_fail@plt+0xfed3e6ec>
    1ce4:	rsble	r2, fp, r0, lsl #16
    1ce8:			; <UNDEFINED> instruction: 0x1640f8df
    1cec:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1cf0:	b	feb3fcf4 <__assert_fail@plt+0xfeb3e6fc>
    1cf4:	rsble	r2, r3, r0, lsl #16
    1cf8:			; <UNDEFINED> instruction: 0x1634f8df
    1cfc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1d00:	b	fe93fd04 <__assert_fail@plt+0xfe93e70c>
    1d04:	subsle	r2, fp, r0, lsl #16
    1d08:			; <UNDEFINED> instruction: 0x1628f8df
    1d0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1d10:			; <UNDEFINED> instruction: 0xf8dfe5a7
    1d14:	ldrbmi	r1, [r0], -r4, lsr #12
    1d18:			; <UNDEFINED> instruction: 0x31b84479
    1d1c:	cdp2	0, 1, cr15, cr4, cr0, {0}
    1d20:	vmlal.s8	q9, d0, d0
    1d24:	strcs	r8, [r8], #-988	; 0xfffffc24
    1d28:			; <UNDEFINED> instruction: 0xf8dfe6a7
    1d2c:	andcs	r1, r5, #16, 12	; 0x1000000
    1d30:	movwcs	r2, #8192	; 0x2000
    1d34:	movwls	r4, #17529	; 0x4479
    1d38:	b	ffb3fd3c <__assert_fail@plt+0xffb3e744>
    1d3c:			; <UNDEFINED> instruction: 0xf7ff4621
    1d40:	ldrt	lr, [sl], #2958	; 0xb8e
    1d44:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1d48:	ldrbmi	r2, [r0], -r5, lsl #4
    1d4c:			; <UNDEFINED> instruction: 0xf7ff4479
    1d50:			; <UNDEFINED> instruction: 0xf7ffeae2
    1d54:	strb	lr, [lr], r4, lsl #23
    1d58:			; <UNDEFINED> instruction: 0x46404639
    1d5c:	bl	ffb3fd60 <__assert_fail@plt+0xffb3e768>
    1d60:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1d64:	ldr	r4, [r2, -r1, lsl #13]
    1d68:	cdp	5, 1, cr4, cr8, cr3, {5}
    1d6c:	eorle	r6, r7, #144, 20	; 0x90000
    1d70:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    1d74:			; <UNDEFINED> instruction: 0xa01cf8dd
    1d78:	ldrmi	r3, [r3], r1, lsl #24
    1d7c:	svccc	0x0001f91b
    1d80:	subseq	pc, fp, #-1073741784	; 0xc0000028
    1d84:	blx	fecae904 <__assert_fail@plt+0xfecad30c>
    1d88:			; <UNDEFINED> instruction: 0xf1a6f282
    1d8c:	ldmdbeq	r2, {r1, r5, r8, r9}^
    1d90:	blcs	7ae904 <__assert_fail@plt+0x7ad30c>
    1d94:	blx	ab1bf8 <__assert_fail@plt+0xab0600>
    1d98:	movwcs	pc, #4867	; 0x1303	; <UNPREDICTABLE>
    1d9c:			; <UNDEFINED> instruction: 0xf00343db
    1da0:			; <UNDEFINED> instruction: 0xf0830301
    1da4:	tstmi	r3, #67108864	; 0x4000000
    1da8:			; <UNDEFINED> instruction: 0xf7ffd1ae
    1dac:	stmdavs	r3, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    1db0:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    1db4:			; <UNDEFINED> instruction: 0xd1a70798
    1db8:	bicsle	r4, pc, r3, lsr #11
    1dbc:	bvs	fe43d624 <__assert_fail@plt+0xfe43c02c>
    1dc0:	stmdals	r3, {r0, r2, r8, r9, fp, ip, pc}
    1dc4:			; <UNDEFINED> instruction: 0xf0016819
    1dc8:	ldrbt	pc, [r6], #-2251	; 0xfffff735	; <UNPREDICTABLE>
    1dcc:	movwls	r2, #17153	; 0x4301
    1dd0:	svccs	0x0000e473
    1dd4:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    1dd8:			; <UNDEFINED> instruction: 0xf8dfe6f6
    1ddc:	stmdals	r3, {r3, r5, r6, r8, sl, ip}
    1de0:			; <UNDEFINED> instruction: 0xf0004479
    1de4:	stmdacs	r0, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
    1de8:			; <UNDEFINED> instruction: 0x81b1f040
    1dec:	blcs	68a04 <__assert_fail@plt+0x6740c>
    1df0:	rscshi	pc, r2, #0
    1df4:			; <UNDEFINED> instruction: 0xf89d2b02
    1df8:			; <UNDEFINED> instruction: 0xf0403068
    1dfc:			; <UNDEFINED> instruction: 0xf01381b0
    1e00:	svclt	0x00140f0a
    1e04:	andcs	r2, r0, #268435456	; 0x10000000
    1e08:	movweq	pc, #866	; 0x362	; <UNPREDICTABLE>
    1e0c:	rsbcc	pc, r8, sp, lsl #17
    1e10:	bl	fec3fe14 <__assert_fail@plt+0xfec3e81c>
    1e14:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1e18:	andeq	pc, r0, #201326595	; 0xc000003
    1e1c:	svclt	0x000c2800
    1e20:			; <UNDEFINED> instruction: 0xf0424610
    1e24:	vhadd.u32	d16, d0, d1
    1e28:			; <UNDEFINED> instruction: 0xf88d0300
    1e2c:			; <UNDEFINED> instruction: 0xf10d3068
    1e30:	strbmi	r0, [r8], -r8, lsr #18
    1e34:	stc2l	0, cr15, [r2]
    1e38:	blcs	28aa4 <__assert_fail@plt+0x274ac>
    1e3c:	sbcshi	pc, r3, #0
    1e40:	blcs	28a80 <__assert_fail@plt+0x27488>
    1e44:	msrhi	CPSR_fxc, #0
    1e48:	strcs	r9, [r0], #-2061	; 0xfffff7f3
    1e4c:	b	abfe50 <__assert_fail@plt+0xabe858>
    1e50:			; <UNDEFINED> instruction: 0x46489b19
    1e54:	ldrmi	r9, [r8, sp, lsl #8]
    1e58:	vrshl.u8	d20, d16, d16
    1e5c:	ldmdals	r4, {r0, r1, r2, r3, r5, r7, r8, pc}
    1e60:	streq	lr, [r6], r7, lsl #22
    1e64:			; <UNDEFINED> instruction: 0xf04f46a0
    1e68:	andcc	r0, r1, r0, lsr #20
    1e6c:	stc2	0, cr15, [ip], #-0
    1e70:	blcc	68ac8 <__assert_fail@plt+0x674d0>
    1e74:	bleq	fca7c <__assert_fail@plt+0xfb484>
    1e78:	strmi	r4, [r4], -r7, lsl #12
    1e7c:	bleq	13ffdc <__assert_fail@plt+0x13e9e4>
    1e80:			; <UNDEFINED> instruction: 0xf0002800
    1e84:			; <UNDEFINED> instruction: 0xf7ff8186
    1e88:	stmdane	r3!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    1e8c:	ldrmi	r4, [fp, #1541]	; 0x605
    1e90:	msrhi	SPSR_fx, r0, lsl #1
    1e94:	andle	r4, r3, r7, lsr #5
    1e98:			; <UNDEFINED> instruction: 0x46484639
    1e9c:			; <UNDEFINED> instruction: 0xff50f000
    1ea0:			; <UNDEFINED> instruction: 0x463c9a14
    1ea4:	vqsub.s8	d20, d16, d5
    1ea8:			; <UNDEFINED> instruction: 0xf8568172
    1eac:	strbmi	r3, [r8], -r4, lsl #24
    1eb0:	andhi	pc, r2, r3, lsl #16
    1eb4:	stcne	8, cr15, [r4], {86}	; 0x56
    1eb8:			; <UNDEFINED> instruction: 0xff42f000
    1ebc:			; <UNDEFINED> instruction: 0xf8dfe7de
    1ec0:	andcs	r3, r5, #84, 8	; 0x54000000
    1ec4:	strne	pc, [r0], #2271	; 0x8df
    1ec8:	stmiapl	fp!, {sp}^
    1ecc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1ed0:	b	83fed4 <__assert_fail@plt+0x83e8dc>
    1ed4:	strdcs	r4, [r1, -sp]
    1ed8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1edc:	strtmi	r4, [r0], -r2, lsl #12
    1ee0:	b	ffbbfee4 <__assert_fail@plt+0xffbbe8ec>
    1ee4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ee8:			; <UNDEFINED> instruction: 0xf8dfeaa2
    1eec:	andcs	r3, r5, #96, 8	; 0x60000000
    1ef0:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1ef4:	stmiapl	fp!, {sp}^
    1ef8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1efc:	b	2bff00 <__assert_fail@plt+0x2be908>
    1f00:			; <UNDEFINED> instruction: 0xf7ff4621
    1f04:			; <UNDEFINED> instruction: 0xf8dfeb4a
    1f08:	andcs	r1, r5, #76, 8	; 0x4c000000
    1f0c:	ldrbtmi	r2, [r9], #-0
    1f10:	b	3ff14 <__assert_fail@plt+0x3e91c>
    1f14:	smlattcs	r1, sp, fp, r4
    1f18:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1f1c:	strtmi	r4, [r0], -r2, lsl #12
    1f20:	b	ff3bff24 <__assert_fail@plt+0xff3be92c>
    1f24:	andcs	r4, sl, r1, lsr #12
    1f28:	b	ffd3ff2c <__assert_fail@plt+0xffd3e934>
    1f2c:	strtne	pc, [r8], #-2271	; 0xfffff721
    1f30:	andcs	r2, r0, r5, lsl #4
    1f34:			; <UNDEFINED> instruction: 0xf7ff4479
    1f38:	strtmi	lr, [r1], -lr, ror #19
    1f3c:	bl	b3ff40 <__assert_fail@plt+0xb3e948>
    1f40:	ldrne	pc, [r8], #-2271	; 0xfffff721
    1f44:	andcs	r2, r0, r5, lsl #4
    1f48:			; <UNDEFINED> instruction: 0xf7ff4479
    1f4c:	strtmi	lr, [r1], -r4, ror #19
    1f50:	bl	8bff54 <__assert_fail@plt+0x8be95c>
    1f54:	strne	pc, [r8], #-2271	; 0xfffff721
    1f58:	andcs	r2, r0, r5, lsl #4
    1f5c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f60:			; <UNDEFINED> instruction: 0x4621e9da
    1f64:	bl	63ff68 <__assert_fail@plt+0x63e970>
    1f68:	andcs	r4, r5, #4161536	; 0x3f8000
    1f6c:	ldrbtmi	r2, [r9], #-0
    1f70:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f74:			; <UNDEFINED> instruction: 0xf7ff4621
    1f78:	ldmibmi	fp!, {r4, r8, r9, fp, sp, lr, pc}^
    1f7c:	andcs	r2, r0, r5, lsl #4
    1f80:			; <UNDEFINED> instruction: 0xf7ff4479
    1f84:	strtmi	lr, [r1], -r8, asr #19
    1f88:	bl	1bff8c <__assert_fail@plt+0x1be994>
    1f8c:	andcs	r4, r5, #4046848	; 0x3dc000
    1f90:	ldrbtmi	r2, [r9], #-0
    1f94:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f98:			; <UNDEFINED> instruction: 0xf7ff4621
    1f9c:	ldmibmi	r4!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    1fa0:	andcs	r2, r0, r5, lsl #4
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fa8:			; <UNDEFINED> instruction: 0x4621e9b6
    1fac:	b	ffd3ffb0 <__assert_fail@plt+0xffd3e9b8>
    1fb0:	andcs	r4, r5, #240, 18	; 0x3c0000
    1fb4:	ldrbtmi	r2, [r9], #-0
    1fb8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fbc:			; <UNDEFINED> instruction: 0xf7ff4621
    1fc0:	stmibmi	sp!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    1fc4:	andcs	r2, r0, r5, lsl #4
    1fc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1fcc:	strtmi	lr, [r1], -r4, lsr #19
    1fd0:	b	ff8bffd4 <__assert_fail@plt+0xff8be9dc>
    1fd4:	andcs	r4, r5, #3817472	; 0x3a4000
    1fd8:	ldrbtmi	r2, [r9], #-0
    1fdc:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4621
    1fe4:	stmibmi	r6!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    1fe8:	andcs	r2, r0, r5, lsl #4
    1fec:			; <UNDEFINED> instruction: 0xf7ff4479
    1ff0:			; <UNDEFINED> instruction: 0x4621e992
    1ff4:	b	ff43fff8 <__assert_fail@plt+0xff43ea00>
    1ff8:	andcs	r4, r5, #3702784	; 0x388000
    1ffc:	ldrbtmi	r2, [r9], #-0
    2000:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2004:			; <UNDEFINED> instruction: 0xf7ff4621
    2008:	ldmibmi	pc, {r3, r6, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    200c:	andcs	r2, r0, r5, lsl #4
    2010:			; <UNDEFINED> instruction: 0xf7ff4479
    2014:	strtmi	lr, [r1], -r0, lsl #19
    2018:	b	fefc001c <__assert_fail@plt+0xfefbea24>
    201c:	andcs	r4, r5, #3588096	; 0x36c000
    2020:	ldrbtmi	r2, [r9], #-0
    2024:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2028:			; <UNDEFINED> instruction: 0xf7ff4621
    202c:	ldmibmi	r8, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    2030:	andcs	r2, r0, r5, lsl #4
    2034:			; <UNDEFINED> instruction: 0xf7ff4479
    2038:	strtmi	lr, [r1], -lr, ror #18
    203c:	b	feb40040 <__assert_fail@plt+0xfeb3ea48>
    2040:	andcs	r4, r5, #212, 18	; 0x350000
    2044:	ldrbtmi	r2, [r9], #-0
    2048:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    204c:			; <UNDEFINED> instruction: 0xf7ff4621
    2050:	ldmibmi	r1, {r2, r5, r7, r9, fp, sp, lr, pc}^
    2054:	andcs	r2, r0, r5, lsl #4
    2058:			; <UNDEFINED> instruction: 0xf7ff4479
    205c:			; <UNDEFINED> instruction: 0x4621e95c
    2060:	b	fe6c0064 <__assert_fail@plt+0xfe6bea6c>
    2064:	andcs	r4, r5, #3358720	; 0x334000
    2068:	ldrbtmi	r2, [r9], #-0
    206c:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2070:			; <UNDEFINED> instruction: 0xf7ff4621
    2074:	stmibmi	sl, {r1, r4, r7, r9, fp, sp, lr, pc}^
    2078:	andcs	r2, r0, r5, lsl #4
    207c:			; <UNDEFINED> instruction: 0xf7ff4479
    2080:	strtmi	lr, [r1], -sl, asr #18
    2084:	b	fe240088 <__assert_fail@plt+0xfe23ea90>
    2088:	andcs	r4, r5, #3244032	; 0x318000
    208c:	ldrbtmi	r2, [r9], #-0
    2090:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2094:			; <UNDEFINED> instruction: 0xf7ff4621
    2098:	stmibmi	r3, {r7, r9, fp, sp, lr, pc}^
    209c:	andcs	r2, r0, r5, lsl #4
    20a0:			; <UNDEFINED> instruction: 0xf7ff4479
    20a4:			; <UNDEFINED> instruction: 0x4621e938
    20a8:	b	1dc00ac <__assert_fail@plt+0x1dbeab4>
    20ac:	andcs	r4, r5, #3129344	; 0x2fc000
    20b0:	ldrbtmi	r2, [r9], #-0
    20b4:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20b8:			; <UNDEFINED> instruction: 0xf7ff4621
    20bc:	ldmibmi	ip!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    20c0:	andcs	r2, r0, r5, lsl #4
    20c4:			; <UNDEFINED> instruction: 0xf7ff4479
    20c8:	strtmi	lr, [r1], -r6, lsr #18
    20cc:	b	19400d0 <__assert_fail@plt+0x193ead8>
    20d0:	andcs	r4, r5, #184, 18	; 0x2e0000
    20d4:	ldrbtmi	r2, [r9], #-0
    20d8:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20dc:			; <UNDEFINED> instruction: 0xf7ff4621
    20e0:	ldmibmi	r5!, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    20e4:	andcs	r2, r0, r5, lsl #4
    20e8:			; <UNDEFINED> instruction: 0xf7ff4479
    20ec:			; <UNDEFINED> instruction: 0x4621e914
    20f0:	b	14c00f4 <__assert_fail@plt+0x14beafc>
    20f4:	andcs	r4, sl, r1, lsr #12
    20f8:	b	3400fc <__assert_fail@plt+0x33eb04>
    20fc:	andcs	r4, r5, #2867200	; 0x2bc000
    2100:	ldrbtmi	r2, [r9], #-0
    2104:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2108:	andcs	r4, r5, #2834432	; 0x2b4000
    210c:			; <UNDEFINED> instruction: 0x46034479
    2110:	movwls	r2, #8192	; 0x2000
    2114:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2118:	bmi	fead47c8 <__assert_fail@plt+0xfead31d0>
    211c:	tstls	r0, r9, ror r4
    2120:	ldrbtmi	r4, [sl], #-2474	; 0xfffff656
    2124:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    2128:	andcs	r9, r1, r1
    212c:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2130:	andcs	r4, r5, #2736128	; 0x29c000
    2134:	ldrbtmi	r2, [r9], #-0
    2138:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    213c:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
    2140:	andcs	r4, r1, r1, lsl #12
    2144:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2148:			; <UNDEFINED> instruction: 0xf7ff2000
    214c:			; <UNDEFINED> instruction: 0xf89de970
    2150:	bls	8e2f8 <__assert_fail@plt+0x8cd00>
    2154:	movtne	pc, #21346	; 0x5362	; <UNPREDICTABLE>
    2158:	rsbcc	pc, r8, sp, lsl #17
    215c:	vmax.u32	q15, <illegal reg q7.5>, q3
    2160:			; <UNDEFINED> instruction: 0xf88d0300
    2164:	strbt	r3, [r2], -r8, rrx
    2168:	addsmi	r9, r0, #20, 20	; 0x14000
    216c:	mrcge	6, 4, APSR_nzcv, cr13, cr15, {1}
    2170:	svclt	0x001c42a7
    2174:	blge	8018c <__assert_fail@plt+0x7eb94>
    2178:	strtmi	r1, [r0], -r3, lsr #16
    217c:	stcne	8, cr15, [r4], {86}	; 0x56
    2180:			; <UNDEFINED> instruction: 0x462a461c
    2184:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2188:	andhi	pc, r0, r4, lsl #17
    218c:	ldmdbne	fp!, {r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    2190:	adcmi	lr, r7, #63700992	; 0x3cc0000
    2194:	strbmi	sp, [r8], -r3
    2198:			; <UNDEFINED> instruction: 0xf0004639
    219c:			; <UNDEFINED> instruction: 0x4638fdd1
    21a0:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21a4:	mcrrne	8, 0, r9, r3, cr10
    21a8:			; <UNDEFINED> instruction: 0xf7ffd004
    21ac:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    21b0:			; <UNDEFINED> instruction: 0x81acf040
    21b4:			; <UNDEFINED> instruction: 0xf7ff980d
    21b8:	ldr	lr, [r6, #-2166]	; 0xfffff78a
    21bc:	strls	r9, [r3], #-2061	; 0xfffff7f3
    21c0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21c4:	movwcs	r9, #7700	; 0x1e14
    21c8:	movwls	r9, #11275	; 0x2c0b
    21cc:	bne	da71e8 <__assert_fail@plt+0xda5bf0>
    21d0:			; <UNDEFINED> instruction: 0xf0001d30
    21d4:	blmi	ec0bc0 <__assert_fail@plt+0xebf5c8>
    21d8:	stmiapl	pc!, {r2, sl, ip, pc}^	; <UNPREDICTABLE>
    21dc:	ldmdavs	r8!, {r7, r9, sl, lr}
    21e0:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e4:	ldrmi	r9, [r2], r4, lsl #20
    21e8:	stclne	6, cr4, [r2], #-16
    21ec:			; <UNDEFINED> instruction: 0xf89dd04e
    21f0:	ldrbeq	r3, [r8, -r8, rrx]
    21f4:	cfldr32cs	mvfx13, [ip], #-8
    21f8:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    21fc:	strcs	r4, [r0, #-1747]	; 0xfffff92d
    2200:	svccc	0x00fff1b4
    2204:	stccs	15, cr11, [sl], {24}
    2208:	adcmi	sp, lr, #45	; 0x2d
    220c:	vmulne.f16	s27, s20, s23	; <UNPREDICTABLE>
    2210:	beq	bce38 <__assert_fail@plt+0xbb840>
    2214:	svcmi	0x0001f80a
    2218:	ldmdavs	r8!, {r0, r8, sl, ip, sp}
    221c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2220:	svccc	0x00fff1b0
    2224:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2228:	svclt	0x00144604
    222c:	movwcs	r2, #769	; 0x301
    2230:	svclt	0x002c42b5
    2234:			; <UNDEFINED> instruction: 0xf0032300
    2238:	blcs	2e44 <__assert_fail@plt+0x184c>
    223c:			; <UNDEFINED> instruction: 0xf808d1ea
    2240:	blls	8e25c <__assert_fail@plt+0x8cc64>
    2244:	strbmi	fp, [r1], -fp, asr #3
    2248:			; <UNDEFINED> instruction: 0xf0004648
    224c:	movwcs	pc, #3449	; 0xd79	; <UNPREDICTABLE>
    2250:	stccs	3, cr9, [sl], {2}
    2254:	ldrbmi	sp, [sl], r1
    2258:	ldmdavs	r8!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    225c:			; <UNDEFINED> instruction: 0xf7ff46da
    2260:	strmi	lr, [r4], -lr, lsr #19
    2264:	blls	fc170 <__assert_fail@plt+0xfab78>
    2268:	andcc	pc, r5, r8, lsl #16
    226c:	mvnle	r2, r0, lsl #26
    2270:	mlscc	r8, sp, r9, pc	; <UNPREDICTABLE>
    2274:	ble	ff90ce7c <__assert_fail@plt+0xff90b884>
    2278:	stmdals	sp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    227c:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2280:	strbmi	r9, [r8], -r2, lsl #22
    2284:	blls	666ec0 <__assert_fail@plt+0x6658c8>
    2288:	bfi	r4, r8, #15, #14
    228c:			; <UNDEFINED> instruction: 0xf7ff4640
    2290:	str	lr, [r7, sl, lsl #16]
    2294:	andeq	r5, r1, r4, asr r8
    2298:	andeq	r0, r0, ip, asr r1
    229c:	andeq	r4, r0, r6, asr r0
    22a0:	andeq	r5, r1, lr, asr #10
    22a4:	andeq	r4, r0, r0, lsr r2
    22a8:	andeq	r4, r0, r0
    22ac:	andeq	r4, r0, ip, lsr #17
    22b0:	andeq	r1, r0, fp, ror #18
    22b4:	andeq	r4, r0, ip, asr r0
    22b8:			; <UNDEFINED> instruction: 0x000157bc
    22bc:	andeq	r0, r0, r4, lsl #3
    22c0:	andeq	r0, r0, ip, ror #2
    22c4:	andeq	r4, r0, r4, lsr sl
    22c8:	andeq	r4, r0, r6, rrx
    22cc:	andeq	r0, r0, ip, ror r1
    22d0:	andeq	r4, r0, r2, rrx
    22d4:	andeq	r3, r0, r4, lsl #30
    22d8:	andeq	r3, r0, ip, lsl #31
    22dc:	andeq	r3, r0, sl, ror #28
    22e0:			; <UNDEFINED> instruction: 0x000045b2
    22e4:	andeq	r3, r0, r4, asr #28
    22e8:	andeq	r1, r0, r3, ror #16
    22ec:	ldrdeq	r3, [r0], -sl
    22f0:	muleq	r0, ip, sp
    22f4:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    22f8:	ldrdeq	r4, [r0], -ip
    22fc:	andeq	r3, r0, r4, lsl #27
    2300:			; <UNDEFINED> instruction: 0x000155b4
    2304:	andeq	r3, r0, r0, lsl #24
    2308:	andeq	r3, r0, r8, asr ip
    230c:	andeq	r0, r0, r0, ror #2
    2310:	andeq	r4, r0, r0, ror #9
    2314:	andeq	r0, r0, r4, ror #2
    2318:	andeq	r3, r0, sl, ror ip
    231c:	andeq	r5, r1, r2, lsl #5
    2320:	andeq	r3, r0, r8, lsl #14
    2324:	andeq	r3, r0, r6, asr sl
    2328:	andeq	r3, r0, r2, lsr #18
    232c:	andeq	r3, r0, sl, asr #21
    2330:	andeq	r3, r0, r2, asr #21
    2334:			; <UNDEFINED> instruction: 0x00003aba
    2338:	andeq	r5, r1, ip, ror #5
    233c:	andeq	r3, r0, r4, asr sl
    2340:	strdeq	r4, [r0], -ip
    2344:	andeq	r3, r0, r0, lsr #16
    2348:	andeq	r4, r0, ip, lsr r0
    234c:	andeq	r0, r0, r4, ror r1
    2350:	andeq	r3, r0, r8, lsr r9
    2354:	andeq	r3, r0, lr, lsr #18
    2358:	andeq	r3, r0, r4, lsr #18
    235c:	andeq	r3, r0, r8, lsr r9
    2360:	andeq	r3, r0, r0, lsr r9
    2364:	andeq	r3, r0, r6, asr r9
    2368:	andeq	r3, r0, r8, lsl #19
    236c:			; <UNDEFINED> instruction: 0x000039b2
    2370:	andeq	r3, r0, r8, ror #19
    2374:	andeq	r3, r0, sl, lsl sl
    2378:	andeq	r3, r0, ip, asr #20
    237c:	andeq	r3, r0, r2, ror sl
    2380:	andeq	r3, r0, ip, lsr #21
    2384:	ldrdeq	r3, [r0], -lr
    2388:	andeq	r3, r0, ip, lsl #22
    238c:	andeq	r3, r0, r6, lsr fp
    2390:	andeq	r3, r0, r4, ror #22
    2394:	muleq	r0, r6, fp
    2398:	andeq	r3, r0, ip, lsr #23
    239c:	andeq	r3, r0, r2, asr #23
    23a0:	strdeq	r3, [r0], -r0
    23a4:	andeq	r3, r0, r6, ror ip
    23a8:	muleq	r0, ip, ip
    23ac:	andeq	r3, r0, sl, asr #25
    23b0:	strdeq	r3, [r0], -r0
    23b4:	andeq	r3, r0, r6, lsl sp
    23b8:	andeq	r3, r0, r4, ror sp
    23bc:	andeq	r3, r0, sl, lsl #27
    23c0:	muleq	r0, r4, sp
    23c4:			; <UNDEFINED> instruction: 0x00003db4
    23c8:	andeq	r3, r0, lr, lsl #27
    23cc:	muleq	r0, r6, sp
    23d0:	andeq	r3, r0, sl, lsr #27
    23d4:			; <UNDEFINED> instruction: 0x00003dbe
    23d8:	mlscc	r8, sp, r8, pc	; <UNPREDICTABLE>
    23dc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    23e0:	rsbcc	pc, r8, sp, lsl #17
    23e4:	blls	47b878 <__assert_fail@plt+0x47a280>
    23e8:	rsble	r2, r6, r0, lsl #22
    23ec:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    23f0:	str	r9, [r5, #-793]!	; 0xfffffce7
    23f4:	mulcs	r1, r0, r9
    23f8:			; <UNDEFINED> instruction: 0xf47f2a00
    23fc:	stmdals	r3, {r1, r2, r3, r5, r9, fp, sp, pc}
    2400:			; <UNDEFINED> instruction: 0xf0004621
    2404:			; <UNDEFINED> instruction: 0xf7fffc61
    2408:	teqcs	ip, #88, 18	; 0x160000
    240c:	andcc	pc, r0, r8, lsl #17
    2410:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2414:	bls	43dc3c <__assert_fail@plt+0x43c644>
    2418:			; <UNDEFINED> instruction: 0xf04f2501
    241c:	ldrtmi	r0, [r1], r0, lsl #22
    2420:	and	r4, sl, r4, lsl #12
    2424:	svceq	0x00bff1bb
    2428:	movwcs	sp, #44047	; 0xac0f
    242c:	andeq	pc, r5, r8, lsl #16
    2430:	bleq	301044 <__assert_fail@plt+0x2ffa4c>
    2434:			; <UNDEFINED> instruction: 0xf1ab3501
    2438:	ldmdavs	r8!, {r4, r5, r8, r9, fp}
    243c:			; <UNDEFINED> instruction: 0xf7ff6826
    2440:			; <UNDEFINED> instruction: 0xf836e8be
    2444:	ldreq	r3, [r9, #-16]
    2448:			; <UNDEFINED> instruction: 0xf1b0d4ec
    244c:	svclt	0x00183fff
    2450:	svclt	0x001c280a
    2454:	andeq	pc, r5, r8, lsl #16
    2458:	strbmi	r3, [lr], -r1, lsl #10
    245c:	tstcs	r1, r4, lsl pc
    2460:	ldmdacs	lr!, {r8, sp}
    2464:	bls	43dccc <__assert_fail@plt+0x43c6d4>
    2468:	tstle	r2, r4, lsl #12
    246c:	svceq	0x00bff1bb
    2470:	blls	178910 <__assert_fail@plt+0x177318>
    2474:			; <UNDEFINED> instruction: 0x469b4553
    2478:	andle	r9, r8, fp, lsl #6
    247c:	movwcs	r9, #2061	; 0x80d
    2480:	movwls	r9, #8452	; 0x2104
    2484:	svc	0x00def7fe
    2488:	stmdbls	r4, {r2, r4, r8, r9, fp, ip, pc}
    248c:	stmdbcs	r0, {r1, r2, r3, r4, r9, fp, ip}
    2490:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    2494:			; <UNDEFINED> instruction: 0xf7ff6838
    2498:			; <UNDEFINED> instruction: 0x4604e892
    249c:			; <UNDEFINED> instruction: 0xf7fee6b0
    24a0:	tstlt	r0, r2, ror #29
    24a4:	mulcc	r0, r0, r9
    24a8:			; <UNDEFINED> instruction: 0xf7feb92b
    24ac:			; <UNDEFINED> instruction: 0xf7feef66
    24b0:	orrlt	lr, r8, r6, ror #29
    24b4:	andls	r6, lr, r0, lsl #16
    24b8:	blmi	cbb7d8 <__assert_fail@plt+0xcba1e0>
    24bc:			; <UNDEFINED> instruction: 0xe797447b
    24c0:	svceq	0x0007f1bb
    24c4:	streq	pc, [r0, #-79]	; 0xffffffb1
    24c8:			; <UNDEFINED> instruction: 0xf04bbfd8
    24cc:			; <UNDEFINED> instruction: 0xf8cd0b08
    24d0:	ldrbmi	fp, [r3, #44]	; 0x2c
    24d4:			; <UNDEFINED> instruction: 0xe7ddd1d2
    24d8:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    24dc:	stmdbmi	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    24e0:	andcs	r2, r0, r5, lsl #4
    24e4:			; <UNDEFINED> instruction: 0xf7fe4479
    24e8:	uadd16mi	lr, r2, r6
    24ec:	andcs	r4, r1, r1, lsl #12
    24f0:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24f4:	svc	0x001cf7fe
    24f8:	andcs	r4, r5, #606208	; 0x94000
    24fc:	andcs	r4, r0, r9, ror r4
    2500:	svc	0x0008f7fe
    2504:	andcs	r4, r1, r1, lsl #12
    2508:	svc	0x00f8f7fe
    250c:	andcs	r4, r5, #540672	; 0x84000
    2510:	ldrbtmi	r2, [r9], #-0
    2514:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    2518:	andcs	r4, r1, r1, lsl #12
    251c:	svc	0x0026f7fe
    2520:	sbcscs	r4, sp, #29696	; 0x7400
    2524:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    2528:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    252c:	ldrbtmi	r3, [r8], #-864	; 0xfffffca0
    2530:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2534:	andcs	r4, r5, #442368	; 0x6c000
    2538:			; <UNDEFINED> instruction: 0xf7fe4479
    253c:	stmdavs	r2!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2540:	andcs	r4, r1, r1, lsl #12
    2544:	svc	0x0012f7fe
    2548:	andcs	r4, r5, #376832	; 0x5c000
    254c:	ldrbtmi	r2, [r9], #-0
    2550:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2554:	addvs	pc, r0, #1325400064	; 0x4f000000
    2558:	andcs	r4, r1, r1, lsl #12
    255c:	svc	0x00cef7fe
    2560:			; <UNDEFINED> instruction: 0x46184912
    2564:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2568:	ldmdbmi	r1, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    256c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2570:	strmi	lr, [sl], -r5, asr #15
    2574:	andcs	r4, r1, pc, lsl #18
    2578:			; <UNDEFINED> instruction: 0xf7fe4479
    257c:	svclt	0x0000eef8
    2580:	andeq	r0, r0, fp, asr #27
    2584:	andeq	r0, r0, r9, lsr #6
    2588:	andeq	r3, r0, lr, lsl #3
    258c:	andeq	r3, r0, r8, ror #3
    2590:			; <UNDEFINED> instruction: 0x00003ab8
    2594:	andeq	r3, r0, r6, asr #21
    2598:			; <UNDEFINED> instruction: 0x00003cbc
    259c:	andeq	r2, r0, lr, asr #30
    25a0:	muleq	r0, sl, r1
    25a4:	andeq	r3, r0, ip, asr r1
    25a8:	andeq	r3, r0, r2, asr #20
    25ac:	andeq	r3, r0, sl, asr #2
    25b0:	ldrdeq	r3, [r0], -lr
    25b4:	strdeq	r2, [r0], -ip
    25b8:	bleq	3e6fc <__assert_fail@plt+0x3d104>
    25bc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    25c0:	strbtmi	fp, [sl], -r2, lsl #24
    25c4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    25c8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    25cc:	ldrmi	sl, [sl], #776	; 0x308
    25d0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    25d4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    25d8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    25dc:			; <UNDEFINED> instruction: 0xf85a4b06
    25e0:	stmdami	r6, {r0, r1, ip, sp}
    25e4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    25e8:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    25ec:	svc	0x00e0f7fe
    25f0:	andeq	r4, r1, r8, lsl #17
    25f4:	andeq	r0, r0, r0, asr r1
    25f8:	andeq	r0, r0, r0, ror r1
    25fc:	andeq	r0, r0, r8, ror r1
    2600:	ldr	r3, [pc, #20]	; 261c <__assert_fail@plt+0x1024>
    2604:	ldr	r2, [pc, #20]	; 2620 <__assert_fail@plt+0x1028>
    2608:	add	r3, pc, r3
    260c:	ldr	r2, [r3, r2]
    2610:	cmp	r2, #0
    2614:	bxeq	lr
    2618:	b	13e4 <__gmon_start__@plt>
    261c:	andeq	r4, r1, r8, ror #16
    2620:	andeq	r0, r0, r8, ror #2
    2624:	blmi	1d4644 <__assert_fail@plt+0x1d304c>
    2628:	bmi	1d3810 <__assert_fail@plt+0x1d2218>
    262c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2630:	andle	r4, r3, sl, ror r4
    2634:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2638:	ldrmi	fp, [r8, -r3, lsl #2]
    263c:	svclt	0x00004770
    2640:	andeq	r4, r1, r0, lsl #22
    2644:	strdeq	r4, [r1], -ip
    2648:	andeq	r4, r1, r4, asr #16
    264c:	andeq	r0, r0, r8, asr r1
    2650:	stmdbmi	r9, {r3, fp, lr}
    2654:	bmi	25383c <__assert_fail@plt+0x252244>
    2658:	bne	253844 <__assert_fail@plt+0x25224c>
    265c:	svceq	0x00cb447a
    2660:			; <UNDEFINED> instruction: 0x01a1eb03
    2664:	andle	r1, r3, r9, asr #32
    2668:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    266c:	ldrmi	fp, [r8, -r3, lsl #2]
    2670:	svclt	0x00004770
    2674:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2678:	ldrdeq	r4, [r1], -r0
    267c:	andeq	r4, r1, r8, lsl r8
    2680:	andeq	r0, r0, r0, lsl #3
    2684:	blmi	2afaac <__assert_fail@plt+0x2ae4b4>
    2688:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    268c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2690:	blmi	270c44 <__assert_fail@plt+0x26f64c>
    2694:	ldrdlt	r5, [r3, -r3]!
    2698:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    269c:			; <UNDEFINED> instruction: 0xf7fe6818
    26a0:			; <UNDEFINED> instruction: 0xf7ffeddc
    26a4:	blmi	1c25a8 <__assert_fail@plt+0x1c0fb0>
    26a8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    26ac:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    26b0:	muleq	r1, lr, sl
    26b4:	andeq	r4, r1, r8, ror #15
    26b8:	andeq	r0, r0, r4, asr r1
    26bc:	andeq	r4, r1, r6, ror #18
    26c0:	andeq	r4, r1, lr, ror sl
    26c4:	svclt	0x0000e7c4
    26c8:			; <UNDEFINED> instruction: 0x4604b510
    26cc:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    26d0:	svclt	0x00181e23
    26d4:	stmdacs	r0, {r0, r8, r9, sp}
    26d8:	movwcs	fp, #3864	; 0xf18
    26dc:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    26e0:	strtmi	r4, [r2], -r2, lsl #18
    26e4:	ldrbtmi	r2, [r9], #-1
    26e8:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    26ec:	andeq	r2, r0, lr, lsl #25
    26f0:	tstcs	r1, lr, lsl #8
    26f4:	addlt	fp, r2, r0, lsl #10
    26f8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    26fc:			; <UNDEFINED> instruction: 0xf8dfab03
    2700:	ldrbtmi	ip, [lr], #80	; 0x50
    2704:	blcs	140858 <__assert_fail@plt+0x13f260>
    2708:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    270c:	ldrdgt	pc, [r0], -ip
    2710:	andgt	pc, r4, sp, asr #17
    2714:	stceq	0, cr15, [r0], {79}	; 0x4f
    2718:			; <UNDEFINED> instruction: 0xf7fe9300
    271c:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2720:	bmi	339358 <__assert_fail@plt+0x337d60>
    2724:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    272c:	subsmi	r9, sl, r1, lsl #22
    2730:	andlt	sp, r2, r9, lsl #2
    2734:	bl	1408b0 <__assert_fail@plt+0x13f2b8>
    2738:	ldrbmi	fp, [r0, -r3]!
    273c:	andcs	r4, r1, r6, lsl #18
    2740:			; <UNDEFINED> instruction: 0xf7fe4479
    2744:			; <UNDEFINED> instruction: 0xf7feee14
    2748:	svclt	0x0000edf4
    274c:	andeq	r4, r1, r2, ror r7
    2750:	andeq	r0, r0, ip, asr r1
    2754:	andeq	r4, r1, lr, asr #14
    2758:	andeq	r2, r0, r0, asr ip
    275c:	tstcs	r0, ip, lsl sl
    2760:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    2764:	addlt	r4, fp, sl, ror r4
    2768:	stcge	14, cr4, [r7], {27}
    276c:	ldcmi	8, cr5, [fp, #-844]	; 0xfffffcb4
    2770:			; <UNDEFINED> instruction: 0x4620447e
    2774:	movwls	r6, #38939	; 0x981b
    2778:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    277c:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2780:			; <UNDEFINED> instruction: 0xf7fe4620
    2784:	ldcmi	14, cr14, [r6], {42}	; 0x2a
    2788:	ldrbtmi	r2, [sp], #-800	; 0xfffffce0
    278c:	stmdavs	r1, {r2, r3, r4, r5, r6, sl, lr}
    2790:	ldrtmi	r4, [r0], -r2, lsl #12
    2794:	ldrmi	r9, [r9], -r5, lsl #2
    2798:	smlsdls	r4, r7, r8, r6
    279c:			; <UNDEFINED> instruction: 0x97036897
    27a0:			; <UNDEFINED> instruction: 0x970268d7
    27a4:	andcs	r6, r1, #376832	; 0x5c000
    27a8:			; <UNDEFINED> instruction: 0xf8549500
    27ac:	strls	r4, [r1], #-39	; 0xffffffd9
    27b0:	svc	0x0016f7fe
    27b4:	blmi	1d4fe8 <__assert_fail@plt+0x1d39f0>
    27b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27bc:	blls	25c82c <__assert_fail@plt+0x25b234>
    27c0:	qaddle	r4, sl, r2
    27c4:	andlt	r4, fp, r0, lsr r6
    27c8:			; <UNDEFINED> instruction: 0xf7febdf0
    27cc:	svclt	0x0000edb2
    27d0:	andeq	r4, r1, r0, lsl r7
    27d4:	andeq	r0, r0, ip, asr r1
    27d8:			; <UNDEFINED> instruction: 0x000149bc
    27dc:	andeq	r2, r0, lr, lsl ip
    27e0:	andeq	r4, r1, r0, lsr #8
    27e4:			; <UNDEFINED> instruction: 0x000146bc
    27e8:	blmi	71505c <__assert_fail@plt+0x713a64>
    27ec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    27f0:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
    27f4:	stmvs	r2, {r2, r9, sl, lr}
    27f8:	movwls	r6, #55323	; 0xd81b
    27fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2800:	vstrge.16	s22, [r5, #-436]	; 0xfffffe4c	; <UNPREDICTABLE>
    2804:	andscs	pc, r4, sp, lsl #17
    2808:	andls	r6, r3, #6422528	; 0x620000
    280c:			; <UNDEFINED> instruction: 0xffa6f7ff
    2810:	bls	dcc9c <__assert_fail@plt+0xdb6a4>
    2814:	tstls	r0, r1, lsl #10
    2818:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    281c:			; <UNDEFINED> instruction: 0xf1044603
    2820:			; <UNDEFINED> instruction: 0xf7ff000c
    2824:	bmi	4025c0 <__assert_fail@plt+0x400fc8>
    2828:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    282c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2830:	subsmi	r9, sl, sp, lsl #22
    2834:	andlt	sp, lr, sp, lsl #2
    2838:	stcge	13, cr11, [r5, #-448]	; 0xfffffe40
    283c:			; <UNDEFINED> instruction: 0x23204e0a
    2840:	ldrbtmi	r9, [lr], #-513	; 0xfffffdff
    2844:	ldrmi	r4, [r9], -r8, lsr #12
    2848:	strls	r2, [r0], -r1, lsl #4
    284c:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2850:			; <UNDEFINED> instruction: 0xf7fee7da
    2854:	svclt	0x0000ed6e
    2858:	andeq	r4, r1, r8, lsl #13
    285c:	andeq	r0, r0, ip, asr r1
    2860:			; <UNDEFINED> instruction: 0x00002bb2
    2864:	andeq	r4, r1, sl, asr #12
    2868:	andeq	r2, r0, r2, lsl #23
    286c:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
    2870:	andle	r4, fp, r0, lsr #5
    2874:	strmi	r4, [lr], -r5, lsl #12
    2878:	stceq	8, cr15, [r8], {84}	; 0x54
    287c:	tstlt	r0, r1, lsr r6
    2880:	stcl	7, cr15, [r4], #1016	; 0x3f8
    2884:	stmdavs	r4!, {r5, r8, ip, sp, pc}
    2888:	mvnsle	r4, r5, lsr #5
    288c:	ldcllt	0, cr2, [r0, #-0]
    2890:	ldcllt	0, cr2, [r0, #-4]!
    2894:	blmi	a15138 <__assert_fail@plt+0xa13b40>
    2898:	ldrbmi	lr, [r0, sp, lsr #18]!
    289c:	stmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}
    28a0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    28a4:	ldmdavs	fp, {r5, r7, r9, lr}
    28a8:			; <UNDEFINED> instruction: 0xf04f9303
    28ac:	eorsle	r0, ip, r0, lsl #6
    28b0:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    28b4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    28b8:	strmi	r4, [r6], -r1, lsr #30
    28bc:			; <UNDEFINED> instruction: 0xf04f44f9
    28c0:	ldrbtmi	r0, [pc], #-2560	; 28c8 <__assert_fail@plt+0x12d0>
    28c4:	stceq	8, cr15, [r4], {84}	; 0x54
    28c8:	stmdavs	r3, {r8, r9, ip, sp, pc}
    28cc:			; <UNDEFINED> instruction: 0xf854b1f3
    28d0:	strbmi	r2, [r9], -r8, lsl #24
    28d4:			; <UNDEFINED> instruction: 0xf0029201
    28d8:	ldrtmi	pc, [r9], -fp, asr #20	; <UNPREDICTABLE>
    28dc:	strmi	r9, [r3], -r1, lsl #20
    28e0:	strbmi	r4, [r0], -r5, lsl #12
    28e4:			; <UNDEFINED> instruction: 0xff04f7ff
    28e8:			; <UNDEFINED> instruction: 0xf7fe4628
    28ec:	stmdbls	r2, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    28f0:	ldrbmi	fp, [r0], -r1, ror #2
    28f4:			; <UNDEFINED> instruction: 0xf0019101
    28f8:			; <UNDEFINED> instruction: 0x4605fffb
    28fc:			; <UNDEFINED> instruction: 0xf7fe4650
    2900:	stmdbls	r1, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    2904:	strmi	r4, [r8], -sl, lsr #13
    2908:	stcl	7, cr15, [ip], {254}	; 0xfe
    290c:	adcmi	r6, r6, #36, 16	; 0x240000
    2910:	bmi	337078 <__assert_fail@plt+0x335a80>
    2914:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    291c:	subsmi	r9, sl, r3, lsl #22
    2920:	ldrbmi	sp, [r0], -r6, lsl #2
    2924:	pop	{r2, ip, sp, pc}
    2928:			; <UNDEFINED> instruction: 0xf04f87f0
    292c:	ldrb	r0, [r0, r0, lsl #20]!
    2930:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    2934:	ldrdeq	r4, [r1], -r8
    2938:	andeq	r0, r0, ip, asr r1
    293c:	andeq	r2, r0, ip, lsl fp
    2940:	andeq	r2, r0, sl, lsl fp
    2944:	andeq	r4, r1, lr, asr r5
    2948:	blmi	a951f4 <__assert_fail@plt+0xa93bfc>
    294c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2950:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2954:	movwls	r6, #6171	; 0x181b
    2958:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    295c:			; <UNDEFINED> instruction: 0xf990b348
    2960:	strmi	r5, [r6], -r0
    2964:	strmi	fp, [ip], -sp, lsr #6
    2968:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    296c:			; <UNDEFINED> instruction: 0xf8336803
    2970:	ldreq	r3, [fp, #-21]	; 0xffffffeb
    2974:	stmdavs	r1!, {r2, r3, sl, ip, lr, pc}
    2978:	ands	fp, sl, r9, lsl r9
    297c:	svcne	0x0008f854
    2980:			; <UNDEFINED> instruction: 0x4630b1b9
    2984:	stcl	7, cr15, [ip], #1016	; 0x3f8
    2988:	mvnsle	r2, r0, lsl #16
    298c:	ands	r6, r2, r0, ror #16
    2990:	strls	r2, [r0, -r0, lsl #14]
    2994:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2998:	strbtmi	r2, [r9], -sl, lsl #4
    299c:	andvs	r4, r7, r5, lsl #12
    29a0:			; <UNDEFINED> instruction: 0xf7fe4630
    29a4:	stmdavs	fp!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    29a8:	ldmdblt	r3, {r1, r9, sl, lr}
    29ac:	addsmi	r9, lr, #0, 22
    29b0:			; <UNDEFINED> instruction: 0xf04fd10b
    29b4:	bmi	40edb8 <__assert_fail@plt+0x40d7c0>
    29b8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    29bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29c0:	subsmi	r9, sl, r1, lsl #22
    29c4:	andlt	sp, r3, r2, lsl r1
    29c8:			; <UNDEFINED> instruction: 0xb11bbdf0
    29cc:	mulcc	r0, r3, r9
    29d0:	mvnle	r2, r0, lsl #22
    29d4:	strtmi	r6, [r1], -r3, lsr #16
    29d8:	rscle	r2, sl, r0, lsl #22
    29dc:	addmi	r6, r2, #72, 16	; 0x480000
    29e0:			; <UNDEFINED> instruction: 0xf851d0e9
    29e4:	blcs	1260c <__assert_fail@plt+0x11014>
    29e8:			; <UNDEFINED> instruction: 0xe7e2d1f8
    29ec:	stc	7, cr15, [r0], #1016	; 0x3f8
    29f0:	andeq	r4, r1, r8, lsr #10
    29f4:	andeq	r0, r0, ip, asr r1
    29f8:			; <UNDEFINED> instruction: 0x000144ba
    29fc:	blmi	fe015400 <__assert_fail@plt+0xfe013e08>
    2a00:	push	{r1, r3, r4, r5, r6, sl, lr}
    2a04:	strdlt	r4, [pc], r0
    2a08:	strmi	r6, [r4], -r6, asr #19
    2a0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a10:			; <UNDEFINED> instruction: 0xf04f930d
    2a14:	cdpcs	3, 0, cr0, cr0, cr0, {0}
    2a18:			; <UNDEFINED> instruction: 0xf8d0d046
    2a1c:			; <UNDEFINED> instruction: 0xf04fa020
    2a20:	blmi	1e04a30 <__assert_fail@plt+0x1e03438>
    2a24:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a28:	ldrbtmi	r4, [fp], #-1605	; 0xfffff9bb
    2a2c:	blmi	1da763c <__assert_fail@plt+0x1da6044>
    2a30:	ldrbtmi	r4, [fp], #-1747	; 0xfffff92d
    2a34:	eorcs	r9, r0, #201326592	; 0xc000000
    2a38:	strbmi	r2, [r8], -r0, lsl #2
    2a3c:	stc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2a40:	bvs	18cde50 <__assert_fail@plt+0x18cc858>
    2a44:	addhi	pc, r7, r0
    2a48:			; <UNDEFINED> instruction: 0xf140075a
    2a4c:	movwcs	r8, #4243	; 0x1093
    2a50:	blls	a7674 <__assert_fail@plt+0xa607c>
    2a54:	svceq	0x0000f1ba
    2a58:	streq	pc, [r4, #-79]	; 0xffffffb1
    2a5c:	ldrmi	fp, [fp], r8, lsl #30
    2a60:	strbmi	sl, [sl], -r4, lsl #22
    2a64:			; <UNDEFINED> instruction: 0x46304659
    2a68:	strls	r2, [r6, -r0, lsl #14]
    2a6c:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2a70:			; <UNDEFINED> instruction: 0xf0402800
    2a74:	blls	122d0c <__assert_fail@plt+0x121714>
    2a78:	andne	lr, r2, #3457024	; 0x34c000
    2a7c:			; <UNDEFINED> instruction: 0xf7fe6858
    2a80:	mcrrne	13, 8, lr, r3, cr0
    2a84:	rsble	r4, pc, r7, lsl #12
    2a88:	ldmib	r3, {r2, r8, r9, fp, ip, pc}^
    2a8c:			; <UNDEFINED> instruction: 0xf7fe2104
    2a90:	andcc	lr, r1, r2, lsr #27
    2a94:	rsbsle	r9, pc, r4, lsl #16
    2a98:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2a9c:	eorvs	r6, r7, r3, ror #20
    2aa0:	svclt	0x001842ab
    2aa4:	ands	r6, lr, r5, ror #4
    2aa8:	svccs	0x00006987
    2aac:	ldrtmi	sp, [r8], -lr, rrx
    2ab0:	stcl	7, cr15, [r8], {254}	; 0xfe
    2ab4:	ldmdale	r7!, {r0, r1, r3, r5, r6, fp, sp}^
    2ab8:	rsbcs	r4, ip, #84, 22	; 0x15000
    2abc:	strcs	r4, [r1, #-1593]	; 0xfffff9c7
    2ac0:			; <UNDEFINED> instruction: 0xf103447b
    2ac4:	ldrhi	r0, [sp], #-34	; 0xffffffde
    2ac8:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    2acc:	ldreq	r6, [lr, r3, ror #20]
    2ad0:	smmlaeq	r9, r4, r4, sp
    2ad4:			; <UNDEFINED> instruction: 0xf894d433
    2ad8:	ldrbeq	r3, [sl, r0, asr #32]
    2adc:	addhi	pc, r2, r0, lsl #2
    2ae0:	ldrbcc	pc, [pc, #79]!	; 2b37 <__assert_fail@plt+0x153f>	; <UNPREDICTABLE>
    2ae4:	bmi	129ab80 <__assert_fail@plt+0x1299588>
    2ae8:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
    2aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2af0:	subsmi	r9, sl, sp, lsl #22
    2af4:	andlt	sp, pc, r6, asr r1	; <UNPREDICTABLE>
    2af8:	svchi	0x00f0e8bd
    2afc:	andcs	r4, r0, #40, 12	; 0x2800000
    2b00:			; <UNDEFINED> instruction: 0xf7fe2102
    2b04:			; <UNDEFINED> instruction: 0x4605ed3e
    2b08:	svclt	0x001c1c68
    2b0c:	ldrtmi	r2, [r0], r2, lsl #12
    2b10:	stmdbmi	r0, {r0, r1, r4, ip, lr, pc}^
    2b14:	strtmi	r2, [r8], -lr, ror #4
    2b18:			; <UNDEFINED> instruction: 0x31204479
    2b1c:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2b20:	andle	r3, r5, r1
    2b24:	strbmi	r6, [r3, #-2659]	; 0xfffff59d
    2b28:			; <UNDEFINED> instruction: 0xf8c4bf18
    2b2c:	ldrb	r8, [r9, r4, lsr #32]
    2b30:			; <UNDEFINED> instruction: 0xf7fe4628
    2b34:	cdpcs	13, 0, cr14, cr1, cr10, {2}
    2b38:	bvs	18f6e74 <__assert_fail@plt+0x18f587c>
    2b3c:	smlabtcs	r1, r9, r7, lr
    2b40:	strmi	r2, [r8], -r0, lsl #4
    2b44:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2b48:	strmi	r1, [r5], -r3, asr #24
    2b4c:	strcs	sp, [r1], -r3, asr #1
    2b50:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b54:			; <UNDEFINED> instruction: 0x0799e7dd
    2b58:	blls	f7f84 <__assert_fail@plt+0xf698c>
    2b5c:	svceq	0x0000f1ba
    2b60:	svclt	0x00089507
    2b64:			; <UNDEFINED> instruction: 0xe77b469b
    2b68:			; <UNDEFINED> instruction: 0xf7fe9804
    2b6c:	strcs	lr, [r1, #-3320]	; 0xfffff308
    2b70:	smlatble	pc, r8, r5, r4	; <UNPREDICTABLE>
    2b74:	andcs	r4, r5, #40, 18	; 0xa0000
    2b78:	ldrbtmi	r2, [r9], #-0
    2b7c:	bl	ff2c0b7c <__assert_fail@plt+0xff2bf584>
    2b80:			; <UNDEFINED> instruction: 0x4632465b
    2b84:	andcs	r4, r1, r1, lsl #12
    2b88:	ldc	7, cr15, [r8], #1016	; 0x3f8
    2b8c:	ldrbtmi	r4, [pc], #-3875	; 2b94 <__assert_fail@plt+0x159c>
    2b90:	ldr	r6, [r1, r7, lsl #3]
    2b94:	strb	r4, [lr, -r8, lsr #13]
    2b98:	stcl	7, cr15, [r0], #1016	; 0x3f8
    2b9c:			; <UNDEFINED> instruction: 0xf7fe4638
    2ba0:			; <UNDEFINED> instruction: 0xe7e4ed14
    2ba4:	bl	ff140ba4 <__assert_fail@plt+0xff13f5ac>
    2ba8:	andcs	r4, r5, #475136	; 0x74000
    2bac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2bb0:	bl	fec40bb0 <__assert_fail@plt+0xfec3f5b8>
    2bb4:			; <UNDEFINED> instruction: 0x4601463a
    2bb8:			; <UNDEFINED> instruction: 0xf7fe2001
    2bbc:	ldmdbmi	r9, {r5, r7, sl, fp, sp, lr, pc}
    2bc0:	andls	r2, r3, r5, lsl #4
    2bc4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2bc8:	bl	fe940bc8 <__assert_fail@plt+0xfe93f5d0>
    2bcc:	andls	r9, r2, r3, lsl #22
    2bd0:			; <UNDEFINED> instruction: 0xf7fe4618
    2bd4:	stmdbls	r2, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    2bd8:			; <UNDEFINED> instruction: 0x4632465b
    2bdc:	andcs	r9, r1, r0
    2be0:	stc	7, cr15, [ip], {254}	; 0xfe
    2be4:	andcs	r4, r5, #16, 18	; 0x40000
    2be8:	ldrbtmi	r2, [r9], #-0
    2bec:	bl	fe4c0bec <__assert_fail@plt+0xfe4bf5f4>
    2bf0:			; <UNDEFINED> instruction: 0x4601463a
    2bf4:			; <UNDEFINED> instruction: 0xf7fe2001
    2bf8:	svclt	0x0000ebba
    2bfc:	andeq	r4, r1, r4, ror r4
    2c00:	andeq	r0, r0, ip, asr r1
    2c04:	andeq	r2, r0, lr, asr #19
    2c08:			; <UNDEFINED> instruction: 0x000029b2
    2c0c:	andeq	r4, r1, ip, ror #12
    2c10:	andeq	r4, r1, sl, lsl #7
    2c14:	andeq	r4, r1, r4, lsl r6
    2c18:	ldrdeq	r2, [r0], -lr
    2c1c:	andeq	r2, r0, lr, asr r8
    2c20:	andeq	r2, r0, lr, ror r8
    2c24:	andeq	r2, r0, lr, lsr r8
    2c28:	andeq	r2, r0, r2, ror #16
    2c2c:	bmi	7afc6c <__assert_fail@plt+0x7ae674>
    2c30:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    2c34:	addlt	fp, r2, r0, lsl #10
    2c38:	stmdbls	r3, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c3c:	movwls	r6, #6171	; 0x181b
    2c40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c44:	addsmi	r6, r8, #196608	; 0x30000
    2c48:	stmdavs	r3, {r3, r4, ip, lr, pc}^
    2c4c:	andls	sl, r0, #4, 20	; 0x4000
    2c50:	svclt	0x00144283
    2c54:	andeq	pc, r8, r3, lsr #3
    2c58:	andcc	r2, r4, r0
    2c5c:	blx	4bec6c <__assert_fail@plt+0x4bd674>
    2c60:	bmi	4f1368 <__assert_fail@plt+0x4efd70>
    2c64:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    2c68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c6c:	subsmi	r9, sl, r1, lsl #22
    2c70:	andlt	sp, r2, lr, lsl #2
    2c74:	bl	140df0 <__assert_fail@plt+0x13f7f8>
    2c78:	ldrbmi	fp, [r0, -r3]!
    2c7c:			; <UNDEFINED> instruction: 0xf44f4b0d
    2c80:	stmdbmi	sp, {r0, r2, r3, r4, r9, ip, sp, lr}
    2c84:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    2c88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2c8c:	ldc	7, cr15, [r4], #1016	; 0x3f8
    2c90:	bl	13c0c90 <__assert_fail@plt+0x13bf698>
    2c94:	vpmax.s8	d20, d0, d10
    2c98:	stmdbmi	sl, {r0, r2, r3, r4, r5, r6, r8, r9, sp}
    2c9c:	ldrbtmi	r2, [sl], #-1
    2ca0:			; <UNDEFINED> instruction: 0xf7fe4479
    2ca4:	svclt	0x0000eb64
    2ca8:	andeq	r4, r1, r2, asr #4
    2cac:	andeq	r0, r0, ip, asr r1
    2cb0:	andeq	r4, r1, lr, lsl #4
    2cb4:	andeq	r3, r0, lr, asr r5
    2cb8:	strdeq	r2, [r0], -r0
    2cbc:	andeq	r2, r0, r2, lsl #16
    2cc0:	ldrdeq	r2, [r0], -sl
    2cc4:	strdeq	r2, [r0], -ip
    2cc8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    2ccc:			; <UNDEFINED> instruction: 0x460c4298
    2cd0:	mvnslt	sp, fp
    2cd4:	addmi	r6, r3, #4390912	; 0x430000
    2cd8:			; <UNDEFINED> instruction: 0xf1a3bf14
    2cdc:	andcs	r0, r0, r8
    2ce0:			; <UNDEFINED> instruction: 0xf0023004
    2ce4:	ldmdblt	r8, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}^
    2ce8:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    2cec:	andcs	r2, r0, r5, lsl #4
    2cf0:			; <UNDEFINED> instruction: 0xf7fe4479
    2cf4:			; <UNDEFINED> instruction: 0x4622eb10
    2cf8:	andcs	r4, r1, r1, lsl #12
    2cfc:	bl	fffc0cfc <__assert_fail@plt+0xfffbf704>
    2d00:	vpmax.s8	d20, d0, d10
    2d04:	stmdbmi	sl, {r0, r1, r3, r5, r6, r8, r9, sp}
    2d08:	ldrbtmi	r2, [sl], #-1
    2d0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2d10:	blmi	23d9d0 <__assert_fail@plt+0x23c3d8>
    2d14:	rsbcs	pc, r6, #64, 4
    2d18:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    2d1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2d20:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    2d24:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2d28:	andeq	r2, r0, ip, asr #15
    2d2c:	andeq	r2, r0, lr, ror #14
    2d30:	muleq	r0, r0, r7
    2d34:	andeq	r3, r0, r8, asr #9
    2d38:	andeq	r2, r0, sl, asr r7
    2d3c:	andeq	r2, r0, r6, asr #15
    2d40:	mvnsmi	lr, #737280	; 0xb4000
    2d44:	ldmdbmi	ip!, {r1, r2, r3, r9, sl, lr}^
    2d48:	bmi	1f2efb4 <__assert_fail@plt+0x1f2d9bc>
    2d4c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    2d50:	umaalcc	pc, r0, r0, r8	; <UNPREDICTABLE>
    2d54:	ldreq	r5, [pc, sl, lsl #17]
    2d58:	andsls	r6, r7, #1179648	; 0x120000
    2d5c:	andeq	pc, r0, #79	; 0x4f
    2d60:	andeq	pc, r0, #79	; 0x4f
    2d64:	strle	r9, [r3], #-513	; 0xfffffdff
    2d68:	addsmi	r6, r0, #0, 16
    2d6c:	addhi	pc, fp, r0, asr #5
    2d70:	umaalcc	pc, r1, r4, r8	; <UNPREDICTABLE>
    2d74:			; <UNDEFINED> instruction: 0xf01368e0
    2d78:	svclt	0x00040501
    2d7c:			; <UNDEFINED> instruction: 0xf04f2702
    2d80:	cmple	sl, r1, lsl #16
    2d84:	bl	ed9ec <__assert_fail@plt+0xec3f4>
    2d88:	bl	c54a4 <__assert_fail@plt+0xc3eac>
    2d8c:			; <UNDEFINED> instruction: 0xf84908c8
    2d90:			; <UNDEFINED> instruction: 0xf7fe0c24
    2d94:			; <UNDEFINED> instruction: 0xf848eb58
    2d98:	strmi	r6, [r3], -r4, lsr #24
    2d9c:			; <UNDEFINED> instruction: 0xf8494630
    2da0:			; <UNDEFINED> instruction: 0xf7fe3c20
    2da4:			; <UNDEFINED> instruction: 0xf894eb50
    2da8:			; <UNDEFINED> instruction: 0xf0133040
    2dac:			; <UNDEFINED> instruction: 0xf8480202
    2db0:	tstle	sl, r0, lsr #24
    2db4:	stmdacs	r0, {r5, fp, sp, lr}
    2db8:	bvs	18f9a1c <__assert_fail@plt+0x18f8424>
    2dbc:	andls	sl, r2, #2, 28
    2dc0:	stmib	r6, {r2, r8, r9, fp, sp}^
    2dc4:	rsbsvs	r2, r2, r4, lsl #4
    2dc8:	strhtle	r6, [r7], #-18	; 0xffffffee
    2dcc:	blge	3dd068 <__assert_fail@plt+0x3dba70>
    2dd0:	movwls	r9, #18181	; 0x4705
    2dd4:	cmple	r9, r0, lsl #26
    2dd8:	addmi	pc, r0, #1325400064	; 0x4f000000
    2ddc:			; <UNDEFINED> instruction: 0xf7fe4631
    2de0:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    2de4:			; <UNDEFINED> instruction: 0xf894db6a
    2de8:	ldreq	r3, [fp, -r0, asr #32]
    2dec:	blge	638250 <__assert_fail@plt+0x636c58>
    2df0:	biceq	lr, r7, #3072	; 0xc00
    2df4:	stccc	8, cr15, [ip], #-332	; 0xfffffeb4
    2df8:	blcs	2a0e6c <__assert_fail@plt+0x29f874>
    2dfc:	svccs	0x0004d05c
    2e00:	addhi	pc, lr, r0
    2e04:	blmi	13ad66c <__assert_fail@plt+0x13ac074>
    2e08:	biceq	lr, r7, r2, lsl #22
    2e0c:	ldrbtmi	r1, [fp], #-3194	; 0xfffff386
    2e10:	stmdb	r1, {r0, sp}^
    2e14:	stmdbge	pc, {r0, r3, ip, sp}	; <UNPREDICTABLE>
    2e18:			; <UNDEFINED> instruction: 0xf7fe2002
    2e1c:	stmdals	r1, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    2e20:	b	1040e20 <__assert_fail@plt+0x103f828>
    2e24:	blmi	1155748 <__assert_fail@plt+0x1154150>
    2e28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e2c:	blls	5dce9c <__assert_fail@plt+0x5db8a4>
    2e30:	cmnle	r3, sl, asr r0
    2e34:	pop	{r0, r3, r4, ip, sp, pc}
    2e38:			; <UNDEFINED> instruction: 0xf7fe83f0
    2e3c:	strmi	lr, [r5], -r4, lsl #22
    2e40:			; <UNDEFINED> instruction: 0xf7fe4630
    2e44:	stmdbmi	r0, {r8, r9, fp, sp, lr, pc}^
    2e48:	stmdane	sl!, {r0, r3, r4, r5, r6, sl, lr}
    2e4c:			; <UNDEFINED> instruction: 0xf7ffa801
    2e50:	blls	81f94 <__assert_fail@plt+0x8099c>
    2e54:	ldmdblt	r0, {r0, r1, r2, r3, r8, r9, ip, pc}
    2e58:			; <UNDEFINED> instruction: 0xf7fe4618
    2e5c:			; <UNDEFINED> instruction: 0x9010eaf4
    2e60:	stmiavs	r0!, {r0, r1, r8, r9, sl, sp}^
    2e64:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e68:	str	r2, [fp, r1, lsl #10]
    2e6c:	blcs	1d600 <__assert_fail@plt+0x1c008>
    2e70:			; <UNDEFINED> instruction: 0xf7fed1b2
    2e74:	addmi	lr, r5, #876544	; 0xd6000
    2e78:			; <UNDEFINED> instruction: 0xf7fed003
    2e7c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2e80:	stmdavs	r0!, {r0, r3, r4, r5, ip, lr, pc}
    2e84:	mcrrne	7, 10, lr, r5, cr8
    2e88:			; <UNDEFINED> instruction: 0xf7fed001
    2e8c:			; <UNDEFINED> instruction: 0xf04feb9e
    2e90:			; <UNDEFINED> instruction: 0x462033ff
    2e94:			; <UNDEFINED> instruction: 0xf7ff6023
    2e98:			; <UNDEFINED> instruction: 0xe769fdb1
    2e9c:	umaalcc	pc, r1, r4, r8	; <UNPREDICTABLE>
    2ea0:	ldrle	r0, [r3], #2009	; 0x7d9
    2ea4:	blmi	a6d70c <__assert_fail@plt+0xa6c114>
    2ea8:	sbceq	lr, r7, #2048	; 0x800
    2eac:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2eb0:	stmdb	r2, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip}^
    2eb4:	str	r3, [r9, r9, lsl #2]
    2eb8:			; <UNDEFINED> instruction: 0xe7ac463a
    2ebc:	mcrrne	8, 2, r6, r2, cr0
    2ec0:			; <UNDEFINED> instruction: 0xf04fd116
    2ec4:			; <UNDEFINED> instruction: 0x462033ff
    2ec8:			; <UNDEFINED> instruction: 0xf7ff6023
    2ecc:	stmdavs	r0!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2ed0:	vst1.8	{d20-d22}, [pc :256], r1
    2ed4:			; <UNDEFINED> instruction: 0xf7fe4280
    2ed8:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    2edc:	ldmdbmi	ip, {r0, r1, r7, r9, fp, ip, lr, pc}
    2ee0:	andcs	r2, r0, r5, lsl #4
    2ee4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ee8:			; <UNDEFINED> instruction: 0xf7feea16
    2eec:	ldrb	lr, [sl, -lr, lsl #22]!
    2ef0:	bl	1ac0ef0 <__assert_fail@plt+0x1abf8f8>
    2ef4:	strmi	lr, [r1], -r5, ror #15
    2ef8:			; <UNDEFINED> instruction: 0xf7fe68a0
    2efc:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    2f00:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    2f04:	stmdavs	r0!, {r0, r3, r8, r9, fp, sp, pc}
    2f08:	tstcs	r8, #402653184	; 0x18000000
    2f0c:	andcs	r9, r1, #12, 4	; 0xc0000000
    2f10:	movwls	r9, #37639	; 0x9307
    2f14:	stmib	sp, {r1, r8, r9, sp}^
    2f18:	ldrb	r2, [sp, -sl, lsl #6]
    2f1c:	b	240f1c <__assert_fail@plt+0x23f924>
    2f20:	vqdmulh.s<illegal width 8>	d20, d0, d12
    2f24:	stmdbmi	ip, {r0, r1, r2, r4, r9, sp}
    2f28:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    2f2c:	teqcc	r8, #2030043136	; 0x79000000
    2f30:			; <UNDEFINED> instruction: 0xf7fe4478
    2f34:	svclt	0x0000eb62
    2f38:	andeq	r4, r1, r6, lsr #2
    2f3c:	andeq	r0, r0, ip, asr r1
    2f40:	andeq	r2, r0, sl, lsr #30
    2f44:	andeq	r4, r1, ip, asr #32
    2f48:	andeq	r2, r0, r8, lsr #13
    2f4c:	andeq	r2, r0, sl, lsl #29
    2f50:	andeq	r2, r0, r4, lsl r6
    2f54:			; <UNDEFINED> instruction: 0x000032ba
    2f58:	andeq	r2, r0, ip, asr #10
    2f5c:	ldrdeq	r2, [r0], -ip
    2f60:	cmplt	r1, #112, 10	; 0x1c000000
    2f64:	strmi	r4, [sp], -r6, lsl #12
    2f68:	stc2	7, cr15, [r0], {255}	; 0xff
    2f6c:			; <UNDEFINED> instruction: 0x2110b9d0
    2f70:			; <UNDEFINED> instruction: 0xf7fe2001
    2f74:			; <UNDEFINED> instruction: 0x4604e95a
    2f78:			; <UNDEFINED> instruction: 0x4628b170
    2f7c:	streq	pc, [r8, #-260]	; 0xfffffefc
    2f80:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    2f84:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f88:	ldmdavs	r3!, {r4, r8, r9, ip, sp, pc}^
    2f8c:	rsbsvs	r6, r5, r0, lsr #32
    2f90:	movwvs	lr, #10692	; 0x29c4
    2f94:	ldcllt	0, cr6, [r0, #-116]!	; 0xffffff8c
    2f98:	andscs	r4, r0, #16, 18	; 0x40000
    2f9c:	ldrbtmi	r2, [r9], #-1
    2fa0:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fa4:	andcs	r4, r5, #229376	; 0x38000
    2fa8:	ldrbtmi	r2, [r9], #-0
    2fac:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb0:	strmi	r4, [r1], -sl, lsr #12
    2fb4:			; <UNDEFINED> instruction: 0xf7fe2001
    2fb8:	blmi	2bda48 <__assert_fail@plt+0x2bc450>
    2fbc:	subscs	pc, r3, #64, 4
    2fc0:	stmdami	sl, {r0, r3, r8, fp, lr}
    2fc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2fc8:	ldrbtmi	r3, [r8], #-840	; 0xfffffcb8
    2fcc:	bl	540fcc <__assert_fail@plt+0x53f9d4>
    2fd0:	andcs	r4, r1, r7, lsl #18
    2fd4:			; <UNDEFINED> instruction: 0xf7fe4479
    2fd8:	svclt	0x0000e9ca
    2fdc:	ldrdeq	r2, [r0], -r6
    2fe0:	andeq	r2, r0, r6, lsl #11
    2fe4:	andeq	r3, r0, r0, lsr #4
    2fe8:			; <UNDEFINED> instruction: 0x000024b2
    2fec:	andeq	r2, r0, r2, ror #13
    2ff0:	andeq	r2, r0, r4, lsl #11
    2ff4:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    2ff8:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    2ffc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3000:			; <UNDEFINED> instruction: 0xf7fe4620
    3004:	strmi	lr, [r7], -ip, asr #19
    3008:			; <UNDEFINED> instruction: 0xf7fe4620
    300c:			; <UNDEFINED> instruction: 0x4606e958
    3010:			; <UNDEFINED> instruction: 0xf7fe4620
    3014:	strmi	lr, [r4], -r2, ror #20
    3018:			; <UNDEFINED> instruction: 0xb128bb66
    301c:	b	94101c <__assert_fail@plt+0x93fa24>
    3020:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3024:	tstle	r7, r9, lsl #22
    3028:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    302c:			; <UNDEFINED> instruction: 0x4620681c
    3030:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3034:	strtmi	r4, [r0], -r6, lsl #12
    3038:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    303c:	strtmi	r4, [r0], -r5, lsl #12
    3040:	b	12c1040 <__assert_fail@plt+0x12bfa48>
    3044:	bllt	f5485c <__assert_fail@plt+0xf53264>
    3048:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    304c:	b	34104c <__assert_fail@plt+0x33fa54>
    3050:	blcs	25d064 <__assert_fail@plt+0x25ba6c>
    3054:	ldfltp	f5, [r8, #44]!	; 0x2c
    3058:	rscle	r2, r5, r0, lsr #22
    305c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3060:	andcs	r2, r0, r5, lsl #4
    3064:			; <UNDEFINED> instruction: 0xf7fe4479
    3068:			; <UNDEFINED> instruction: 0xf7fee956
    306c:	andcs	lr, r1, lr, asr #20
    3070:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3074:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3078:	stccs	8, cr6, [r0], {3}
    307c:	blcs	837834 <__assert_fail@plt+0x83623c>
    3080:	andvs	fp, r4, r8, lsl pc
    3084:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3088:	andcs	r2, r0, r5, lsl #4
    308c:			; <UNDEFINED> instruction: 0xf7fe4479
    3090:			; <UNDEFINED> instruction: 0xf7fee942
    3094:	strb	lr, [sl, r4, ror #19]!
    3098:	mvnle	r2, r0, lsl #16
    309c:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30a0:	blcs	81d0b4 <__assert_fail@plt+0x81babc>
    30a4:	andvs	fp, r4, r8, lsl pc
    30a8:	svclt	0x0000e7e1
    30ac:	andeq	r3, r1, sl, ror lr
    30b0:	andeq	r0, r0, r4, ror r1
    30b4:	andeq	r0, r0, r4, ror #2
    30b8:	andeq	r2, r0, ip, lsl #10
    30bc:	andeq	r2, r0, r4, ror #9
    30c0:	blmi	dd59a0 <__assert_fail@plt+0xdd43a8>
    30c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    30c8:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    30cc:	stmvs	r2, {r0, r2, r9, sl, lr}
    30d0:	movwls	r6, #63515	; 0xf81b
    30d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    30d8:			; <UNDEFINED> instruction: 0xf88d2300
    30dc:	bcs	f154 <__assert_fail@plt+0xdb5c>
    30e0:	adcscs	sp, r4, sl, lsr r1
    30e4:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30e8:	svclt	0x00ce1e06
    30ec:	hvccs	4545	; 0x11c1
    30f0:	strmi	r2, [r8], -r0, asr #12
    30f4:			; <UNDEFINED> instruction: 0xf7fe9105
    30f8:	stmdbls	r5, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    30fc:	stmdacs	r0, {r2, r9, sl, lr}
    3100:			; <UNDEFINED> instruction: 0xf7fed046
    3104:			; <UNDEFINED> instruction: 0x4607e952
    3108:	teqle	r0, r0, lsl #16
    310c:			; <UNDEFINED> instruction: 0x212e55a0
    3110:			; <UNDEFINED> instruction: 0xf7fe4620
    3114:			; <UNDEFINED> instruction: 0xb100e99e
    3118:	stmdavs	sl!, {r0, r1, r2, ip, sp, lr}^
    311c:			; <UNDEFINED> instruction: 0xf7ff9205
    3120:	stmdbvs	r9!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    3124:	strls	r9, [r0], #-2565	; 0xfffff5fb
    3128:	stmdbge	r7, {r0, r8, ip, pc}
    312c:	ldmdbmi	sp, {r1, r8, ip, pc}
    3130:			; <UNDEFINED> instruction: 0x46034479
    3134:	andeq	pc, ip, r5, lsl #2
    3138:	blx	ff6c113c <__assert_fail@plt+0xff6bfb44>
    313c:	blmi	6159ac <__assert_fail@plt+0x6143b4>
    3140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3144:	blls	3dd1b4 <__assert_fail@plt+0x3dbbbc>
    3148:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    314c:	andslt	r4, r1, r0, lsr #12
    3150:	ldrhtmi	lr, [r0], #141	; 0x8d
    3154:	stmialt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3158:	tstcs	lr, #20, 24	; 0x1400
    315c:	stmdage	r7, {r0, r9, ip, pc}
    3160:			; <UNDEFINED> instruction: 0x4619447c
    3164:	strls	r2, [r0], #-513	; 0xfffffdff
    3168:	b	ec1168 <__assert_fail@plt+0xebfb70>
    316c:			; <UNDEFINED> instruction: 0x4620e7b9
    3170:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3174:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3178:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    317c:	stmdacs	r0, {r2, r9, sl, lr}
    3180:	stmdbmi	ip, {r0, r1, r3, r6, r7, r8, ip, lr, pc}
    3184:	ldrbtmi	r2, [r9], #-1
    3188:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    318c:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3190:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    3194:	ldrbtmi	r2, [r9], #-1
    3198:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    319c:			; <UNDEFINED> instruction: 0x00013db0
    31a0:	andeq	r0, r0, ip, asr r1
    31a4:	andeq	r2, r0, r0, asr r4
    31a8:	andeq	r3, r1, r4, lsr sp
    31ac:	andeq	r2, r0, r4, ror #4
    31b0:	andeq	r2, r0, r6, lsl #8
    31b4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    31b8:	ldrdeq	r2, [r0], -lr
    31bc:	blmi	fed15c90 <__assert_fail@plt+0xfed14698>
    31c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    31c4:			; <UNDEFINED> instruction: 0x460443f0
    31c8:	adclt	r6, r5, r0, asr #18
    31cc:			; <UNDEFINED> instruction: 0xf8d458d3
    31d0:	ldmdavs	fp, {r4, pc}
    31d4:			; <UNDEFINED> instruction: 0xf04f9323
    31d8:	stmdacs	r0, {r8, r9}
    31dc:	tsthi	r0, r0	; <UNPREDICTABLE>
    31e0:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    31e8:	sbchi	pc, r9, r0
    31ec:	umaalpl	pc, r0, r4, r8	; <UNPREDICTABLE>
    31f0:			; <UNDEFINED> instruction: 0xf10006e9
    31f4:	stmiami	r7!, {r2, r3, r7, pc}
    31f8:			; <UNDEFINED> instruction: 0xf7fe4478
    31fc:	stmdacs	r0, {r2, r4, r7, fp, sp, lr, pc}
    3200:	adcshi	pc, sp, r0
    3204:	andls	r0, r8, sl, ror #12
    3208:	adcshi	pc, r1, r0, asr #2
    320c:			; <UNDEFINED> instruction: 0xf7fe20b4
    3210:	mcrne	8, 0, lr, cr6, cr6, {4}
    3214:	ldclne	15, cr11, [r1], #-824	; 0xfffffcc8
    3218:	strbcs	r2, [r0], -r1, asr #2
    321c:	tstls	r7, r8, lsl #12
    3220:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3224:	strmi	r9, [r5], -r7, lsl #18
    3228:			; <UNDEFINED> instruction: 0xf0002800
    322c:			; <UNDEFINED> instruction: 0xf7fe8124
    3230:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    3234:	rschi	pc, ip, r0, asr #32
    3238:	strtmi	r5, [r8], -r8, lsr #11
    323c:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3240:	vtst.8	q1, q8, <illegal reg q15.5>
    3244:	stmdbvs	r0!, {r0, r2, r3, r8, pc}
    3248:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    324c:	vtst.8	d2, d0, d16
    3250:	stmiavs	r2!, {r0, r4, r5, r6, r7, pc}
    3254:			; <UNDEFINED> instruction: 0xf0002a00
    3258:	stmibmi	pc, {r0, r1, r2, r4, r7, pc}	; <UNPREDICTABLE>
    325c:			; <UNDEFINED> instruction: 0xf104a809
    3260:	ldrbtmi	r0, [r9], #-1588	; 0xfffff9cc
    3264:	blx	1141268 <__assert_fail@plt+0x113fc70>
    3268:	umaalcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    326c:			; <UNDEFINED> instruction: 0xf100069b
    3270:	blvs	18e34dc <__assert_fail@plt+0x18e1ee4>
    3274:	stmdbeq	ip!, {r2, r8, ip, sp, lr, pc}
    3278:			; <UNDEFINED> instruction: 0xf000429e
    327c:			; <UNDEFINED> instruction: 0x463080b5
    3280:	blx	241286 <__assert_fail@plt+0x23fc8e>
    3284:	strbmi	r6, [fp, #-2787]	; 0xfffff51d
    3288:	andsle	r4, r4, r6, lsl #12
    328c:			; <UNDEFINED> instruction: 0xf7ff4648
    3290:	vmlacs.f64	d15, d0, d1
    3294:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3298:			; <UNDEFINED> instruction: 0xf0004681
    329c:			; <UNDEFINED> instruction: 0x460180f2
    32a0:			; <UNDEFINED> instruction: 0xf0014630
    32a4:	strmi	pc, [r3], -r5, lsr #22
    32a8:			; <UNDEFINED> instruction: 0x461e4630
    32ac:	svc	0x00faf7fd
    32b0:			; <UNDEFINED> instruction: 0xf7fd4648
    32b4:	mcrcs	15, 0, lr, cr0, cr8, {7}
    32b8:	addshi	pc, r9, r0
    32bc:			; <UNDEFINED> instruction: 0xf1049b09
    32c0:	ldmdbmi	r6!, {r2, r3}^
    32c4:	strvc	lr, [r3], -sp, asr #19
    32c8:	movwls	r4, #9337	; 0x2479
    32cc:	stmdapl	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    32d0:	stmdavs	r2!, {r3, r8, r9, fp, ip, pc}^
    32d4:	blx	3412d8 <__assert_fail@plt+0x33fce0>
    32d8:			; <UNDEFINED> instruction: 0xf7fd9808
    32dc:	strtmi	lr, [r8], -r4, ror #31
    32e0:	svc	0x00e0f7fd
    32e4:			; <UNDEFINED> instruction: 0xf7fd9809
    32e8:			; <UNDEFINED> instruction: 0x4638efde
    32ec:	svc	0x00daf7fd
    32f0:			; <UNDEFINED> instruction: 0xf7fd4630
    32f4:	bmi	1abf25c <__assert_fail@plt+0x1abdc64>
    32f8:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
    32fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3300:	subsmi	r9, sl, r3, lsr #22
    3304:	adchi	pc, r1, r0, asr #32
    3308:	pop	{r0, r2, r5, ip, sp, pc}
    330c:	stcge	3, cr8, [sl, #-960]	; 0xfffffc40
    3310:	strtmi	r2, [r8], -r0, lsl #2
    3314:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3318:			; <UNDEFINED> instruction: 0xf7fe4628
    331c:			; <UNDEFINED> instruction: 0x4603e85e
    3320:			; <UNDEFINED> instruction: 0xf0002800
    3324:	mrcge	0, 0, r8, cr3, cr4, {4}
    3328:	cmpcs	r0, lr, asr sl
    332c:			; <UNDEFINED> instruction: 0x4630447a
    3330:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3334:	bge	92dfcc <__assert_fail@plt+0x92c9d4>
    3338:			; <UNDEFINED> instruction: 0xf1a04631
    333c:	cdpne	12, 12, cr0, cr5, cr2, {0}
    3340:	ldrmi	r4, [r5], #-1180	; 0xfffffb64
    3344:	bls	2d4358 <__assert_fail@plt+0x2d2d60>
    3348:	mcrr	9, 1, pc, r4, cr12	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf803a808
    3350:	teqcs	sl, #17664	; 0x4500
    3354:	mcrrvs	9, 1, pc, r4, cr5	; <UNPREDICTABLE>
    3358:	mcrrvs	8, 0, pc, r4, cr12	; <UNPREDICTABLE>
    335c:	mcrrcc	8, 0, pc, r4, cr5	; <UNPREDICTABLE>
    3360:			; <UNDEFINED> instruction: 0xf9c6f7ff
    3364:	umaalpl	pc, r0, r4, r8	; <UNPREDICTABLE>
    3368:			; <UNDEFINED> instruction: 0xf53f066a
    336c:	stmdami	lr, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    3370:			; <UNDEFINED> instruction: 0xf7fd4478
    3374:			; <UNDEFINED> instruction: 0x4605efd8
    3378:			; <UNDEFINED> instruction: 0xf47f2800
    337c:	stmdbmi	fp, {r2, r5, r6, r8, r9, sl, fp, sp, pc}^
    3380:	ldrbtmi	r2, [r9], #-1
    3384:	svc	0x00f2f7fd
    3388:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    338c:	svc	0x00caf7fd
    3390:	rscsle	r2, r4, r0, lsl #16
    3394:	umaalcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    3398:	ldrteq	pc, [r4], -r4, lsl #2	; <UNPREDICTABLE>
    339c:	ldreq	r9, [fp], r9
    33a0:	svcge	0x0067f57f
    33a4:	ldrtmi	r4, [r0], -r3, asr #18
    33a8:	tstls	r7, r9, ror r4
    33ac:	blx	17c13b0 <__assert_fail@plt+0x17bfdb8>
    33b0:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
    33b4:	svcge	0x005df47f
    33b8:			; <UNDEFINED> instruction: 0xf7ff4630
    33bc:	ldmdbmi	lr!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    33c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    33c4:	stc2	7, cr15, [r0], {255}	; 0xff
    33c8:			; <UNDEFINED> instruction: 0xf7fea80a
    33cc:	bllt	163d694 <__assert_fail@plt+0x163c09c>
    33d0:			; <UNDEFINED> instruction: 0x4630493a
    33d4:			; <UNDEFINED> instruction: 0xf7ff4479
    33d8:	ldmdbmi	r9!, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    33dc:	ldrtmi	r9, [r0], -ip, lsl #20
    33e0:			; <UNDEFINED> instruction: 0xf7ff4479
    33e4:	strb	pc, [r4, -r3, lsr #24]	; <UNPREDICTABLE>
    33e8:	ldrmi	r6, [r9, #2787]	; 0xae3
    33ec:	ldmdami	r5!, {r0, r1, r3, r8, ip, lr, pc}
    33f0:			; <UNDEFINED> instruction: 0xf7fd4478
    33f4:			; <UNDEFINED> instruction: 0x4606ef98
    33f8:			; <UNDEFINED> instruction: 0xf47f2800
    33fc:	sbfx	sl, pc, #30, #31
    3400:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    3404:	strbmi	lr, [r8], -ip, ror #13
    3408:	blx	114140c <__assert_fail@plt+0x113fe14>
    340c:	ldrb	r4, [r2, -r6, lsl #12]
    3410:			; <UNDEFINED> instruction: 0xf7fd4628
    3414:	stmdami	sp!, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    3418:			; <UNDEFINED> instruction: 0xf7fd4478
    341c:	strmi	lr, [r5], -r4, lsl #31
    3420:			; <UNDEFINED> instruction: 0xf47f2800
    3424:	str	sl, [sl, sl, lsl #30]!
    3428:	ldrtmi	r4, [r0], -r9, lsr #18
    342c:			; <UNDEFINED> instruction: 0xf7ff4479
    3430:			; <UNDEFINED> instruction: 0xe71efbfd
    3434:	andcs	r4, r5, #638976	; 0x9c000
    3438:	ldrbtmi	r2, [r9], #-0
    343c:	svc	0x006af7fd
    3440:	strmi	r6, [r1], -r2, lsr #18
    3444:			; <UNDEFINED> instruction: 0xf7fe2001
    3448:			; <UNDEFINED> instruction: 0xf7fde85a
    344c:	stmdbmi	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3450:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3454:	svc	0x005ef7fd
    3458:	andcs	r4, r1, r1, lsl #12
    345c:	svc	0x0086f7fd
    3460:	andcs	r4, r5, #491520	; 0x78000
    3464:	ldrbtmi	r2, [r9], #-0
    3468:	svc	0x0054f7fd
    346c:	strmi	r4, [r1], -sl, lsr #12
    3470:			; <UNDEFINED> instruction: 0xf7fe2001
    3474:	strmi	lr, [sl], -r4, asr #16
    3478:	andcs	r4, r1, r9, lsl r9
    347c:			; <UNDEFINED> instruction: 0xf7fd4479
    3480:	mcrcs	15, 0, lr, cr0, cr6, {3}
    3484:	svcge	0x001af47f
    3488:	ldr	r4, [r4, -r6, lsl #12]
    348c:			; <UNDEFINED> instruction: 0x00013cb4
    3490:	andeq	r0, r0, ip, asr r1
    3494:	andeq	r2, r0, r4, lsl #7
    3498:	muleq	r0, sl, r3
    349c:	andeq	r2, r0, r4, lsl #7
    34a0:	andeq	r3, r1, sl, ror fp
    34a4:	andeq	r2, r0, ip, ror #4
    34a8:	andeq	r2, r0, ip, lsl #4
    34ac:	ldrdeq	r2, [r0], -r6
    34b0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    34b4:	andeq	r2, r0, r8, asr r2
    34b8:	andeq	r2, r0, sl, asr #4
    34bc:	andeq	r2, r0, r4, asr #4
    34c0:	andeq	r2, r0, r8, asr #4
    34c4:	andeq	r2, r0, ip, lsl #3
    34c8:	andeq	r2, r0, sl, ror r1
    34cc:	andeq	r2, r0, r4, ror #2
    34d0:	andeq	r2, r0, r0, lsl r2
    34d4:	andeq	r2, r0, sl, lsr #3
    34d8:	andeq	r2, r0, r2, ror #2
    34dc:	andeq	r2, r0, r2, ror #2
    34e0:	strdeq	r1, [r0], -r8
    34e4:	andeq	r0, r0, r0
    34e8:	andvs	r2, fp, r0, lsl #6
    34ec:			; <UNDEFINED> instruction: 0xb328b410
    34f0:	mulmi	r0, r0, r9
    34f4:	tstle	ip, pc, lsr #24
    34f8:	mulcc	r1, r0, r9
    34fc:	andcc	r4, r1, r4, lsl #12
    3500:	rscsle	r2, r9, pc, lsr #22
    3504:	andvs	r2, fp, r1, lsl #6
    3508:	mulcc	r1, r4, r9
    350c:	svclt	0x00182b2f
    3510:	andle	r2, sl, r0, lsl #22
    3514:			; <UNDEFINED> instruction: 0xf1c04603
    3518:	ldmdane	sl, {r1}
    351c:			; <UNDEFINED> instruction: 0xf913600a
    3520:	bcs	f12c <__assert_fail@plt+0xdb34>
    3524:	bcs	bf318c <__assert_fail@plt+0xbf1b94>
    3528:			; <UNDEFINED> instruction: 0x4620d1f7
    352c:	blmi	1416a8 <__assert_fail@plt+0x1400b0>
    3530:	stccs	7, cr4, [r0], {112}	; 0x70
    3534:			; <UNDEFINED> instruction: 0x4604d0f9
    3538:	strb	r3, [r3, r1]!
    353c:	ldrb	r4, [r4, r4, lsl #12]!
    3540:			; <UNDEFINED> instruction: 0x460eb570
    3544:	mulne	r0, r0, r9
    3548:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    354c:	cmplt	r1, r8, lsl #12
    3550:			; <UNDEFINED> instruction: 0x4630295c
    3554:			; <UNDEFINED> instruction: 0xf7fdd008
    3558:	ldmdblt	r8!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    355c:	strpl	r3, [r9, -r1, lsl #8]!
    3560:	stmdbcs	r0, {r5, r9, sl, lr}
    3564:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3568:			; <UNDEFINED> instruction: 0xf993192b
    356c:			; <UNDEFINED> instruction: 0xb12b3001
    3570:	strpl	r3, [r9, -r2, lsl #8]!
    3574:	stmdbcs	r0, {r5, r9, sl, lr}
    3578:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    357c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3580:	mvnsmi	lr, sp, lsr #18
    3584:	bmi	8d4de4 <__assert_fail@plt+0x8d37ec>
    3588:	blmi	8ef798 <__assert_fail@plt+0x8ee1a0>
    358c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    3590:	strmi	r4, [r8], r4, lsl #12
    3594:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3598:			; <UNDEFINED> instruction: 0xf04f9301
    359c:	strls	r0, [r0, -r0, lsl #6]
    35a0:	svc	0x0062f7fd
    35a4:	tstlt	r4, r7
    35a8:	mulcc	r0, r4, r9
    35ac:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    35b0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    35b4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    35b8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    35bc:	svc	0x009ef7fd
    35c0:	ldrtmi	r4, [fp], -r5, lsl #12
    35c4:			; <UNDEFINED> instruction: 0x46694632
    35c8:			; <UNDEFINED> instruction: 0xf7fd4620
    35cc:	stmdavs	fp!, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    35d0:	blls	31c24 <__assert_fail@plt+0x3062c>
    35d4:	rscle	r4, sl, r3, lsr #5
    35d8:			; <UNDEFINED> instruction: 0xf993b11b
    35dc:	blcs	f5e4 <__assert_fail@plt+0xdfec>
    35e0:	bmi	437d7c <__assert_fail@plt+0x436784>
    35e4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    35e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35ec:	subsmi	r9, sl, r1, lsl #22
    35f0:	andlt	sp, r2, sp, lsl #2
    35f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35f8:	blcs	895e2c <__assert_fail@plt+0x894834>
    35fc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3600:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    3604:	strbmi	r4, [r2], -r3, lsr #12
    3608:			; <UNDEFINED> instruction: 0xf7fd4479
    360c:			; <UNDEFINED> instruction: 0xf7fdeeb0
    3610:	svclt	0x0000ee90
    3614:	andeq	r3, r1, r6, ror #17
    3618:	andeq	r0, r0, ip, asr r1
    361c:	andeq	r3, r1, lr, ror #22
    3620:	muleq	r0, r4, ip
    3624:	andeq	r3, r1, lr, lsl #17
    3628:	andeq	r3, r1, r8, lsr #22
    362c:	andeq	r2, r0, r4, asr #24
    3630:	addlt	fp, r3, r0, lsl #10
    3634:	tstls	r0, r7, lsl #24
    3638:			; <UNDEFINED> instruction: 0xf7fd9001
    363c:	ldrbtmi	lr, [ip], #-3862	; 0xfffff0ea
    3640:	ldmib	sp, {r1, r5, r8, sp}^
    3644:	andvs	r2, r1, r0, lsl #6
    3648:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    364c:			; <UNDEFINED> instruction: 0xf7fd4479
    3650:	svclt	0x0000ee8e
    3654:	andeq	r3, r1, r6, ror #21
    3658:	andeq	r2, r0, r0, lsl #24
    365c:			; <UNDEFINED> instruction: 0x4604b538
    3660:			; <UNDEFINED> instruction: 0xf7ff460d
    3664:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3668:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    366c:	lfmlt	f5, 1, [r8, #-0]
    3670:	strtmi	r4, [r0], -r9, lsr #12
    3674:			; <UNDEFINED> instruction: 0xffdcf7ff
    3678:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    367c:			; <UNDEFINED> instruction: 0x47706018
    3680:	andeq	r3, r1, sl, lsr #21
    3684:	svcmi	0x00f0e92d
    3688:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    368c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    3690:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3694:			; <UNDEFINED> instruction: 0xf8df2500
    3698:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    369c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    36a0:	movwls	r6, #55323	; 0xd81b
    36a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36a8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    36ac:	strmi	r9, [r5], -r2, lsl #4
    36b0:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    36b4:	stccs	6, cr4, [r0, #-16]
    36b8:	adchi	pc, r9, r0
    36bc:	mulvs	r0, r5, r9
    36c0:			; <UNDEFINED> instruction: 0xf0002e00
    36c4:			; <UNDEFINED> instruction: 0xf7fd80a4
    36c8:	strtmi	lr, [sl], -r6, lsr #29
    36cc:	strmi	r6, [r2], r1, lsl #16
    36d0:			; <UNDEFINED> instruction: 0xf912e001
    36d4:	rscslt	r6, r3, #1, 30
    36d8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    36dc:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    36e0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    36e4:	addshi	pc, r3, r0
    36e8:	bleq	c3fb24 <__assert_fail@plt+0xc3e52c>
    36ec:	ldrmi	r4, [sl], -r8, lsr #12
    36f0:	ldrbmi	r6, [r9], -r3, lsr #32
    36f4:			; <UNDEFINED> instruction: 0xf7fd930c
    36f8:	mcrls	13, 0, lr, cr12, cr12, {7}
    36fc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    3700:	smlabteq	r0, sp, r9, lr
    3704:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3708:			; <UNDEFINED> instruction: 0xf0402d00
    370c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    3710:	tsthi	r6, r0	; <UNPREDICTABLE>
    3714:	mulpl	r0, r6, r9
    3718:			; <UNDEFINED> instruction: 0xf0002d00
    371c:	andcs	r8, r0, #12, 2
    3720:	cdp	3, 0, cr2, cr8, cr0, {0}
    3724:			; <UNDEFINED> instruction: 0x4657ba10
    3728:	andsls	pc, r8, sp, asr #17
    372c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3730:			; <UNDEFINED> instruction: 0x469246b1
    3734:			; <UNDEFINED> instruction: 0xf999469b
    3738:	bcs	1a4b744 <__assert_fail@plt+0x1a4a14c>
    373c:	addhi	pc, sp, r0
    3740:	msreq	CPSR_, r2, lsr #32
    3744:			; <UNDEFINED> instruction: 0xf0402942
    3748:			; <UNDEFINED> instruction: 0xf99980e9
    374c:	bcs	b75c <__assert_fail@plt+0xa164>
    3750:	bicshi	pc, r3, r0
    3754:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3758:	subsle	r2, r8, r0, lsl #16
    375c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3760:			; <UNDEFINED> instruction: 0x4630d055
    3764:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3768:	movweq	lr, #47706	; 0xba5a
    376c:	cmple	lr, r5, lsl #12
    3770:	mulne	r0, r9, r9
    3774:	suble	r2, sl, r0, lsl #18
    3778:			; <UNDEFINED> instruction: 0x462a4630
    377c:			; <UNDEFINED> instruction: 0xf7fd4649
    3780:	stmdacs	r0, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    3784:			; <UNDEFINED> instruction: 0xf919d143
    3788:	strbmi	ip, [sp], #-5
    378c:	svceq	0x0030f1bc
    3790:			; <UNDEFINED> instruction: 0xf108d10a
    3794:	bl	fea057a0 <__assert_fail@plt+0xfea041a8>
    3798:	bl	1443b4 <__assert_fail@plt+0x142dbc>
    379c:			; <UNDEFINED> instruction: 0xf9150803
    37a0:			; <UNDEFINED> instruction: 0xf1bccf01
    37a4:	rscsle	r0, r8, r0, lsr pc
    37a8:			; <UNDEFINED> instruction: 0xf833683b
    37ac:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    37b0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    37b4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    37b8:	strtmi	r2, [r8], -r0, lsl #6
    37bc:	bne	43f024 <__assert_fail@plt+0x43da2c>
    37c0:	eorvs	r4, r3, sl, lsl r6
    37c4:			; <UNDEFINED> instruction: 0xf7fd930c
    37c8:			; <UNDEFINED> instruction: 0xf8dded94
    37cc:	strmi	r9, [r9, #48]!	; 0x30
    37d0:	strmi	r6, [r2], r5, lsr #16
    37d4:			; <UNDEFINED> instruction: 0xf000468b
    37d8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    37dc:	adchi	pc, r6, r0
    37e0:	mvnscc	pc, #16, 2
    37e4:			; <UNDEFINED> instruction: 0xf1419304
    37e8:	movwls	r3, #21503	; 0x53ff
    37ec:	ldrdeq	lr, [r4, -sp]
    37f0:	mvnscc	pc, #79	; 0x4f
    37f4:	andeq	pc, r2, #111	; 0x6f
    37f8:	svclt	0x0008428b
    37fc:			; <UNDEFINED> instruction: 0xd3274282
    3800:	svceq	0x0000f1b9
    3804:			; <UNDEFINED> instruction: 0xf999d003
    3808:	bcs	b810 <__assert_fail@plt+0xa218>
    380c:	tstcs	r6, #-1073741788	; 0xc0000024
    3810:	ldreq	pc, [r5, #-111]	; 0xffffff91
    3814:	bmi	ff49b8a8 <__assert_fail@plt+0xff49a2b0>
    3818:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    381c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3820:	subsmi	r9, sl, sp, lsl #22
    3824:	orrshi	pc, r6, r0, asr #32
    3828:	andlt	r4, pc, r8, lsr #12
    382c:	blhi	beb28 <__assert_fail@plt+0xbd530>
    3830:	svchi	0x00f0e8bd
    3834:			; <UNDEFINED> instruction: 0xf1109b01
    3838:			; <UNDEFINED> instruction: 0xf04f37ff
    383c:			; <UNDEFINED> instruction: 0xf06f31ff
    3840:			; <UNDEFINED> instruction: 0xf1430002
    3844:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3848:	adcsmi	fp, r8, #8, 30
    384c:	svcge	0x005ff4bf
    3850:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3854:	rsbmi	sp, fp, #913408	; 0xdf000
    3858:			; <UNDEFINED> instruction: 0xf999e7dc
    385c:			; <UNDEFINED> instruction: 0xf0222002
    3860:	bcs	10840e8 <__assert_fail@plt+0x1082af0>
    3864:	svcge	0x0076f47f
    3868:	mulcs	r3, r9, r9
    386c:			; <UNDEFINED> instruction: 0xf47f2a00
    3870:			; <UNDEFINED> instruction: 0x464eaf71
    3874:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3878:			; <UNDEFINED> instruction: 0x9018f8dd
    387c:	blge	13dfb8 <__assert_fail@plt+0x13c9c0>
    3880:	ldcmi	3, cr9, [r8, #24]!
    3884:	mulne	r0, r6, r9
    3888:			; <UNDEFINED> instruction: 0x4628447d
    388c:			; <UNDEFINED> instruction: 0xf7fd9109
    3890:	stmdbls	r9, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3894:			; <UNDEFINED> instruction: 0xf0002800
    3898:	blne	10e3d84 <__assert_fail@plt+0x10e278c>
    389c:			; <UNDEFINED> instruction: 0xf1039309
    38a0:			; <UNDEFINED> instruction: 0xf1be0e01
    38a4:			; <UNDEFINED> instruction: 0xf0000f00
    38a8:	blls	1a3dd8 <__assert_fail@plt+0x1a27e0>
    38ac:	mrscs	r2, (UNDEF: 0)
    38b0:	blvc	ff8fe1f4 <__assert_fail@plt+0xff8fcbfc>
    38b4:	blls	55324 <__assert_fail@plt+0x53d2c>
    38b8:			; <UNDEFINED> instruction: 0xf0402b00
    38bc:	b	1423d84 <__assert_fail@plt+0x142278c>
    38c0:	cmple	r7, r1, lsl #6
    38c4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    38c8:	rdfnee	f0, f5, f0
    38cc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    38d0:	and	r4, r4, ip, lsr #13
    38d4:	movweq	lr, #23124	; 0x5a54
    38d8:	ldfccp	f7, [pc], #48	; 3910 <__assert_fail@plt+0x2318>
    38dc:	blx	37dbe <__assert_fail@plt+0x367c6>
    38e0:			; <UNDEFINED> instruction: 0xf1bcf20b
    38e4:	blx	2938ea <__assert_fail@plt+0x2922f2>
    38e8:	blx	fe80c0f6 <__assert_fail@plt+0xfe80aafe>
    38ec:	strmi	r0, [sl], #-266	; 0xfffffef6
    38f0:			; <UNDEFINED> instruction: 0xf0004611
    38f4:	strcs	r8, [r0], #-252	; 0xffffff04
    38f8:	bcs	cd00 <__assert_fail@plt+0xb708>
    38fc:	blx	fe837cae <__assert_fail@plt+0xfe8366b6>
    3900:			; <UNDEFINED> instruction: 0xf04f670a
    3904:	blx	fea8710e <__assert_fail@plt+0xfea85b16>
    3908:	ldrtmi	r2, [lr], -r2, lsl #6
    390c:	bl	10c9f6c <__assert_fail@plt+0x10c8974>
    3910:	blcs	4550 <__assert_fail@plt+0x2f58>
    3914:	strcs	sp, [r1], #-222	; 0xffffff22
    3918:	ldrb	r2, [fp, r0, lsl #10]
    391c:			; <UNDEFINED> instruction: 0xf47f2a00
    3920:			; <UNDEFINED> instruction: 0xe7a6af19
    3924:			; <UNDEFINED> instruction: 0xf43f2d00
    3928:			; <UNDEFINED> instruction: 0xe791af72
    392c:	movweq	lr, #47706	; 0xba5a
    3930:	svcge	0x0066f47f
    3934:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3938:	stmib	r9, {sl, ip, sp}^
    393c:	strb	r3, [sl, -r0, lsl #8]!
    3940:	strcc	lr, [r0], #-2525	; 0xfffff623
    3944:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3948:	strb	r3, [r4, -r0, lsl #8]!
    394c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3950:	smlabteq	r0, sp, r9, lr
    3954:	streq	pc, [r1, #-111]!	; 0xffffff91
    3958:	tstlt	r3, r2, lsl #22
    395c:			; <UNDEFINED> instruction: 0xf8c39b02
    3960:	ldmib	sp, {sp, lr, pc}^
    3964:	strmi	r1, [fp], -r4, lsl #4
    3968:	svclt	0x00144313
    396c:	movwcs	r2, #769	; 0x301
    3970:	svceq	0x0000f1be
    3974:	movwcs	fp, #3848	; 0xf08
    3978:			; <UNDEFINED> instruction: 0xf0002b00
    397c:	blls	263c50 <__assert_fail@plt+0x262658>
    3980:			; <UNDEFINED> instruction: 0xf8cd2001
    3984:	tstcs	r0, r4, lsr #32
    3988:	ldfccp	f7, [pc], #12	; 399c <__assert_fail@plt+0x23a4>
    398c:	strtmi	r9, [r8], r6, lsl #22
    3990:	b	13e89a0 <__assert_fail@plt+0x13e73a8>
    3994:	ldrmi	r7, [sl], r3, ror #23
    3998:	b	153b9b0 <__assert_fail@plt+0x153a3b8>
    399c:			; <UNDEFINED> instruction: 0xf10c0305
    39a0:			; <UNDEFINED> instruction: 0xd11d3cff
    39a4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    39a8:	svccc	0x00fff1bc
    39ac:	andcs	pc, r1, #10240	; 0x2800
    39b0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    39b4:	ldrmi	r4, [r1], -sl, lsl #8
    39b8:	strcs	sp, [r0], #-18	; 0xffffffee
    39bc:	bcs	cdc4 <__assert_fail@plt+0xb7cc>
    39c0:	blx	fe837d76 <__assert_fail@plt+0xfe83677e>
    39c4:			; <UNDEFINED> instruction: 0xf04f670a
    39c8:	blx	fea871d2 <__assert_fail@plt+0xfea85bda>
    39cc:	ldrtmi	r2, [lr], -r2, lsl #6
    39d0:	bl	10ca030 <__assert_fail@plt+0x10c8a38>
    39d4:	blcs	4614 <__assert_fail@plt+0x301c>
    39d8:	strcs	sp, [r1], #-223	; 0xffffff21
    39dc:	ldrb	r2, [ip, r0, lsl #10]
    39e0:	smlabteq	r6, sp, r9, lr
    39e4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    39e8:			; <UNDEFINED> instruction: 0xf04f0104
    39ec:			; <UNDEFINED> instruction: 0x9c020a0a
    39f0:	bleq	3fb34 <__assert_fail@plt+0x3e53c>
    39f4:			; <UNDEFINED> instruction: 0xf8dd2900
    39f8:	svclt	0x00088024
    39fc:	tstle	r1, #720896	; 0xb0000
    3a00:	movweq	lr, #43802	; 0xab1a
    3a04:	andeq	lr, fp, #76800	; 0x12c00
    3a08:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3a0c:	movweq	lr, #43795	; 0xab13
    3a10:	andeq	lr, fp, #67584	; 0x10800
    3a14:	beq	fe668 <__assert_fail@plt+0xfd070>
    3a18:	bleq	be728 <__assert_fail@plt+0xbd130>
    3a1c:	svclt	0x0008458b
    3a20:	mvnle	r4, #545259520	; 0x20800000
    3a24:	svceq	0x0000f1b8
    3a28:	tstcs	r0, r2, lsl r0
    3a2c:	movweq	lr, #43802	; 0xab1a
    3a30:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3a34:	andeq	lr, fp, #76800	; 0x12c00
    3a38:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3a3c:	movweq	lr, #43795	; 0xab13
    3a40:	andeq	lr, fp, #67584	; 0x10800
    3a44:	beq	fe698 <__assert_fail@plt+0xfd0a0>
    3a48:	bleq	be758 <__assert_fail@plt+0xbd160>
    3a4c:	mvnle	r4, r8, lsl #11
    3a50:	strcs	r2, [r0, -r1, lsl #12]
    3a54:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3a58:	strmi	lr, [r4, #-2525]	; 0xfffff623
    3a5c:	andsls	pc, r0, sp, asr #17
    3a60:	strtmi	r4, [r9], -r0, lsr #12
    3a64:	movwcs	r2, #522	; 0x20a
    3a68:	blx	feabfa76 <__assert_fail@plt+0xfeabe47e>
    3a6c:	strtmi	r4, [r9], -r0, lsr #12
    3a70:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3a74:			; <UNDEFINED> instruction: 0x46994690
    3a78:	movwcs	r2, #522	; 0x20a
    3a7c:	blx	fe83fa8a <__assert_fail@plt+0xfe83e492>
    3a80:	bl	11ca154 <__assert_fail@plt+0x11c8b5c>
    3a84:	ldmne	fp, {r0, r1, r2, sl, fp}^
    3a88:			; <UNDEFINED> instruction: 0x0c0ceb4c
    3a8c:	bl	130a100 <__assert_fail@plt+0x1308b08>
    3a90:	ldrtmi	r0, [r2], -r7, lsl #24
    3a94:			; <UNDEFINED> instruction: 0x463b18de
    3a98:	streq	lr, [ip, -ip, asr #22]
    3a9c:	strmi	r4, [sp], -r4, lsl #12
    3aa0:	svceq	0x0000f1b8
    3aa4:			; <UNDEFINED> instruction: 0x4650d014
    3aa8:			; <UNDEFINED> instruction: 0xf0014659
    3aac:	strbmi	pc, [r2], -r9, lsl #23	; <UNPREDICTABLE>
    3ab0:			; <UNDEFINED> instruction: 0xf001464b
    3ab4:	strmi	pc, [fp], -r5, lsl #23
    3ab8:	ldmib	sp, {r1, r9, sl, lr}^
    3abc:			; <UNDEFINED> instruction: 0xf0010106
    3ac0:	blls	428c4 <__assert_fail@plt+0x412cc>
    3ac4:	movwls	r1, #2075	; 0x81b
    3ac8:	bl	106a6d4 <__assert_fail@plt+0x10690dc>
    3acc:	movwls	r0, #4867	; 0x1303
    3ad0:	movwcs	lr, #10717	; 0x29dd
    3ad4:	svclt	0x00082b00
    3ad8:	sbcle	r2, r1, #40960	; 0xa000
    3adc:	strmi	lr, [r9, #-2525]	; 0xfffff623
    3ae0:			; <UNDEFINED> instruction: 0x9010f8dd
    3ae4:	movwcs	lr, #2525	; 0x9dd
    3ae8:	movwcs	lr, #2505	; 0x9c9
    3aec:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3af0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    3af4:	smlabteq	r0, sp, r9, lr
    3af8:	strbmi	lr, [lr], -lr, lsr #14
    3afc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3b00:			; <UNDEFINED> instruction: 0x9018f8dd
    3b04:	blge	13e240 <__assert_fail@plt+0x13cc48>
    3b08:	ldrt	r9, [sl], r6, lsl #6
    3b0c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3b10:			; <UNDEFINED> instruction: 0xf7fd4628
    3b14:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    3b18:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    3b1c:	blls	3d500 <__assert_fail@plt+0x3bf08>
    3b20:	stcls	7, cr2, [r6, #-0]
    3b24:	blx	fe895396 <__assert_fail@plt+0xfe893d9e>
    3b28:	ldrmi	r2, [lr], -r5, lsl #6
    3b2c:	blx	ff8ea73a <__assert_fail@plt+0xff8e9142>
    3b30:	svccs	0x00006705
    3b34:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3b38:	tstcs	r0, r1
    3b3c:	blls	bd640 <__assert_fail@plt+0xbc048>
    3b40:	blcs	1551c <__assert_fail@plt+0x13f24>
    3b44:	svcge	0x000af47f
    3b48:	strcc	lr, [r0], #-2525	; 0xfffff623
    3b4c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3b50:	strbt	r3, [r0], -r0, lsl #8
    3b54:	bl	ffb41b50 <__assert_fail@plt+0xffb40558>
    3b58:	ldrdeq	r3, [r1], -sl
    3b5c:	andeq	r0, r0, ip, asr r1
    3b60:	andeq	r3, r1, sl, asr r6
    3b64:	ldrdeq	r2, [r0], -r0
    3b68:	andeq	r2, r0, r6, asr r7
    3b6c:			; <UNDEFINED> instruction: 0xf7ff2200
    3b70:	svclt	0x0000bd89
    3b74:	mvnsmi	lr, sp, lsr #18
    3b78:	strmi	r4, [r7], -r8, lsl #13
    3b7c:			; <UNDEFINED> instruction: 0x4605b1d8
    3b80:			; <UNDEFINED> instruction: 0xf7fde007
    3b84:	rsclt	lr, r4, #72, 24	; 0x4800
    3b88:			; <UNDEFINED> instruction: 0xf8336803
    3b8c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    3b90:	strtmi	sp, [lr], -r4, lsl #10
    3b94:	blmi	81ff0 <__assert_fail@plt+0x809f8>
    3b98:	mvnsle	r2, r0, lsl #24
    3b9c:	svceq	0x0000f1b8
    3ba0:			; <UNDEFINED> instruction: 0xf8c8d001
    3ba4:	adcsmi	r6, lr, #0
    3ba8:			; <UNDEFINED> instruction: 0xf996d908
    3bac:	andcs	r3, r1, r0
    3bb0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3bb4:	strdlt	r8, [r9, -r0]
    3bb8:	andeq	pc, r0, r8, asr #17
    3bbc:	ldmfd	sp!, {sp}
    3bc0:	svclt	0x000081f0
    3bc4:	mvnsmi	lr, sp, lsr #18
    3bc8:	strmi	r4, [r7], -r8, lsl #13
    3bcc:			; <UNDEFINED> instruction: 0x4605b1d8
    3bd0:			; <UNDEFINED> instruction: 0xf7fde007
    3bd4:	rsclt	lr, r4, #32, 24	; 0x2000
    3bd8:			; <UNDEFINED> instruction: 0xf8336803
    3bdc:	ldrbeq	r3, [fp], #20
    3be0:	strtmi	sp, [lr], -r4, lsl #10
    3be4:	blmi	82040 <__assert_fail@plt+0x80a48>
    3be8:	mvnsle	r2, r0, lsl #24
    3bec:	svceq	0x0000f1b8
    3bf0:			; <UNDEFINED> instruction: 0xf8c8d001
    3bf4:	adcsmi	r6, lr, #0
    3bf8:			; <UNDEFINED> instruction: 0xf996d908
    3bfc:	andcs	r3, r1, r0
    3c00:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3c04:	strdlt	r8, [r9, -r0]
    3c08:	andeq	pc, r0, r8, asr #17
    3c0c:	ldmfd	sp!, {sp}
    3c10:	svclt	0x000081f0
    3c14:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3c18:	strdlt	fp, [r2], r0
    3c1c:	bmi	76e840 <__assert_fail@plt+0x76d248>
    3c20:	cfstrsge	mvf4, [sl], {121}	; 0x79
    3c24:	blvc	141d78 <__assert_fail@plt+0x140780>
    3c28:	stmpl	sl, {r1, r2, r9, sl, lr}
    3c2c:	andls	r6, r1, #1179648	; 0x120000
    3c30:	andeq	pc, r0, #79	; 0x4f
    3c34:	and	r9, r5, r0, lsl #6
    3c38:	ldrtmi	r4, [r0], -r9, lsr #12
    3c3c:	bl	1c1c38 <__assert_fail@plt+0x1c0640>
    3c40:	cmnlt	r0, r8, lsl #8
    3c44:	stcne	8, cr15, [r8], {84}	; 0x54
    3c48:			; <UNDEFINED> instruction: 0xf854b1b1
    3c4c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3c50:			; <UNDEFINED> instruction: 0x4630b195
    3c54:	b	ffec1c50 <__assert_fail@plt+0xffec0658>
    3c58:	mvnle	r2, r0, lsl #16
    3c5c:	bmi	38bc68 <__assert_fail@plt+0x38a670>
    3c60:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3c64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c68:	subsmi	r9, sl, r1, lsl #22
    3c6c:	andlt	sp, r2, sp, lsl #2
    3c70:	ldrhtmi	lr, [r0], #141	; 0x8d
    3c74:	ldrbmi	fp, [r0, -r3]!
    3c78:	ldrtmi	r4, [r3], -r8, lsl #16
    3c7c:	ldrtmi	r4, [sl], -r8, lsl #18
    3c80:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3c84:			; <UNDEFINED> instruction: 0xf7fd6800
    3c88:			; <UNDEFINED> instruction: 0xf7fdec3a
    3c8c:	svclt	0x0000eb52
    3c90:	andeq	r3, r1, r4, asr r2
    3c94:	andeq	r0, r0, ip, asr r1
    3c98:	andeq	r3, r1, r2, lsl r2
    3c9c:	andeq	r3, r1, r4, lsr #9
    3ca0:	andeq	r2, r0, sl, asr #11
    3ca4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    3ca8:	subslt	r4, r4, #16777216	; 0x1000000
    3cac:	and	r4, r3, r3, lsl #12
    3cb0:	mulle	r8, r4, r2
    3cb4:	andle	r4, r5, fp, lsl #5
    3cb8:	mulcs	r0, r3, r9
    3cbc:	movwcc	r4, #5656	; 0x1618
    3cc0:	mvnsle	r2, r0, lsl #20
    3cc4:			; <UNDEFINED> instruction: 0xf85d2000
    3cc8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3ccc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3cd0:	andcs	fp, sl, #56, 10	; 0xe000000
    3cd4:	strmi	r4, [sp], -r4, lsl #12
    3cd8:	stc2l	7, cr15, [r0], {255}	; 0xff
    3cdc:	svccc	0x0080f5b0
    3ce0:	addlt	sp, r0, #268435456	; 0x10000000
    3ce4:			; <UNDEFINED> instruction: 0x4629bd38
    3ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    3cec:	svclt	0x0000fca1
    3cf0:	andscs	fp, r0, #56, 10	; 0xe000000
    3cf4:	strmi	r4, [sp], -r4, lsl #12
    3cf8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    3cfc:	svccc	0x0080f5b0
    3d00:	addlt	sp, r0, #268435456	; 0x10000000
    3d04:			; <UNDEFINED> instruction: 0x4629bd38
    3d08:			; <UNDEFINED> instruction: 0xf7ff4620
    3d0c:	svclt	0x0000fc91
    3d10:	strt	r2, [r3], #522	; 0x20a
    3d14:	strt	r2, [r1], #528	; 0x210
    3d18:	blmi	8d65a8 <__assert_fail@plt+0x8d4fb0>
    3d1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3d20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3d24:	strmi	r2, [r4], -r0, lsl #12
    3d28:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3d2c:			; <UNDEFINED> instruction: 0xf04f9301
    3d30:	strls	r0, [r0], -r0, lsl #6
    3d34:	bl	fe641d30 <__assert_fail@plt+0xfe640738>
    3d38:	tstlt	r4, r6
    3d3c:	mulcc	r0, r4, r9
    3d40:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3d44:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3d48:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3d4c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3d50:	bl	ff541d4c <__assert_fail@plt+0xff540754>
    3d54:	ldrtmi	r4, [r3], -r5, lsl #12
    3d58:	strbtmi	r2, [r9], -sl, lsl #4
    3d5c:			; <UNDEFINED> instruction: 0xf7fd4620
    3d60:	stmdavs	fp!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3d64:	blls	32398 <__assert_fail@plt+0x30da0>
    3d68:	rscle	r4, sl, r3, lsr #5
    3d6c:			; <UNDEFINED> instruction: 0xf993b11b
    3d70:	blcs	fd78 <__assert_fail@plt+0xe780>
    3d74:	bmi	3f8510 <__assert_fail@plt+0x3f6f18>
    3d78:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3d7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d80:	subsmi	r9, sl, r1, lsl #22
    3d84:	andlt	sp, r3, ip, lsl #2
    3d88:	bmi	2f3550 <__assert_fail@plt+0x2f1f58>
    3d8c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3d90:	bicsle	r6, r6, r0, lsl r8
    3d94:	strtmi	r4, [r3], -r9, lsl #18
    3d98:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3d9c:	b	ff9c1d98 <__assert_fail@plt+0xff9c07a0>
    3da0:	b	ff1c1d9c <__assert_fail@plt+0xff1c07a4>
    3da4:	andeq	r3, r1, r8, asr r1
    3da8:	andeq	r0, r0, ip, asr r1
    3dac:	ldrdeq	r3, [r1], -sl
    3db0:	andeq	r2, r0, r0, lsl #10
    3db4:	strdeq	r3, [r1], -sl
    3db8:	muleq	r1, r6, r3
    3dbc:			; <UNDEFINED> instruction: 0x000024b2
    3dc0:			; <UNDEFINED> instruction: 0x4606b5f8
    3dc4:			; <UNDEFINED> instruction: 0xf7ff460f
    3dc8:			; <UNDEFINED> instruction: 0xf110ffa7
    3dcc:			; <UNDEFINED> instruction: 0xf1414400
    3dd0:	cfstr32cs	mvfx0, [r1, #-0]
    3dd4:	stccs	15, cr11, [r0], {8}
    3dd8:	lfmlt	f5, 3, [r8]
    3ddc:			; <UNDEFINED> instruction: 0x46304639
    3de0:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    3de4:			; <UNDEFINED> instruction: 0x4605b538
    3de8:			; <UNDEFINED> instruction: 0xf7ff460c
    3dec:			; <UNDEFINED> instruction: 0xf500ffe9
    3df0:			; <UNDEFINED> instruction: 0xf5b34300
    3df4:	andle	r3, r1, #128, 30	; 0x200
    3df8:	lfmlt	f3, 1, [r8, #-0]
    3dfc:	bl	d41df8 <__assert_fail@plt+0xd40800>
    3e00:	strtmi	r4, [r2], -r5, lsl #18
    3e04:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    3e08:	andvs	r4, r4, fp, lsr #12
    3e0c:	stmdbmi	r3, {r3, fp, sp, lr}
    3e10:			; <UNDEFINED> instruction: 0xf7fd4479
    3e14:	svclt	0x0000eaac
    3e18:	andeq	r3, r1, lr, lsl r3
    3e1c:	andeq	r2, r0, ip, lsr r4
    3e20:			; <UNDEFINED> instruction: 0xf7ff220a
    3e24:	svclt	0x0000bbad
    3e28:			; <UNDEFINED> instruction: 0xf7ff2210
    3e2c:	svclt	0x0000bba9
    3e30:	blmi	8966bc <__assert_fail@plt+0x8950c4>
    3e34:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3e38:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3e3c:	strmi	r2, [r4], -r0, lsl #12
    3e40:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3e44:			; <UNDEFINED> instruction: 0xf04f9301
    3e48:	strls	r0, [r0], -r0, lsl #6
    3e4c:	bl	341e48 <__assert_fail@plt+0x340850>
    3e50:	tstlt	r4, r6
    3e54:	mulcc	r0, r4, r9
    3e58:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    3e5c:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    3e60:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3e64:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3e68:	bl	1241e64 <__assert_fail@plt+0x124086c>
    3e6c:	strbtmi	r4, [r9], -r5, lsl #12
    3e70:			; <UNDEFINED> instruction: 0xf7fd4620
    3e74:	stmdavs	fp!, {r5, r8, r9, fp, sp, lr, pc}
    3e78:	blls	324ac <__assert_fail@plt+0x30eb4>
    3e7c:	rscle	r4, ip, r3, lsr #5
    3e80:			; <UNDEFINED> instruction: 0xf993b11b
    3e84:	blcs	fe8c <__assert_fail@plt+0xe894>
    3e88:	bmi	3f862c <__assert_fail@plt+0x3f7034>
    3e8c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3e90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e94:	subsmi	r9, sl, r1, lsl #22
    3e98:	andlt	sp, r3, ip, lsl #2
    3e9c:	bmi	2f3664 <__assert_fail@plt+0x2f206c>
    3ea0:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3ea4:	bicsle	r6, r8, r0, lsl r8
    3ea8:	strtmi	r4, [r3], -r9, lsl #18
    3eac:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3eb0:	b	1741eac <__assert_fail@plt+0x17408b4>
    3eb4:	b	f41eb0 <__assert_fail@plt+0xf408b8>
    3eb8:	andeq	r3, r1, r0, asr #32
    3ebc:	andeq	r0, r0, ip, asr r1
    3ec0:	andeq	r3, r1, r2, asr #5
    3ec4:	andeq	r2, r0, r8, ror #7
    3ec8:	andeq	r2, r1, r6, ror #31
    3ecc:	andeq	r3, r1, r2, lsl #5
    3ed0:	muleq	r0, lr, r3
    3ed4:	blmi	8d6764 <__assert_fail@plt+0x8d516c>
    3ed8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3edc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3ee0:	strmi	r2, [r4], -r0, lsl #12
    3ee4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3ee8:			; <UNDEFINED> instruction: 0xf04f9301
    3eec:	strls	r0, [r0], -r0, lsl #6
    3ef0:	b	feec1eec <__assert_fail@plt+0xfeec08f4>
    3ef4:	tstlt	r4, r6
    3ef8:	mulcc	r0, r4, r9
    3efc:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3f00:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3f04:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3f08:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3f0c:	b	ffdc1f08 <__assert_fail@plt+0xffdc0910>
    3f10:	andcs	r4, sl, #5242880	; 0x500000
    3f14:	strtmi	r4, [r0], -r9, ror #12
    3f18:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f1c:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3f20:	adcmi	r9, r3, #0, 22
    3f24:	tstlt	fp, fp, ror #1
    3f28:	mulcc	r0, r3, r9
    3f2c:	mvnle	r2, r0, lsl #22
    3f30:	blmi	316774 <__assert_fail@plt+0x31517c>
    3f34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f38:	blls	5dfa8 <__assert_fail@plt+0x5c9b0>
    3f3c:	qaddle	r4, sl, ip
    3f40:	ldcllt	0, cr11, [r0, #12]!
    3f44:	blcs	896778 <__assert_fail@plt+0x895180>
    3f48:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3f4c:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3f50:	ldrtmi	r4, [sl], -r3, lsr #12
    3f54:			; <UNDEFINED> instruction: 0xf7fd4479
    3f58:			; <UNDEFINED> instruction: 0xf7fdea0a
    3f5c:	svclt	0x0000e9ea
    3f60:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    3f64:	andeq	r0, r0, ip, asr r1
    3f68:	andeq	r3, r1, lr, lsl r2
    3f6c:	andeq	r2, r0, r4, asr #6
    3f70:	andeq	r2, r1, r0, asr #30
    3f74:	ldrdeq	r3, [r1], -ip
    3f78:	strdeq	r2, [r0], -r8
    3f7c:	blmi	8d680c <__assert_fail@plt+0x8d5214>
    3f80:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3f84:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3f88:	strmi	r2, [r4], -r0, lsl #12
    3f8c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3f90:			; <UNDEFINED> instruction: 0xf04f9301
    3f94:	strls	r0, [r0], -r0, lsl #6
    3f98:	b	19c1f94 <__assert_fail@plt+0x19c099c>
    3f9c:	tstlt	r4, r6
    3fa0:	mulcc	r0, r4, r9
    3fa4:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3fa8:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3fac:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3fb0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3fb4:	b	fe8c1fb0 <__assert_fail@plt+0xfe8c09b8>
    3fb8:	andcs	r4, sl, #5242880	; 0x500000
    3fbc:	strtmi	r4, [r0], -r9, ror #12
    3fc0:	b	ec1fbc <__assert_fail@plt+0xec09c4>
    3fc4:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3fc8:	adcmi	r9, r3, #0, 22
    3fcc:	tstlt	fp, fp, ror #1
    3fd0:	mulcc	r0, r3, r9
    3fd4:	mvnle	r2, r0, lsl #22
    3fd8:	blmi	31681c <__assert_fail@plt+0x315224>
    3fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fe0:	blls	5e050 <__assert_fail@plt+0x5ca58>
    3fe4:	qaddle	r4, sl, ip
    3fe8:	ldcllt	0, cr11, [r0, #12]!
    3fec:	blcs	896820 <__assert_fail@plt+0x895228>
    3ff0:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3ff4:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3ff8:	ldrtmi	r4, [sl], -r3, lsr #12
    3ffc:			; <UNDEFINED> instruction: 0xf7fd4479
    4000:			; <UNDEFINED> instruction: 0xf7fde9b6
    4004:	svclt	0x0000e996
    4008:	strdeq	r2, [r1], -r4
    400c:	andeq	r0, r0, ip, asr r1
    4010:	andeq	r3, r1, r6, ror r1
    4014:	muleq	r0, ip, r2
    4018:	muleq	r1, r8, lr
    401c:	andeq	r3, r1, r4, lsr r1
    4020:	andeq	r2, r0, r0, asr r2
    4024:	addlt	fp, r5, r0, lsr r5
    4028:			; <UNDEFINED> instruction: 0x460c4d17
    402c:	andcs	r4, r0, #23552	; 0x5c00
    4030:			; <UNDEFINED> instruction: 0x4669447d
    4034:	strmi	r5, [r5], -fp, ror #17
    4038:	movwls	r6, #14363	; 0x381b
    403c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4040:	blx	842046 <__assert_fail@plt+0x840a4e>
    4044:			; <UNDEFINED> instruction: 0xf7fdb190
    4048:	bmi	47e890 <__assert_fail@plt+0x47d298>
    404c:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4050:			; <UNDEFINED> instruction: 0xb12b6810
    4054:	strtmi	r4, [fp], -pc, lsl #18
    4058:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    405c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4060:	strtmi	r4, [fp], -sp, lsl #18
    4064:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4068:	b	1242064 <__assert_fail@plt+0x1240a6c>
    406c:	blmi	1d68a0 <__assert_fail@plt+0x1d52a8>
    4070:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4074:	ldmpl	r3, {r8}^
    4078:	blls	de0e8 <__assert_fail@plt+0xdcaf0>
    407c:	qaddle	r4, sl, r1
    4080:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4084:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4088:	andeq	r2, r1, r4, asr #28
    408c:	andeq	r0, r0, ip, asr r1
    4090:	ldrdeq	r3, [r1], -r8
    4094:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4098:	andeq	r2, r0, r6, ror #3
    409c:	andeq	r2, r1, r4, lsl #28
    40a0:			; <UNDEFINED> instruction: 0x460cb510
    40a4:			; <UNDEFINED> instruction: 0xf7ff4611
    40a8:	ldc	14, cr15, [pc, #780]	; 43bc <__assert_fail@plt+0x2dc4>
    40ac:	vmov.f64	d22, #217	; 0xbec80000 -0.3906250
    40b0:	vcvt.f64.s32	d7, s0
    40b4:	vstr	d21, [r4, #924]	; 0x39c
    40b8:	vadd.f32	s14, s0, s0
    40bc:	vnmul.f64	d0, d0, d5
    40c0:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    40c4:	vstr	d0, [r4, #768]	; 0x300
    40c8:	vldrlt	s0, [r0, #-4]
    40cc:	andhi	pc, r0, pc, lsr #7
    40d0:	andeq	r0, r0, r0
    40d4:	smlawbmi	lr, r0, r4, r8
    40d8:	rsbsmi	pc, r0, #0, 8
    40dc:			; <UNDEFINED> instruction: 0xf5b24603
    40e0:			; <UNDEFINED> instruction: 0xf1014f80
    40e4:	push	{r2, sl, fp}
    40e8:	svclt	0x00044ff0
    40ec:			; <UNDEFINED> instruction: 0xf04f460a
    40f0:			; <UNDEFINED> instruction: 0xf1010a64
    40f4:			; <UNDEFINED> instruction: 0xf1010901
    40f8:			; <UNDEFINED> instruction: 0xf1010802
    40fc:			; <UNDEFINED> instruction: 0xf1010e03
    4100:			; <UNDEFINED> instruction: 0xf1010705
    4104:			; <UNDEFINED> instruction: 0xf1010606
    4108:			; <UNDEFINED> instruction: 0xf1010507
    410c:			; <UNDEFINED> instruction: 0xf1010408
    4110:	svclt	0x00080009
    4114:	blge	2c2124 <__assert_fail@plt+0x2c0b2c>
    4118:			; <UNDEFINED> instruction: 0xf5b2d03f
    411c:	svclt	0x00024f20
    4120:			; <UNDEFINED> instruction: 0xf04f460a
    4124:			; <UNDEFINED> instruction: 0xf8020a6c
    4128:	eorsle	sl, r6, sl, lsl #22
    412c:	svcpl	0x0000f5b2
    4130:	strmi	fp, [sl], -r2, lsl #30
    4134:	beq	1900278 <__assert_fail@plt+0x18fec80>
    4138:	blge	2c2148 <__assert_fail@plt+0x2c0b50>
    413c:			; <UNDEFINED> instruction: 0xf5b2d02d
    4140:	svclt	0x00024fc0
    4144:			; <UNDEFINED> instruction: 0xf04f460a
    4148:			; <UNDEFINED> instruction: 0xf8020a62
    414c:	eorle	sl, r4, sl, lsl #22
    4150:	svcmi	0x0040f5b2
    4154:	strmi	fp, [sl], -r2, lsl #30
    4158:	beq	1d0029c <__assert_fail@plt+0x1cfeca4>
    415c:	blge	2c216c <__assert_fail@plt+0x2c0b74>
    4160:			; <UNDEFINED> instruction: 0xf5b2d01b
    4164:	svclt	0x00025f80
    4168:			; <UNDEFINED> instruction: 0xf04f460a
    416c:			; <UNDEFINED> instruction: 0xf8020a70
    4170:	andsle	sl, r2, sl, lsl #22
    4174:	svcmi	0x0000f5b2
    4178:	strmi	fp, [sl], -r2, lsl #30
    417c:	beq	b802c0 <__assert_fail@plt+0xb7ecc8>
    4180:	blge	2c2190 <__assert_fail@plt+0x2c0b98>
    4184:	strmi	sp, [r2], -r9
    4188:	strtmi	r4, [ip], -r0, lsr #12
    418c:			; <UNDEFINED> instruction: 0x463e4635
    4190:	ldrbtmi	r4, [r4], r7, ror #12
    4194:	strbmi	r4, [r8], r6, asr #13
    4198:			; <UNDEFINED> instruction: 0xf4134689
    419c:			; <UNDEFINED> instruction: 0xf0037f80
    41a0:	svclt	0x00140a40
    41a4:	bleq	1cc02e8 <__assert_fail@plt+0x1cbecf0>
    41a8:	bleq	b802ec <__assert_fail@plt+0xb7ecf4>
    41ac:	svceq	0x0080f013
    41b0:	andlt	pc, r0, r9, lsl #17
    41b4:			; <UNDEFINED> instruction: 0xf04fbf14
    41b8:			; <UNDEFINED> instruction: 0xf04f0977
    41bc:			; <UNDEFINED> instruction: 0xf413092d
    41c0:			; <UNDEFINED> instruction: 0xf8886f00
    41c4:	eorsle	r9, pc, r0
    41c8:	svceq	0x0000f1ba
    41cc:			; <UNDEFINED> instruction: 0xf04fbf14
    41d0:			; <UNDEFINED> instruction: 0xf04f0873
    41d4:			; <UNDEFINED> instruction: 0xf0130853
    41d8:			; <UNDEFINED> instruction: 0xf88e0f20
    41dc:	svclt	0x00148000
    41e0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    41e4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    41e8:	svceq	0x0010f013
    41ec:	and	pc, r0, ip, lsl #17
    41f0:	stceq	0, cr15, [r8], {3}
    41f4:			; <UNDEFINED> instruction: 0xf04fbf14
    41f8:			; <UNDEFINED> instruction: 0xf04f0e77
    41fc:			; <UNDEFINED> instruction: 0xf4130e2d
    4200:			; <UNDEFINED> instruction: 0xf8876f80
    4204:	eorsle	lr, r1, r0
    4208:	svceq	0x0000f1bc
    420c:			; <UNDEFINED> instruction: 0x2773bf14
    4210:			; <UNDEFINED> instruction: 0xf0132753
    4214:	eorsvc	r0, r7, r4, lsl #30
    4218:	uhadd16cs	fp, r2, r4
    421c:			; <UNDEFINED> instruction: 0xf013262d
    4220:	eorvc	r0, lr, r2, lsl #30
    4224:	streq	pc, [r1, #-3]
    4228:	uhadd16cs	fp, r7, r4
    422c:	eorvc	r2, r6, sp, lsr #12
    4230:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    4234:	svclt	0x00142d00
    4238:	cmpcs	r4, #116, 6	; 0xd0000001
    423c:	movwcs	r7, #3
    4240:	andsvc	r4, r3, r8, lsl #12
    4244:	svchi	0x00f0e8bd
    4248:	svceq	0x0000f1ba
    424c:			; <UNDEFINED> instruction: 0xf04fbf14
    4250:			; <UNDEFINED> instruction: 0xf04f0878
    4254:	ldr	r0, [lr, sp, lsr #16]!
    4258:	svclt	0x00142d00
    425c:			; <UNDEFINED> instruction: 0x232d2378
    4260:	movwcs	r7, #3
    4264:	andsvc	r4, r3, r8, lsl #12
    4268:	svchi	0x00f0e8bd
    426c:	svceq	0x0000f1bc
    4270:			; <UNDEFINED> instruction: 0x2778bf14
    4274:	strb	r2, [ip, sp, lsr #14]
    4278:	svcmi	0x00f0e92d
    427c:			; <UNDEFINED> instruction: 0xf04fb097
    4280:	stmib	sp, {r0, sl, fp}^
    4284:	bmi	1f8ceac <__assert_fail@plt+0x1f8b8b4>
    4288:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    428c:			; <UNDEFINED> instruction: 0x078258d3
    4290:			; <UNDEFINED> instruction: 0xf10dbf54
    4294:			; <UNDEFINED> instruction: 0xf10d082c
    4298:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    429c:			; <UNDEFINED> instruction: 0xf04f9315
    42a0:	svclt	0x00450300
    42a4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    42a8:	strbmi	r2, [r6], r0, lsr #6
    42ac:	eorcc	pc, ip, sp, lsl #17
    42b0:			; <UNDEFINED> instruction: 0xf1a3230a
    42b4:			; <UNDEFINED> instruction: 0xf1c30120
    42b8:	blx	b04b40 <__assert_fail@plt+0xb03548>
    42bc:	blx	340acc <__assert_fail@plt+0x33f4d4>
    42c0:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    42c4:	andne	lr, r8, #3620864	; 0x374000
    42c8:	vst1.8	{d15-d16}, [r3], ip
    42cc:	svclt	0x000842aa
    42d0:			; <UNDEFINED> instruction: 0xf0c042a1
    42d4:	movwcc	r8, #41099	; 0xa08b
    42d8:	mvnle	r2, r6, asr #22
    42dc:			; <UNDEFINED> instruction: 0xf64c223c
    42e0:			; <UNDEFINED> instruction: 0xf6cc45cd
    42e4:			; <UNDEFINED> instruction: 0xf04f45cc
    42e8:			; <UNDEFINED> instruction: 0xf1a231ff
    42ec:	blx	fe946776 <__assert_fail@plt+0xfe94517e>
    42f0:	blx	5d700 <__assert_fail@plt+0x5c108>
    42f4:	blx	83304 <__assert_fail@plt+0x81d0c>
    42f8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    42fc:			; <UNDEFINED> instruction: 0x0c09ea4c
    4300:			; <UNDEFINED> instruction: 0xf1c24c61
    4304:	svcls	0x00090920
    4308:			; <UNDEFINED> instruction: 0xf909fa21
    430c:	b	1315504 <__assert_fail@plt+0x1313f0c>
    4310:	stmiaeq	sp!, {r0, r3, sl, fp}^
    4314:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4318:	blx	194564 <__assert_fail@plt+0x192f6c>
    431c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4320:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    4324:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4328:	streq	lr, [r1], #-2598	; 0xfffff5da
    432c:			; <UNDEFINED> instruction: 0xf1ba40d6
    4330:	svclt	0x000c0f42
    4334:			; <UNDEFINED> instruction: 0xf0002100
    4338:	bcc	804744 <__assert_fail@plt+0x80314c>
    433c:	streq	lr, [r9], -r6, asr #20
    4340:	vpmax.s8	d15, d2, d23
    4344:	andge	pc, r0, lr, lsl #17
    4348:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    434c:	addhi	pc, r4, r0
    4350:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    4354:			; <UNDEFINED> instruction: 0xf88e2269
    4358:	subcs	r2, r2, #1
    435c:	andcs	pc, r2, lr, lsl #17
    4360:	andvc	r2, sl, r0, lsl #4
    4364:	andeq	lr, r5, #84, 20	; 0x54000
    4368:			; <UNDEFINED> instruction: 0xf1a3d04a
    436c:			; <UNDEFINED> instruction: 0xf1c30114
    4370:	blx	906048 <__assert_fail@plt+0x904a50>
    4374:	blx	180b80 <__assert_fail@plt+0x17f588>
    4378:	blcc	d41f9c <__assert_fail@plt+0xd409a4>
    437c:	blx	95506c <__assert_fail@plt+0x953a74>
    4380:	blx	980f94 <__assert_fail@plt+0x97f99c>
    4384:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    4388:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    438c:			; <UNDEFINED> instruction: 0xf04f1d50
    4390:			; <UNDEFINED> instruction: 0xf1410300
    4394:	andcs	r0, sl, #0, 2
    4398:			; <UNDEFINED> instruction: 0xff12f000
    439c:	movwcs	r2, #522	; 0x20a
    43a0:	strmi	r4, [fp], r2, lsl #13
    43a4:			; <UNDEFINED> instruction: 0xff0cf000
    43a8:	subsle	r4, r8, r3, lsl r3
    43ac:	movweq	lr, #47706	; 0xba5a
    43b0:			; <UNDEFINED> instruction: 0xf7fdd026
    43b4:	stmdacs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    43b8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    43bc:	subsle	r2, r7, r0, lsl #20
    43c0:	mulcc	r0, r2, r9
    43c4:	bmi	c727f8 <__assert_fail@plt+0xc71200>
    43c8:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    43cc:			; <UNDEFINED> instruction: 0x23204d30
    43d0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    43d4:	ldrmi	r4, [r9], -r0, lsr #12
    43d8:			; <UNDEFINED> instruction: 0xf8cd2201
    43dc:	stmib	sp, {r3, r4, pc}^
    43e0:	strls	sl, [r1], -r4, lsl #22
    43e4:			; <UNDEFINED> instruction: 0xf7fd9500
    43e8:			; <UNDEFINED> instruction: 0xe015e8fc
    43ec:	andeq	pc, sl, #-1073741780	; 0xc000002c
    43f0:	svcge	0x0075f47f
    43f4:	movtcs	r9, #11784	; 0x2e08
    43f8:	andcs	pc, r1, lr, lsl #17
    43fc:	andcc	pc, r0, lr, lsl #17
    4400:			; <UNDEFINED> instruction: 0xac0d4a24
    4404:	stmib	sp, {r5, r8, r9, sp}^
    4408:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    440c:	andls	r4, r0, #32, 12	; 0x2000000
    4410:	andcs	r4, r1, #26214400	; 0x1900000
    4414:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4418:			; <UNDEFINED> instruction: 0xf7fc4620
    441c:	bmi	7c0234 <__assert_fail@plt+0x7bec3c>
    4420:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4428:	subsmi	r9, sl, r5, lsl fp
    442c:	andslt	sp, r7, r6, lsr #2
    4430:	svchi	0x00f0e8bd
    4434:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4438:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    443c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4440:			; <UNDEFINED> instruction: 0xf0002264
    4444:	stmdbcs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    4448:	svclt	0x00084682
    444c:	strmi	r2, [fp], sl, lsl #16
    4450:	strcc	fp, [r1], -r8, lsl #30
    4454:	ldrb	sp, [r3, sl, lsr #3]
    4458:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    445c:	ldrbmi	lr, [r0], -r0, lsl #15
    4460:	andcs	r4, sl, #93323264	; 0x5900000
    4464:			; <UNDEFINED> instruction: 0xf0002300
    4468:	strmi	pc, [r2], fp, lsr #29
    446c:	ldr	r4, [sp, fp, lsl #13]
    4470:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    4474:	bmi	2be320 <__assert_fail@plt+0x2bcd28>
    4478:			; <UNDEFINED> instruction: 0xe7a6447a
    447c:	svc	0x0058f7fc
    4480:	andeq	r2, r1, sl, ror #23
    4484:	andeq	r0, r0, ip, asr r1
    4488:	andeq	r1, r0, r8, ror #30
    448c:	andeq	r1, r0, r8, lsr #29
    4490:	andeq	r1, r0, sl, lsr #29
    4494:	andeq	r1, r0, lr, ror lr
    4498:	andeq	r2, r1, r2, asr sl
    449c:	strdeq	r1, [r0], -lr
    44a0:	strdeq	r1, [r0], -r8
    44a4:	suble	r2, r5, r0, lsl #16
    44a8:	mvnsmi	lr, #737280	; 0xb4000
    44ac:			; <UNDEFINED> instruction: 0xf9904698
    44b0:	orrlt	r3, r3, #0
    44b4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    44b8:	ldrmi	r4, [r7], -r9, lsl #13
    44bc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    44c0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    44c4:	svceq	0x0000f1b8
    44c8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    44cc:			; <UNDEFINED> instruction: 0x4605bb1c
    44d0:	strtmi	r2, [lr], -ip, lsr #22
    44d4:	svccs	0x0001f915
    44d8:	bllt	b8540 <__assert_fail@plt+0xb6f48>
    44dc:	adcsmi	r4, r0, #48234496	; 0x2e00000
    44e0:	bne	c78d4c <__assert_fail@plt+0xc77754>
    44e4:	mcrrne	7, 12, r4, r3, cr0
    44e8:			; <UNDEFINED> instruction: 0xf849d015
    44ec:	strcc	r0, [r1], #-36	; 0xffffffdc
    44f0:	mulcc	r0, r6, r9
    44f4:			; <UNDEFINED> instruction: 0xf995b1bb
    44f8:			; <UNDEFINED> instruction: 0xb1a33000
    44fc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    4500:	strtmi	r2, [r8], -ip, lsr #22
    4504:			; <UNDEFINED> instruction: 0xf915462e
    4508:	mvnle	r2, r1, lsl #30
    450c:	svclt	0x00082a00
    4510:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4514:			; <UNDEFINED> instruction: 0xf04fd3e5
    4518:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    451c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4520:	ldrmi	sp, [r3], -r4, lsl #18
    4524:			; <UNDEFINED> instruction: 0x4620e7d4
    4528:	mvnshi	lr, #12386304	; 0xbd0000
    452c:	andeq	pc, r1, pc, rrx
    4530:	mvnshi	lr, #12386304	; 0xbd0000
    4534:	rscscc	pc, pc, pc, asr #32
    4538:	svclt	0x00004770
    453c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4540:			; <UNDEFINED> instruction: 0xf990461c
    4544:	blx	fed5854c <__assert_fail@plt+0xfed56f54>
    4548:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    454c:	svclt	0x00082c00
    4550:	ldmiblt	r3, {r0, r8, r9, sp}
    4554:	addsmi	r6, r6, #2490368	; 0x260000
    4558:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    455c:	eorvs	fp, r3, r1, lsl pc
    4560:	bl	5056c <__assert_fail@plt+0x4ef74>
    4564:	blne	fe484b84 <__assert_fail@plt+0xfe48358c>
    4568:			; <UNDEFINED> instruction: 0xf7ff9b04
    456c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4570:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    4574:	eorvs	r4, r3, r3, lsl #8
    4578:			; <UNDEFINED> instruction: 0xf04fbd70
    457c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4580:	rscscc	pc, pc, pc, asr #32
    4584:	svclt	0x00004770
    4588:	mvnsmi	lr, #737280	; 0xb4000
    458c:			; <UNDEFINED> instruction: 0xf381fab1
    4590:	bcs	6b04 <__assert_fail@plt+0x550c>
    4594:	movwcs	fp, #7944	; 0x1f08
    4598:	svclt	0x00082800
    459c:	blcs	d1a8 <__assert_fail@plt+0xbbb0>
    45a0:			; <UNDEFINED> instruction: 0xf990d13d
    45a4:	strmi	r3, [r0], r0
    45a8:	pkhbtmi	r4, r9, r6, lsl #12
    45ac:	strcs	r4, [r1, -r4, lsl #12]
    45b0:			; <UNDEFINED> instruction: 0x4625b31b
    45b4:			; <UNDEFINED> instruction: 0xf1042b2c
    45b8:	strbmi	r0, [r0], -r1, lsl #8
    45bc:	mulcs	r0, r4, r9
    45c0:	eorle	r4, r1, r0, lsr #13
    45c4:	strtmi	fp, [r5], -r2, ror #19
    45c8:	bl	fe955070 <__assert_fail@plt+0xfe953a78>
    45cc:	eorle	r0, r2, #0, 2
    45d0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    45d4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    45d8:	rsceq	lr, r0, #323584	; 0x4f000
    45dc:	vpmax.u8	d15, d3, d7
    45e0:			; <UNDEFINED> instruction: 0xf819db0c
    45e4:	movwmi	r1, #45058	; 0xb002
    45e8:	andcc	pc, r2, r9, lsl #16
    45ec:	mulcc	r0, r5, r9
    45f0:			; <UNDEFINED> instruction: 0xf994b11b
    45f4:	blcs	105fc <__assert_fail@plt+0xf004>
    45f8:	ldrdcs	sp, [r0], -fp
    45fc:	mvnshi	lr, #12386304	; 0xbd0000
    4600:	ldrmi	r1, [r3], -ip, ror #24
    4604:	ldrb	r4, [r4, r0, lsl #13]
    4608:	svclt	0x00082a00
    460c:	adcmi	r4, r8, #38797312	; 0x2500000
    4610:	smlatbeq	r0, r5, fp, lr
    4614:			; <UNDEFINED> instruction: 0xf04fd3dc
    4618:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    461c:			; <UNDEFINED> instruction: 0xf06f83f8
    4620:			; <UNDEFINED> instruction: 0xe7eb0015
    4624:			; <UNDEFINED> instruction: 0xf381fab1
    4628:	bcs	6b9c <__assert_fail@plt+0x55a4>
    462c:	movwcs	fp, #7944	; 0x1f08
    4630:	svclt	0x00082800
    4634:	bllt	ff0cd240 <__assert_fail@plt+0xff0cbc48>
    4638:	mvnsmi	lr, sp, lsr #18
    463c:			; <UNDEFINED> instruction: 0xf9904606
    4640:	ldrmi	r3, [r7], -r0
    4644:	strmi	r4, [r4], -r8, lsl #13
    4648:	strtmi	fp, [r5], -fp, ror #3
    464c:			; <UNDEFINED> instruction: 0xf1042b2c
    4650:	ldrtmi	r0, [r0], -r1, lsl #8
    4654:	mulcs	r0, r4, r9
    4658:	andsle	r4, fp, r6, lsr #12
    465c:			; <UNDEFINED> instruction: 0x4625b9b2
    4660:	bl	fe955108 <__assert_fail@plt+0xfe953b10>
    4664:	andsle	r0, ip, #0, 2
    4668:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    466c:			; <UNDEFINED> instruction: 0xf8d8db0c
    4670:	tstmi	r8, #0
    4674:	andeq	pc, r0, r8, asr #17
    4678:	mulcc	r0, r5, r9
    467c:			; <UNDEFINED> instruction: 0xf994b11b
    4680:	blcs	10688 <__assert_fail@plt+0xf090>
    4684:	andcs	sp, r0, r1, ror #3
    4688:	ldrhhi	lr, [r0, #141]!	; 0x8d
    468c:	ldrmi	r1, [r3], -ip, ror #24
    4690:	ldrb	r4, [sl, r6, lsl #12]
    4694:	svclt	0x00082a00
    4698:	adcmi	r4, r8, #38797312	; 0x2500000
    469c:	smlatbeq	r0, r5, fp, lr
    46a0:			; <UNDEFINED> instruction: 0xf04fd3e2
    46a4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    46a8:			; <UNDEFINED> instruction: 0xf06f81f0
    46ac:			; <UNDEFINED> instruction: 0x47700015
    46b0:	mvnsmi	lr, #737280	; 0xb4000
    46b4:	bmi	f55f10 <__assert_fail@plt+0xf54918>
    46b8:	blmi	f55f38 <__assert_fail@plt+0xf54940>
    46bc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    46c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    46c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    46c8:			; <UNDEFINED> instruction: 0xf04f9303
    46cc:			; <UNDEFINED> instruction: 0xf8cd0300
    46d0:	tstlt	r8, #8
    46d4:	strmi	r6, [r4], -lr
    46d8:	strmi	r6, [r8], lr, lsr #32
    46dc:	mcr	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    46e0:	andls	pc, r0, r0, asr #17
    46e4:			; <UNDEFINED> instruction: 0xf9944607
    46e8:	blcs	e906f0 <__assert_fail@plt+0xe8f0f8>
    46ec:	stmdbge	r2, {r1, r5, ip, lr, pc}
    46f0:	strtmi	r2, [r0], -sl, lsl #4
    46f4:			; <UNDEFINED> instruction: 0xf7fc9101
    46f8:			; <UNDEFINED> instruction: 0xf8c8edbc
    46fc:	eorvs	r0, r8, r0
    4700:	bllt	1a1e7e8 <__assert_fail@plt+0x1a1d1f0>
    4704:	blcs	2b314 <__assert_fail@plt+0x29d1c>
    4708:	adcmi	fp, r3, #24, 30	; 0x60
    470c:			; <UNDEFINED> instruction: 0xf993d028
    4710:	stmdbls	r1, {sp}
    4714:	eorle	r2, r6, sl, lsr sl
    4718:	eorle	r2, r9, sp, lsr #20
    471c:	bmi	94c724 <__assert_fail@plt+0x94b12c>
    4720:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4724:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4728:	subsmi	r9, sl, r3, lsl #22
    472c:	andlt	sp, r5, fp, lsr r1
    4730:	mvnshi	lr, #12386304	; 0xbd0000
    4734:	stmdbge	r2, {r0, sl, ip, sp}
    4738:	strtmi	r2, [r0], -sl, lsl #4
    473c:	ldc	7, cr15, [r8, #1008]	; 0x3f0
    4740:	ldmdavs	fp!, {r3, r5, sp, lr}
    4744:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4748:			; <UNDEFINED> instruction: 0xf990b150
    474c:	blne	10754 <__assert_fail@plt+0xf15c>
    4750:			; <UNDEFINED> instruction: 0xf080fab0
    4754:	blcs	6c5c <__assert_fail@plt+0x5664>
    4758:	andcs	fp, r1, r8, lsl pc
    475c:	sbcsle	r2, sp, r0, lsl #16
    4760:	rscscc	pc, pc, pc, asr #32
    4764:			; <UNDEFINED> instruction: 0xf993e7db
    4768:	stmdblt	sl, {r0, sp}
    476c:	ldrb	r6, [r6, lr, lsr #32]
    4770:	andcs	r1, sl, #92, 24	; 0x5c00
    4774:	eorsvs	r2, fp, r0, lsl #6
    4778:	movwls	r4, #9760	; 0x2620
    477c:	ldcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4780:	ldmdavs	fp!, {r3, r5, sp, lr}
    4784:	mvnle	r2, r0, lsl #22
    4788:	blcs	2b398 <__assert_fail@plt+0x29da0>
    478c:			; <UNDEFINED> instruction: 0xf993d0e8
    4790:	blne	6cc798 <__assert_fail@plt+0x6cb1a0>
    4794:			; <UNDEFINED> instruction: 0xf383fab3
    4798:	bcs	6d0c <__assert_fail@plt+0x5714>
    479c:	movwcs	fp, #7960	; 0x1f18
    47a0:	adcsle	r2, fp, r0, lsl #22
    47a4:			; <UNDEFINED> instruction: 0xf7fce7dc
    47a8:	svclt	0x0000edc4
    47ac:			; <UNDEFINED> instruction: 0x000127b6
    47b0:	andeq	r0, r0, ip, asr r1
    47b4:	andeq	r2, r1, r2, asr r7
    47b8:	mvnsmi	lr, #737280	; 0xb4000
    47bc:	stcmi	14, cr1, [sl], #-12
    47c0:	bmi	ab09dc <__assert_fail@plt+0xaaf3e4>
    47c4:	movwcs	fp, #7960	; 0x1f18
    47c8:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    47cc:	movwcs	fp, #3848	; 0xf08
    47d0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    47d4:			; <UNDEFINED> instruction: 0xf04f9203
    47d8:	blcs	4fe0 <__assert_fail@plt+0x39e8>
    47dc:	svcge	0x0001d03f
    47e0:	strmi	sl, [sp], -r2, lsl #28
    47e4:	blx	fed7c838 <__assert_fail@plt+0xfed7b240>
    47e8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    47ec:	svclt	0x00082c00
    47f0:	strbmi	r2, [r1, #769]	; 0x301
    47f4:			; <UNDEFINED> instruction: 0xf043bf18
    47f8:	bllt	8c5404 <__assert_fail@plt+0x8c3e0c>
    47fc:	strtmi	r4, [r9], -sl, asr #12
    4800:			; <UNDEFINED> instruction: 0xf7fc4620
    4804:	ldmiblt	r0!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    4808:	andeq	lr, r9, r4, lsl #22
    480c:	ldrtmi	r4, [r9], -r5, asr #8
    4810:	mcr2	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4814:			; <UNDEFINED> instruction: 0x46044631
    4818:			; <UNDEFINED> instruction: 0xf7fe4628
    481c:	ldmib	sp, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    4820:	bl	66a82c <__assert_fail@plt+0x669234>
    4824:	strmi	r0, [r5], -r8, lsl #6
    4828:	blcs	7885c <__assert_fail@plt+0x77264>
    482c:			; <UNDEFINED> instruction: 0xb11cd1db
    4830:	mulcc	r0, r4, r9
    4834:	andle	r2, r4, pc, lsr #22
    4838:			; <UNDEFINED> instruction: 0xf995b12d
    483c:	blcs	bd0844 <__assert_fail@plt+0xbcf24c>
    4840:	ldrdcs	sp, [r1], -r1
    4844:	andcs	lr, r0, r0
    4848:	blmi	217074 <__assert_fail@plt+0x215a7c>
    484c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4850:	blls	de8c0 <__assert_fail@plt+0xdd2c8>
    4854:	qaddle	r4, sl, r4
    4858:	pop	{r0, r2, ip, sp, pc}
    485c:			; <UNDEFINED> instruction: 0x461883f0
    4860:			; <UNDEFINED> instruction: 0xf7fce7f2
    4864:	svclt	0x0000ed66
    4868:	andeq	r2, r1, ip, lsr #13
    486c:	andeq	r0, r0, ip, asr r1
    4870:	andeq	r2, r1, r8, lsr #12
    4874:	mvnsmi	lr, #737280	; 0xb4000
    4878:	movweq	lr, #6736	; 0x1a50
    487c:	strmi	sp, [ip], -r5, lsr #32
    4880:			; <UNDEFINED> instruction: 0x46054616
    4884:	cmnlt	r1, #56, 6	; 0xe0000000
    4888:	ldcl	7, cr15, [ip, #1008]	; 0x3f0
    488c:	addsmi	r4, lr, #201326595	; 0xc000003
    4890:	svclt	0x00884607
    4894:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4898:	bl	1ba8f0 <__assert_fail@plt+0x1b92f8>
    489c:			; <UNDEFINED> instruction: 0xf1090900
    48a0:			; <UNDEFINED> instruction: 0xf7fc0001
    48a4:	strmi	lr, [r0], r8, lsl #27
    48a8:	strtmi	fp, [r9], -r0, ror #2
    48ac:			; <UNDEFINED> instruction: 0xf7fc463a
    48b0:	bl	23fd20 <__assert_fail@plt+0x23e728>
    48b4:	ldrtmi	r0, [r2], -r7
    48b8:			; <UNDEFINED> instruction: 0xf7fc4621
    48bc:	movwcs	lr, #3348	; 0xd14
    48c0:	andcc	pc, r9, r8, lsl #16
    48c4:	pop	{r6, r9, sl, lr}
    48c8:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    48cc:	mvnsmi	lr, #12386304	; 0xbd0000
    48d0:			; <UNDEFINED> instruction: 0xf7fc4478
    48d4:	strtmi	fp, [r0], -r5, lsr #26
    48d8:	pop	{r0, r4, r9, sl, lr}
    48dc:			; <UNDEFINED> instruction: 0xf7fc43f8
    48e0:	pop	{r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    48e4:			; <UNDEFINED> instruction: 0xf7fc43f8
    48e8:	svclt	0x0000bd1b
    48ec:	andeq	r0, r0, ip, lsr #31
    48f0:			; <UNDEFINED> instruction: 0x460ab538
    48f4:	strmi	r4, [ip], -r5, lsl #12
    48f8:			; <UNDEFINED> instruction: 0x4608b119
    48fc:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    4900:	strtmi	r4, [r1], -r2, lsl #12
    4904:	pop	{r3, r5, r9, sl, lr}
    4908:			; <UNDEFINED> instruction: 0xf7ff4038
    490c:	svclt	0x0000bfb3
    4910:	tstcs	r1, lr, lsl #8
    4914:	addlt	fp, r5, r0, lsl r5
    4918:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    491c:			; <UNDEFINED> instruction: 0xf8dfab07
    4920:	strmi	ip, [r4], -r0, rrx
    4924:			; <UNDEFINED> instruction: 0xf85344fe
    4928:	stmdage	r2, {r2, r8, r9, fp, sp}
    492c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4930:	ldrdgt	pc, [r0], -ip
    4934:	andgt	pc, ip, sp, asr #17
    4938:	stceq	0, cr15, [r0], {79}	; 0x4f
    493c:			; <UNDEFINED> instruction: 0xf7fc9301
    4940:	cdpne	13, 0, cr14, cr2, cr2, {5}
    4944:	strcs	fp, [r0], #-4024	; 0xfffff048
    4948:	strtmi	sp, [r0], -r7, lsl #22
    494c:			; <UNDEFINED> instruction: 0xf7ff9902
    4950:			; <UNDEFINED> instruction: 0x4604ff91
    4954:			; <UNDEFINED> instruction: 0xf7fc9802
    4958:	bmi	2bfbf8 <__assert_fail@plt+0x2be600>
    495c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4960:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4964:	subsmi	r9, sl, r3, lsl #22
    4968:	strtmi	sp, [r0], -r5, lsl #2
    496c:	pop	{r0, r2, ip, sp, pc}
    4970:	andlt	r4, r3, r0, lsl r0
    4974:			; <UNDEFINED> instruction: 0xf7fc4770
    4978:	svclt	0x0000ecdc
    497c:	andeq	r2, r1, r0, asr r5
    4980:	andeq	r0, r0, ip, asr r1
    4984:	andeq	r2, r1, r6, lsl r5
    4988:	mvnsmi	lr, #737280	; 0xb4000
    498c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    4990:	bmi	d563fc <__assert_fail@plt+0xd54e04>
    4994:	blmi	d70ba8 <__assert_fail@plt+0xd6f5b0>
    4998:			; <UNDEFINED> instruction: 0xf996447a
    499c:	ldmpl	r3, {lr}^
    49a0:	movwls	r6, #6171	; 0x181b
    49a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49a8:	eorsle	r2, r4, r0, lsl #24
    49ac:	strmi	r4, [r8], r5, lsl #12
    49b0:			; <UNDEFINED> instruction: 0x46394630
    49b4:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    49b8:			; <UNDEFINED> instruction: 0x56361834
    49bc:	suble	r2, ip, r0, lsl #28
    49c0:	svceq	0x0000f1b9
    49c4:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    49c8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    49cc:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    49d0:	eorsle	r2, r5, r0, lsl #16
    49d4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    49d8:	movwcs	r4, #1641	; 0x669
    49dc:	andvs	pc, r0, sp, lsl #17
    49e0:			; <UNDEFINED> instruction: 0xf88d4648
    49e4:			; <UNDEFINED> instruction: 0xf7fe3001
    49e8:	stmdane	r3!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    49ec:	andeq	pc, r0, r8, asr #17
    49f0:	mulcc	r1, r3, r9
    49f4:	svclt	0x00181af6
    49f8:	blcs	e204 <__assert_fail@plt+0xcc0c>
    49fc:	strcs	fp, [r1], -r8, lsl #30
    4a00:	andcc	fp, r2, lr, asr fp
    4a04:	strtpl	r1, [r1], -r6, lsr #16
    4a08:			; <UNDEFINED> instruction: 0x4638b119
    4a0c:	stc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4a10:			; <UNDEFINED> instruction: 0x464cb318
    4a14:	bmi	5dcad4 <__assert_fail@plt+0x5db4dc>
    4a18:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a20:	subsmi	r9, sl, r1, lsl #22
    4a24:			; <UNDEFINED> instruction: 0x4620d11e
    4a28:	pop	{r0, r1, ip, sp, pc}
    4a2c:			; <UNDEFINED> instruction: 0x463983f0
    4a30:			; <UNDEFINED> instruction: 0xf7fc4620
    4a34:			; <UNDEFINED> instruction: 0xf8c8ec2a
    4a38:	strtmi	r0, [r0], #-0
    4a3c:	strb	r6, [sl, r8, lsr #32]!
    4a40:			; <UNDEFINED> instruction: 0x46204639
    4a44:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    4a48:	andeq	pc, r0, r8, asr #17
    4a4c:	strtpl	r1, [r1], -r6, lsr #16
    4a50:			; <UNDEFINED> instruction: 0x4638b131
    4a54:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    4a58:	eorvs	fp, ip, r0, lsl r9
    4a5c:	ldrb	r2, [sl, r0, lsl #8]
    4a60:	ldrb	r6, [r8, lr, lsr #32]
    4a64:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    4a68:	ldrdeq	r2, [r1], -ip
    4a6c:	andeq	r0, r0, ip, asr r1
    4a70:	andeq	r1, r0, r6, asr #17
    4a74:	andeq	r2, r1, sl, asr r4
    4a78:			; <UNDEFINED> instruction: 0x4604b510
    4a7c:	stmdacs	sl, {r0, sp, lr, pc}
    4a80:	strtmi	sp, [r0], -r6
    4a84:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    4a88:	mvnsle	r1, r3, asr #24
    4a8c:	ldclt	0, cr2, [r0, #-4]
    4a90:	ldclt	0, cr2, [r0, #-0]
    4a94:			; <UNDEFINED> instruction: 0x4605b538
    4a98:	teqlt	r0, r0, lsl #16
    4a9c:			; <UNDEFINED> instruction: 0xf7fc462c
    4aa0:			; <UNDEFINED> instruction: 0xf854ec02
    4aa4:	stmdacs	r0, {r2, r8, r9, sl, fp}
    4aa8:	movwcs	sp, #505	; 0x1f9
    4aac:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
    4ab0:	stmdavs	r0, {r1, r9, sl, lr}
    4ab4:	andcs	fp, r0, r8, lsr #2
    4ab8:	svccc	0x0004f852
    4abc:	blcs	10ac8 <__assert_fail@plt+0xf4d0>
    4ac0:			; <UNDEFINED> instruction: 0x4770d1fa
    4ac4:	strb	fp, [r5, r0, lsl #2]!
    4ac8:	svclt	0x00004770
    4acc:			; <UNDEFINED> instruction: 0x4604b510
    4ad0:			; <UNDEFINED> instruction: 0xf7ffb108
    4ad4:			; <UNDEFINED> instruction: 0x4620ffdf
    4ad8:	bl	ff942ad0 <__assert_fail@plt+0xff9414d8>
    4adc:	ldclt	0, cr2, [r0, #-0]
    4ae0:	ldrshlt	fp, [r0, #88]	; 0x58
    4ae4:			; <UNDEFINED> instruction: 0xf7ff4606
    4ae8:	andcc	pc, r1, r3, ror #31
    4aec:			; <UNDEFINED> instruction: 0xf7fc0080
    4af0:	strmi	lr, [r7], -r2, ror #24
    4af4:	ldmdavs	r0!, {r6, r7, r8, ip, sp, pc}
    4af8:	ldrtmi	fp, [sp], -r8, asr #3
    4afc:	ldc	7, cr15, [r2], {252}	; 0xfc
    4b00:			; <UNDEFINED> instruction: 0xf8454604
    4b04:	lsllt	r0, r4, #22
    4b08:	svceq	0x0004f856
    4b0c:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, lr}
    4b10:	andcs	sp, r0, #244, 2	; 0x3d
    4b14:			; <UNDEFINED> instruction: 0x4638601a
    4b18:	strdcs	fp, [r4], -r8
    4b1c:	mcrr	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    4b20:	tstlt	r8, r3, lsl #12
    4b24:	ldrb	r4, [r4, r7, lsl #12]!
    4b28:	ldrtmi	r2, [r8], -r0, lsl #14
    4b2c:			; <UNDEFINED> instruction: 0x463bbdf8
    4b30:	ldrtmi	lr, [r8], -pc, ror #15
    4b34:			; <UNDEFINED> instruction: 0xffaef7ff
    4b38:			; <UNDEFINED> instruction: 0xf7fc4638
    4b3c:			; <UNDEFINED> instruction: 0x4627ebb4
    4b40:	svclt	0x0000e7e9
    4b44:	ldr	fp, [r3, r0, lsl #2]!
    4b48:	svclt	0x00004770
    4b4c:	blmi	d97428 <__assert_fail@plt+0xd95e30>
    4b50:	push	{r1, r3, r4, r5, r6, sl, lr}
    4b54:	strdlt	r4, [r2], r0
    4b58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b5c:			; <UNDEFINED> instruction: 0xf04f9301
    4b60:	stmdacs	r0, {r8, r9}
    4b64:	stmdavs	sl, {r1, r3, r6, ip, lr, pc}
    4b68:			; <UNDEFINED> instruction: 0xf1011c46
    4b6c:	strmi	r0, [ip], -r4, lsl #6
    4b70:			; <UNDEFINED> instruction: 0x2601bf18
    4b74:	ldrtmi	r4, [r1], -r0, lsl #13
    4b78:	bcs	29780 <__assert_fail@plt+0x28188>
    4b7c:	movwcc	sp, #16453	; 0x4045
    4b80:	movwls	r3, #513	; 0x201
    4b84:	streq	pc, [r1, #-257]	; 0xfffffeff
    4b88:	stccs	8, cr15, [r4], {83}	; 0x53
    4b8c:	stcne	15, cr11, [r8], {22}
    4b90:	strtmi	r4, [r9], -r8, lsr #12
    4b94:	mvnsle	r2, r0, lsl #20
    4b98:			; <UNDEFINED> instruction: 0xf7fc0080
    4b9c:	strmi	lr, [r7], -ip, lsl #24
    4ba0:	eorsle	r2, sl, r0, lsl #16
    4ba4:	svccc	0x00fff1b8
    4ba8:	strbmi	sp, [r0], -r6, lsr #32
    4bac:	bl	feec2ba4 <__assert_fail@plt+0xfeec15ac>
    4bb0:	cmnlt	r0, #56	; 0x38
    4bb4:	bl	1cdfc0 <__assert_fail@plt+0x1cc9c8>
    4bb8:			; <UNDEFINED> instruction: 0xf8540685
    4bbc:	cmplt	r8, r4, lsl #22
    4bc0:	rscsle	r1, sl, r3, asr #24
    4bc4:	bl	febc2bbc <__assert_fail@plt+0xfebc15c4>
    4bc8:	bleq	142ce8 <__assert_fail@plt+0x1416f0>
    4bcc:			; <UNDEFINED> instruction: 0xf854b1f8
    4bd0:	strcc	r0, [r1, #-2820]	; 0xfffff4fc
    4bd4:	mvnsle	r2, r0, lsl #16
    4bd8:	streq	lr, [r5, #2823]	; 0xb07
    4bdc:	eorvs	r2, fp, r0, lsl #6
    4be0:	blmi	457430 <__assert_fail@plt+0x455e38>
    4be4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4be8:	blls	5ec58 <__assert_fail@plt+0x5d660>
    4bec:	tstle	r6, sl, asr r0
    4bf0:	andlt	r4, r2, r8, lsr r6
    4bf4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4bf8:	ldrb	r2, [ip, r0, lsl #10]
    4bfc:			; <UNDEFINED> instruction: 0xf7fc2004
    4c00:			; <UNDEFINED> instruction: 0x4607ebda
    4c04:	strmi	fp, [r5], -r8, asr #2
    4c08:	ldclne	7, cr14, [r0], #-928	; 0xfffffc60
    4c0c:	ldrtmi	lr, [r8], -r4, asr #15
    4c10:			; <UNDEFINED> instruction: 0xff40f7ff
    4c14:			; <UNDEFINED> instruction: 0xf7fc4638
    4c18:	strcs	lr, [r0, -r6, asr #22]
    4c1c:			; <UNDEFINED> instruction: 0xf7fce7e0
    4c20:	svclt	0x0000eb88
    4c24:	andeq	r2, r1, r4, lsr #6
    4c28:	andeq	r0, r0, ip, asr r1
    4c2c:	muleq	r1, r0, r2
    4c30:	bmi	3f1c74 <__assert_fail@plt+0x3f067c>
    4c34:	addlt	fp, r3, r0, lsl #10
    4c38:	blmi	3af050 <__assert_fail@plt+0x3ada58>
    4c3c:			; <UNDEFINED> instruction: 0xf851447a
    4c40:	ldmpl	r3, {r2, r8, r9, fp}^
    4c44:	movwls	r6, #6171	; 0x181b
    4c48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c4c:			; <UNDEFINED> instruction: 0xf7ff9100
    4c50:	bmi	284a4c <__assert_fail@plt+0x283454>
    4c54:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4c58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c5c:	subsmi	r9, sl, r1, lsl #22
    4c60:	andlt	sp, r3, r4, lsl #2
    4c64:	bl	142de0 <__assert_fail@plt+0x1417e8>
    4c68:	ldrbmi	fp, [r0, -r4]!
    4c6c:	bl	1842c64 <__assert_fail@plt+0x184166c>
    4c70:	andeq	r2, r1, r8, lsr r2
    4c74:	andeq	r0, r0, ip, asr r1
    4c78:	andeq	r2, r1, lr, lsl r2
    4c7c:	blmi	dd755c <__assert_fail@plt+0xdd5f64>
    4c80:	push	{r1, r3, r4, r5, r6, sl, lr}
    4c84:	strdlt	r4, [r7], r0
    4c88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c8c:			; <UNDEFINED> instruction: 0xf04f9305
    4c90:	stmdacs	r0, {r8, r9}
    4c94:	svcge	0x0004d055
    4c98:	strmi	sl, [r5], -r3, lsl #28
    4c9c:	strmi	r4, [sl], -r9, lsl #13
    4ca0:	ldrtmi	r2, [r9], -r0, lsl #6
    4ca4:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    4ca8:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    4cac:	eorsle	r2, sl, r0, lsl #16
    4cb0:	movwcs	r2, #1024	; 0x400
    4cb4:	ldrtmi	r4, [r9], -sl, asr #12
    4cb8:			; <UNDEFINED> instruction: 0xf7ff4630
    4cbc:	strtmi	pc, [r3], -r5, ror #28
    4cc0:	stmdacs	r0, {r0, sl, ip, sp}
    4cc4:	movwcc	sp, #8693	; 0x21f5
    4cc8:			; <UNDEFINED> instruction: 0xf7fc0098
    4ccc:			; <UNDEFINED> instruction: 0x4680eb74
    4cd0:	movwcs	fp, #488	; 0x1e8
    4cd4:	ldrtmi	r4, [r9], -sl, asr #12
    4cd8:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    4cdc:	mrc2	7, 2, pc, cr4, cr15, {7}
    4ce0:			; <UNDEFINED> instruction: 0xf1a8b318
    4ce4:	strcs	r0, [r0], #-1284	; 0xfffffafc
    4ce8:			; <UNDEFINED> instruction: 0xf7fc9904
    4cec:			; <UNDEFINED> instruction: 0xf845eaf0
    4cf0:	mvnlt	r0, r4, lsl #30
    4cf4:	strbmi	r2, [sl], -r0, lsl #6
    4cf8:			; <UNDEFINED> instruction: 0x46304639
    4cfc:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4d00:	stmdacs	r0, {r0, sl, ip, sp}
    4d04:	bl	2394cc <__assert_fail@plt+0x237ed4>
    4d08:	movwcs	r0, #1156	; 0x484
    4d0c:	bmi	51cda0 <__assert_fail@plt+0x51b7a8>
    4d10:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    4d14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d18:	subsmi	r9, sl, r5, lsl #22
    4d1c:			; <UNDEFINED> instruction: 0x4640d11a
    4d20:	pop	{r0, r1, r2, ip, sp, pc}
    4d24:	strdcs	r8, [r4], -r0
    4d28:	strbmi	lr, [r4], -pc, asr #15
    4d2c:	andls	lr, r1, sp, ror #15
    4d30:			; <UNDEFINED> instruction: 0xf7ff4640
    4d34:	strbmi	pc, [r0], -pc, lsr #29	; <UNPREDICTABLE>
    4d38:	b	fed42d30 <__assert_fail@plt+0xfed41738>
    4d3c:	ldrmi	r9, [r8], r1, lsl #22
    4d40:	blmi	23ecdc <__assert_fail@plt+0x23d6e4>
    4d44:	stmdbmi	r8, {r0, r6, r7, r9, sp}
    4d48:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    4d4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4d50:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    4d54:	b	ffb42d4c <__assert_fail@plt+0xffb41754>
    4d58:	strdeq	r2, [r1], -r4
    4d5c:	andeq	r0, r0, ip, asr r1
    4d60:	andeq	r2, r1, r2, ror #2
    4d64:	andeq	r1, r0, r6, asr r5
    4d68:	andeq	r1, r0, r8, asr #10
    4d6c:	andeq	r0, r0, sl, ror r9
    4d70:	mvnsmi	lr, sp, lsr #18
    4d74:	cmnlt	r1, #5242880	; 0x500000
    4d78:	strmi	r4, [lr], -r8, lsl #12
    4d7c:	bl	18c2d74 <__assert_fail@plt+0x18c177c>
    4d80:	cmnlt	sp, #128, 12	; 0x8000000
    4d84:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4d88:	and	r4, r4, pc, lsr #12
    4d8c:	strbmi	fp, [r4], #-260	; 0xfffffefc
    4d90:	bl	1642d88 <__assert_fail@plt+0x1641790>
    4d94:			; <UNDEFINED> instruction: 0xf8574404
    4d98:	stmdacs	r0, {r2, r8, r9, sl, fp}
    4d9c:	stfnep	f5, [r0], #-984	; 0xfffffc28
    4da0:	bl	242d98 <__assert_fail@plt+0x2417a0>
    4da4:	strmi	r4, [r3], -r7, lsl #12
    4da8:	eor	fp, r0, r0, asr r9
    4dac:	mulle	r2, pc, r2	; <UNPREDICTABLE>
    4db0:	b	feac2da8 <__assert_fail@plt+0xfeac17b0>
    4db4:	ldrmi	r4, [r8], -r3, lsl #12
    4db8:			; <UNDEFINED> instruction: 0xf7fc4621
    4dbc:	strmi	lr, [r3], -r6, lsr #21
    4dc0:	svcmi	0x0004f855
    4dc4:			; <UNDEFINED> instruction: 0x46184631
    4dc8:	mvnle	r2, r0, lsl #24
    4dcc:	andsvc	r2, sl, r0, lsl #4
    4dd0:	pop	{r3, r4, r5, r9, sl, lr}
    4dd4:	fltmidz	f7, r8
    4dd8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ddc:			; <UNDEFINED> instruction: 0xe7d0447e
    4de0:			; <UNDEFINED> instruction: 0xf7fc2001
    4de4:	strmi	lr, [r3], -r8, ror #21
    4de8:	strmi	fp, [r7], -r8, lsl #2
    4dec:	strcs	lr, [r0, -lr, ror #15]
    4df0:	svclt	0x0000e7ee
    4df4:	strdeq	r0, [r0], -ip
    4df8:			; <UNDEFINED> instruction: 0x460cb5f8
    4dfc:	stmdavs	r6, {r0, r6, r7, r8, ip, sp, pc}
    4e00:			; <UNDEFINED> instruction: 0xb1be4605
    4e04:			; <UNDEFINED> instruction: 0xf7ff4630
    4e08:	tstcs	r2, r3, asr lr	; <UNPREDICTABLE>
    4e0c:	strmi	r1, [r7], -r1, asr #16
    4e10:	addeq	sp, r9, r3, lsl r2
    4e14:			; <UNDEFINED> instruction: 0xf7fc4630
    4e18:			; <UNDEFINED> instruction: 0x4603ea98
    4e1c:	bl	313c4 <__assert_fail@plt+0x2fdcc>
    4e20:	andcs	r0, r0, #-1073741791	; 0xc0000021
    4e24:	eormi	pc, r7, r0, asr #16
    4e28:	subvs	r4, sl, r0, lsl r6
    4e2c:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    4e30:	ldcllt	6, cr4, [r8, #32]!
    4e34:	ldrtmi	r2, [r7], -r8, lsl #2
    4e38:			; <UNDEFINED> instruction: 0xf06fe7ec
    4e3c:	ldcllt	0, cr0, [r8, #44]!	; 0x2c
    4e40:	mvnsmi	lr, sp, lsr #18
    4e44:	strmi	r1, [r0], lr, lsl #30
    4e48:	ldmdblt	r1, {r0, r1, r2, r4, r9, sl, lr}^
    4e4c:			; <UNDEFINED> instruction: 0xf7ffe00e
    4e50:	strmi	pc, [r4], -pc, asr #26
    4e54:	strtmi	r4, [r1], -r0, asr #12
    4e58:			; <UNDEFINED> instruction: 0xf7ffb164
    4e5c:	cdpne	15, 0, cr15, cr5, cr13, {6}
    4e60:			; <UNDEFINED> instruction: 0xf856db0d
    4e64:	ldrtmi	r0, [r9], -r4, lsl #30
    4e68:	mvnsle	r2, r0, lsl #16
    4e6c:	strtmi	r2, [r8], -r0, lsl #10
    4e70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4e74:	streq	pc, [fp, #-111]	; 0xffffff91
    4e78:	pop	{r3, r5, r9, sl, lr}
    4e7c:			; <UNDEFINED> instruction: 0x462081f0
    4e80:	b	442e78 <__assert_fail@plt+0x441880>
    4e84:	pop	{r3, r5, r9, sl, lr}
    4e88:	svclt	0x000081f0
    4e8c:			; <UNDEFINED> instruction: 0x4605b538
    4e90:			; <UNDEFINED> instruction: 0xf7fc4608
    4e94:	cmnlt	r8, r8, asr #20
    4e98:	strtmi	r4, [r8], -r4, lsl #12
    4e9c:			; <UNDEFINED> instruction: 0xf7ff4621
    4ea0:	cdpne	15, 0, cr15, cr5, cr11, {5}
    4ea4:	strtmi	sp, [r8], -r1, lsl #22
    4ea8:			; <UNDEFINED> instruction: 0x4620bd38
    4eac:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4eb0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4eb4:	streq	pc, [fp, #-111]	; 0xffffff91
    4eb8:	svclt	0x0000e7f5
    4ebc:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
    4ec0:	strmi	r1, [r5], -ip, lsl #30
    4ec4:			; <UNDEFINED> instruction: 0xf7ffe003
    4ec8:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4ecc:			; <UNDEFINED> instruction: 0xf854db05
    4ed0:	strtmi	r1, [r8], -r4, lsl #30
    4ed4:	mvnsle	r2, r0, lsl #18
    4ed8:	ldclt	0, cr2, [r8, #-0]
    4edc:	ldrbmi	r2, [r0, -r0]!
    4ee0:	mvnsmi	lr, #737280	; 0xb4000
    4ee4:	cmnlt	r9, #15728640	; 0xf00000
    4ee8:	ldrdhi	pc, [r0], -r0
    4eec:			; <UNDEFINED> instruction: 0xf1b84605
    4ef0:	eorle	r0, sl, r0, lsl #30
    4ef4:			; <UNDEFINED> instruction: 0xf7ff4640
    4ef8:	movwcs	pc, #11739	; 0x2ddb	; <UNPREDICTABLE>
    4efc:	strmi	r1, [r6], -r3, asr #17
    4f00:	addseq	sp, ip, sl, lsr #4
    4f04:			; <UNDEFINED> instruction: 0xf7fc4620
    4f08:	pkhtbmi	lr, r1, r6, asr #20
    4f0c:	svcne	0x0021b320
    4f10:			; <UNDEFINED> instruction: 0xf1a4b15e
    4f14:			; <UNDEFINED> instruction: 0xf1a80208
    4f18:	strmi	r0, [r2], #-1028	; 0xfffffbfc
    4f1c:			; <UNDEFINED> instruction: 0xf8544603
    4f20:			; <UNDEFINED> instruction: 0xf8436f04
    4f24:	addsmi	r6, sl, #4, 30
    4f28:			; <UNDEFINED> instruction: 0xf8c9d1f9
    4f2c:	strbmi	r7, [r0], -r0
    4f30:			; <UNDEFINED> instruction: 0xf8492700
    4f34:			; <UNDEFINED> instruction: 0xf7fc7001
    4f38:			; <UNDEFINED> instruction: 0x4638e9b6
    4f3c:	andls	pc, r0, r5, asr #17
    4f40:	mvnshi	lr, #12386304	; 0xbd0000
    4f44:	pop	{r3, r9, sl, lr}
    4f48:	strdcs	r8, [r8], -r8	; <UNPREDICTABLE>
    4f4c:	b	cc2f44 <__assert_fail@plt+0xcc194c>
    4f50:	smlabblt	r8, r1, r6, r4
    4f54:	strb	r2, [r8, r4, lsl #2]!
    4f58:	andeq	pc, fp, pc, rrx
    4f5c:	svclt	0x0000e7f0
    4f60:			; <UNDEFINED> instruction: 0x460db538
    4f64:			; <UNDEFINED> instruction: 0xff48f7ff
    4f68:	blle	4c780 <__assert_fail@plt+0x4b188>
    4f6c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    4f70:			; <UNDEFINED> instruction: 0xf7fc4628
    4f74:			; <UNDEFINED> instruction: 0x4620e998
    4f78:	svclt	0x0000bd38
    4f7c:			; <UNDEFINED> instruction: 0x460db538
    4f80:			; <UNDEFINED> instruction: 0xffaef7ff
    4f84:	blle	4c79c <__assert_fail@plt+0x4b1a4>
    4f88:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    4f8c:			; <UNDEFINED> instruction: 0xf7fc4628
    4f90:	strtmi	lr, [r0], -sl, lsl #19
    4f94:	svclt	0x0000bd38
    4f98:	ldrb	fp, [r7, -r1, lsl #2]!
    4f9c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    4fa0:	mvnsmi	lr, sp, lsr #18
    4fa4:	mvnlt	r4, r0, lsl #13
    4fa8:	mvnlt	r4, pc, lsl #12
    4fac:	strmi	r6, [r4], -r5, lsl #16
    4fb0:	ldmdblt	sp!, {r1, r2, r9, sl, lr}
    4fb4:			; <UNDEFINED> instruction: 0x4623e013
    4fb8:	blpl	1430cc <__assert_fail@plt+0x141ad4>
    4fbc:			; <UNDEFINED> instruction: 0xf856461c
    4fc0:	cmnlt	r5, r4, lsl #30
    4fc4:			; <UNDEFINED> instruction: 0x46284639
    4fc8:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fcc:	mvnsle	r2, r0, lsl #16
    4fd0:			; <UNDEFINED> instruction: 0xf7fc4628
    4fd4:			; <UNDEFINED> instruction: 0xf856e968
    4fd8:	stccs	15, cr5, [r0, #-16]
    4fdc:	movwcs	sp, #498	; 0x1f2
    4fe0:	strbmi	r6, [r0], -r3, lsr #32
    4fe4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4fe8:			; <UNDEFINED> instruction: 0xf44f4b05
    4fec:	stmdbmi	r5, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
    4ff0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    4ff4:	movwcc	r4, #50297	; 0xc479
    4ff8:			; <UNDEFINED> instruction: 0xf7fc4478
    4ffc:	svclt	0x0000eafe
    5000:	andeq	r1, r0, lr, lsr #5
    5004:	andeq	r1, r0, r0, lsr #5
    5008:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    500c:	tstcs	r1, lr, lsl #8
    5010:	addlt	fp, r4, r0, lsr r5
    5014:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5018:	vldrmi	d10, [r8, #-28]	; 0xffffffe4
    501c:	ldrbtmi	r4, [ip], #1540	; 0x604
    5020:	blcs	143174 <__assert_fail@plt+0x141b7c>
    5024:			; <UNDEFINED> instruction: 0xf85ca802
    5028:	stmdavs	sp!, {r0, r2, ip, lr}
    502c:			; <UNDEFINED> instruction: 0xf04f9503
    5030:	movwls	r0, #5376	; 0x1500
    5034:	b	9c302c <__assert_fail@plt+0x9c1a34>
    5038:	blle	60f040 <__assert_fail@plt+0x60da48>
    503c:	strtmi	r9, [r0], -r2, lsl #26
    5040:			; <UNDEFINED> instruction: 0xf7ff4629
    5044:	mcrne	14, 0, pc, cr4, cr9, {6}	; <UNPREDICTABLE>
    5048:	bmi	37bc84 <__assert_fail@plt+0x37a68c>
    504c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    5050:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5054:	subsmi	r9, sl, r3, lsl #22
    5058:	strtmi	sp, [r0], -ip, lsl #2
    505c:	pop	{r2, ip, sp, pc}
    5060:	andlt	r4, r3, r0, lsr r0
    5064:			; <UNDEFINED> instruction: 0x46284770
    5068:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    506c:			; <UNDEFINED> instruction: 0xf06fe7ed
    5070:	strb	r0, [sl, fp, lsl #8]!
    5074:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5078:	andeq	r1, r1, r6, asr lr
    507c:	andeq	r0, r0, ip, asr r1
    5080:	andeq	r1, r1, r6, lsr #28
    5084:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5088:	ldrlt	r4, [r0, #-1555]!	; 0xfffff9ed
    508c:	cfldrsmi	mvf4, [r6, #-1008]	; 0xfffffc10
    5090:	strmi	fp, [sl], -r3, lsl #1
    5094:	tstcs	r1, r4, lsl #12
    5098:			; <UNDEFINED> instruction: 0xf85c4668
    509c:	stmdavs	sp!, {r0, r2, ip, lr}
    50a0:			; <UNDEFINED> instruction: 0xf04f9501
    50a4:			; <UNDEFINED> instruction: 0xf7fc0500
    50a8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    50ac:	vstrls	d13, [r0, #-84]	; 0xffffffac
    50b0:	strtmi	r4, [r9], -r0, lsr #12
    50b4:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    50b8:	blle	28c8d0 <__assert_fail@plt+0x28b2d8>
    50bc:	blmi	2978f0 <__assert_fail@plt+0x2962f8>
    50c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50c4:	blls	5f134 <__assert_fail@plt+0x5db3c>
    50c8:	qaddle	r4, sl, r9
    50cc:	andlt	r4, r3, r0, lsr #12
    50d0:			; <UNDEFINED> instruction: 0x4628bd30
    50d4:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50d8:			; <UNDEFINED> instruction: 0xf06fe7f0
    50dc:	strb	r0, [sp, fp, lsl #8]!
    50e0:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50e4:	andeq	r1, r1, r8, ror #27
    50e8:	andeq	r0, r0, ip, asr r1
    50ec:			; <UNDEFINED> instruction: 0x00011db4
    50f0:			; <UNDEFINED> instruction: 0x4605b538
    50f4:			; <UNDEFINED> instruction: 0xf7ffb188
    50f8:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    50fc:	stmdaeq	r1, {r0, r2, r3, r8, fp, ip, lr, pc}^
    5100:	addeq	lr, r0, #5120	; 0x1400
    5104:	bl	1569b8 <__assert_fail@plt+0x1553c0>
    5108:			; <UNDEFINED> instruction: 0xf8520081
    510c:	ldmdavs	r9, {r2, r8, sl, fp, lr}
    5110:	blmi	143224 <__assert_fail@plt+0x141c2c>
    5114:	andsvs	r4, r1, r3, lsl #5
    5118:			; <UNDEFINED> instruction: 0x4628d1f7
    511c:	svclt	0x0000bd38
    5120:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    5124:	svclt	0x00be2900
    5128:			; <UNDEFINED> instruction: 0xf04f2000
    512c:	and	r4, r6, r0, lsl #2
    5130:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    5134:			; <UNDEFINED> instruction: 0xf06fbf1c
    5138:			; <UNDEFINED> instruction: 0xf04f4100
    513c:			; <UNDEFINED> instruction: 0xf00030ff
    5140:			; <UNDEFINED> instruction: 0xf1adb857
    5144:	stmdb	sp!, {r3, sl, fp}^
    5148:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    514c:	blcs	3bd78 <__assert_fail@plt+0x3a780>
    5150:			; <UNDEFINED> instruction: 0xf000db1a
    5154:			; <UNDEFINED> instruction: 0xf8ddf853
    5158:	ldmib	sp, {r2, sp, lr, pc}^
    515c:	andlt	r2, r4, r2, lsl #6
    5160:	submi	r4, r0, #112, 14	; 0x1c00000
    5164:	cmpeq	r1, r1, ror #22
    5168:	blle	6cfd70 <__assert_fail@plt+0x6ce778>
    516c:			; <UNDEFINED> instruction: 0xf846f000
    5170:	ldrd	pc, [r4], -sp
    5174:	movwcs	lr, #10717	; 0x29dd
    5178:	submi	fp, r0, #4
    517c:	cmpeq	r1, r1, ror #22
    5180:	bl	18d5ad0 <__assert_fail@plt+0x18d44d8>
    5184:	ldrbmi	r0, [r0, -r3, asr #6]!
    5188:	bl	18d5ad8 <__assert_fail@plt+0x18d44e0>
    518c:			; <UNDEFINED> instruction: 0xf0000343
    5190:			; <UNDEFINED> instruction: 0xf8ddf835
    5194:	ldmib	sp, {r2, sp, lr, pc}^
    5198:	andlt	r2, r4, r2, lsl #6
    519c:	bl	1855aa4 <__assert_fail@plt+0x18544ac>
    51a0:	ldrbmi	r0, [r0, -r1, asr #2]!
    51a4:	bl	18d5af4 <__assert_fail@plt+0x18d44fc>
    51a8:			; <UNDEFINED> instruction: 0xf0000343
    51ac:			; <UNDEFINED> instruction: 0xf8ddf827
    51b0:	ldmib	sp, {r2, sp, lr, pc}^
    51b4:	andlt	r2, r4, r2, lsl #6
    51b8:	bl	18d5b08 <__assert_fail@plt+0x18d4510>
    51bc:	ldrbmi	r0, [r0, -r3, asr #6]!
    51c0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    51c4:	svclt	0x00082900
    51c8:	svclt	0x001c2800
    51cc:	mvnscc	pc, pc, asr #32
    51d0:	rscscc	pc, pc, pc, asr #32
    51d4:	stmdalt	ip, {ip, sp, lr, pc}
    51d8:	stfeqd	f7, [r8], {173}	; 0xad
    51dc:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    51e0:			; <UNDEFINED> instruction: 0xf80cf000
    51e4:	ldrd	pc, [r4], -sp
    51e8:	movwcs	lr, #10717	; 0x29dd
    51ec:	ldrbmi	fp, [r0, -r4]!
    51f0:			; <UNDEFINED> instruction: 0xf04fb502
    51f4:			; <UNDEFINED> instruction: 0xf7fc0008
    51f8:	stclt	8, cr14, [r2, #-120]	; 0xffffff88
    51fc:	svclt	0x00084299
    5200:	push	{r4, r7, r9, lr}
    5204:			; <UNDEFINED> instruction: 0x46044ff0
    5208:	andcs	fp, r0, r8, lsr pc
    520c:			; <UNDEFINED> instruction: 0xf8dd460d
    5210:	svclt	0x0038c024
    5214:	cmnle	fp, #1048576	; 0x100000
    5218:			; <UNDEFINED> instruction: 0x46994690
    521c:			; <UNDEFINED> instruction: 0xf283fab3
    5220:	rsbsle	r2, r0, r0, lsl #22
    5224:			; <UNDEFINED> instruction: 0xf385fab5
    5228:	rsble	r2, r8, r0, lsl #26
    522c:			; <UNDEFINED> instruction: 0xf1a21ad2
    5230:	blx	248ab8 <__assert_fail@plt+0x2474c0>
    5234:	blx	243e44 <__assert_fail@plt+0x24284c>
    5238:			; <UNDEFINED> instruction: 0xf1c2f30e
    523c:	b	12c6ec4 <__assert_fail@plt+0x12c58cc>
    5240:	blx	a07e54 <__assert_fail@plt+0xa0685c>
    5244:	b	1301e68 <__assert_fail@plt+0x1300870>
    5248:	blx	207e5c <__assert_fail@plt+0x206864>
    524c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5250:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5254:	andcs	fp, r0, ip, lsr pc
    5258:	movwle	r4, #42497	; 0xa601
    525c:	bl	fed0d268 <__assert_fail@plt+0xfed0bc70>
    5260:	blx	6290 <__assert_fail@plt+0x4c98>
    5264:	blx	8416a4 <__assert_fail@plt+0x8400ac>
    5268:	bl	1981e8c <__assert_fail@plt+0x1980894>
    526c:	tstmi	r9, #46137344	; 0x2c00000
    5270:	bcs	154b8 <__assert_fail@plt+0x13ec0>
    5274:	b	13f936c <__assert_fail@plt+0x13f7d74>
    5278:	b	13c73e8 <__assert_fail@plt+0x13c5df0>
    527c:	b	12077f0 <__assert_fail@plt+0x12061f8>
    5280:	ldrmi	r7, [r6], -fp, asr #17
    5284:	bl	fed3d2b8 <__assert_fail@plt+0xfed3bcc0>
    5288:	bl	1945eb0 <__assert_fail@plt+0x19448b8>
    528c:	ldmne	fp, {r0, r3, r9, fp}^
    5290:	beq	2bffc0 <__assert_fail@plt+0x2be9c8>
    5294:			; <UNDEFINED> instruction: 0xf14a1c5c
    5298:	cfsh32cc	mvfx0, mvfx1, #0
    529c:	strbmi	sp, [sp, #-7]
    52a0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    52a4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    52a8:	adfccsz	f4, f1, #5.0
    52ac:	blx	179a90 <__assert_fail@plt+0x178498>
    52b0:	blx	942ed4 <__assert_fail@plt+0x9418dc>
    52b4:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    52b8:	vseleq.f32	s30, s28, s11
    52bc:	blx	94b6c4 <__assert_fail@plt+0x94a0cc>
    52c0:	b	11032d0 <__assert_fail@plt+0x1101cd8>
    52c4:			; <UNDEFINED> instruction: 0xf1a2040e
    52c8:			; <UNDEFINED> instruction: 0xf1c20720
    52cc:	blx	206b54 <__assert_fail@plt+0x20555c>
    52d0:	blx	141ee0 <__assert_fail@plt+0x1408e8>
    52d4:	blx	142ef8 <__assert_fail@plt+0x141900>
    52d8:	b	1101ae8 <__assert_fail@plt+0x11004f0>
    52dc:	blx	905f00 <__assert_fail@plt+0x904908>
    52e0:	bl	1182b00 <__assert_fail@plt+0x1181508>
    52e4:	teqmi	r3, #1073741824	; 0x40000000
    52e8:	strbmi	r1, [r5], -r0, lsl #21
    52ec:	tsteq	r3, r1, ror #22
    52f0:	svceq	0x0000f1bc
    52f4:	stmib	ip, {r0, ip, lr, pc}^
    52f8:	pop	{r8, sl, lr}
    52fc:	blx	fed292c4 <__assert_fail@plt+0xfed27ccc>
    5300:	msrcc	CPSR_, #132, 6	; 0x10000002
    5304:	blx	fee3f154 <__assert_fail@plt+0xfee3db5c>
    5308:	blx	fed81d30 <__assert_fail@plt+0xfed80738>
    530c:	eorcc	pc, r0, #335544322	; 0x14000002
    5310:	orrle	r2, fp, r0, lsl #26
    5314:	svclt	0x0000e7f3
    5318:	mvnsmi	lr, #737280	; 0xb4000
    531c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5320:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5324:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5328:	svc	0x006ef7fb
    532c:	blne	1d96528 <__assert_fail@plt+0x1d94f30>
    5330:	strhle	r1, [sl], -r6
    5334:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5338:	svccc	0x0004f855
    533c:	strbmi	r3, [sl], -r1, lsl #8
    5340:	ldrtmi	r4, [r8], -r1, asr #12
    5344:	adcmi	r4, r6, #152, 14	; 0x2600000
    5348:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    534c:	svclt	0x000083f8
    5350:	andeq	r1, r1, r2, lsl #17
    5354:	andeq	r1, r1, r8, ror r8
    5358:	svclt	0x00004770
    535c:	tstcs	r0, r2, lsl #22
    5360:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5364:	stmlt	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5368:	andeq	r1, r1, r0, lsr #25

Disassembly of section .fini:

0000536c <.fini>:
    536c:	push	{r3, lr}
    5370:	pop	{r3, pc}
