#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Feb 28 11:56:34 2025
# Process ID: 10488
# Current directory: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1
# Command line: vivado -log adc_dma_bd_AXI_TAR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_dma_bd_AXI_TAR_0_0.tcl
# Log file: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.vds
# Journal file: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/vivado.jou
# Running On: sebasHAL, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 2, Host memory: 3883 MB
#-----------------------------------------------------------
source adc_dma_bd_AXI_TAR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.984 ; gain = 28.023 ; free physical = 107 ; free virtual = 1235
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adc_dma_bd_AXI_TAR_0_0
Command: synth_design -top adc_dma_bd_AXI_TAR_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10806
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.941 ; gain = 384.801 ; free physical = 106 ; free virtual = 364
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_dma_bd_AXI_TAR_0_0' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:94]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
INFO: [Synth 8-3491] module 'AXI_TAR_v1_0' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:5' bound to instance 'U0' of component 'AXI_TAR_v1_0' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'AXI_TAR_v1_0' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:60]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_TAR_v1_0_S00_AXI' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_TAR_v1_0_S00_AXI_inst' of component 'AXI_TAR_v1_0_S00_AXI' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'AXI_TAR_v1_0_S00_AXI' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-226] default block is never used [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:359]
WARNING: [Synth 8-614] signal 'reg2mode' is read in the process but is not in the sensitivity list [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-614] signal 'IN_REG2' is read in the process but is not in the sensitivity list [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-614] signal 'IN_REG3' is read in the process but is not in the sensitivity list [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'AXI_TAR_v1_0_S00_AXI' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:91]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'master_test' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/master_test.vhd:27' bound to instance 'master_test_inst' of component 'master_test' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:260]
INFO: [Synth 8-638] synthesizing module 'master_test' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/master_test.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'master_test' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/master_test.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'AXI_TAR_v1_0' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'adc_dma_bd_AXI_TAR_0_0' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0_S00_AXI.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element tlast_reg_reg was removed.  [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/master_test.vhd:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AXI_TAR_v1_0_S00_AXI_inst'. This will prevent further optimization [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:225]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'master_test_inst'. This will prevent further optimization [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:260]
WARNING: [Synth 8-3848] Net tar_m00_axis_tvalid in module/entity AXI_TAR_v1_0 does not have driver. [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:201]
WARNING: [Synth 8-3848] Net tar_m00_axis_tdata in module/entity AXI_TAR_v1_0 does not have driver. [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:202]
WARNING: [Synth 8-3848] Net tar_m00_axis_tstrb in module/entity AXI_TAR_v1_0 does not have driver. [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:203]
WARNING: [Synth 8-3848] Net tar_m00_axis_tlast in module/entity AXI_TAR_v1_0 does not have driver. [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/4965/hdl/AXI_TAR_v1_0.vhd:204]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port SysClk in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRst_n in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module AXI_TAR_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:54:39 . Memory (MB): peak = 2131.848 ; gain = 459.707 ; free physical = 103 ; free virtual = 334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 01:00:33 . Memory (MB): peak = 2149.660 ; gain = 477.520 ; free physical = 1558 ; free virtual = 3324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 01:00:33 . Memory (MB): peak = 2149.660 ; gain = 477.520 ; free physical = 1556 ; free virtual = 3323
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2155.598 ; gain = 0.000 ; free physical = 1453 ; free virtual = 3328
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.395 ; gain = 0.000 ; free physical = 1301 ; free virtual = 3281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2263.395 ; gain = 0.000 ; free physical = 1289 ; free virtual = 3276
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 01:00:43 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 939 ; free virtual = 3205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 01:00:43 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 938 ; free virtual = 3205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 01:00:43 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 938 ; free virtual = 3205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 01:00:44 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 922 ; free virtual = 3205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port SysClk in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRst_n in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 01:00:46 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 474 ; free virtual = 3037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 01:00:55 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 118 ; free virtual = 2775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 01:00:55 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 117 ; free virtual = 2775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 01:00:55 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 116 ; free virtual = 2774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |    37|
|3     |LUT2   |    33|
|4     |LUT3   |     3|
|5     |LUT4   |    21|
|6     |LUT5   |    32|
|7     |LUT6   |    46|
|8     |FDRE   |   258|
|9     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 01:01:02 . Memory (MB): peak = 2263.395 ; gain = 591.254 ; free physical = 135 ; free virtual = 2686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 01:00:59 . Memory (MB): peak = 2263.395 ; gain = 477.520 ; free physical = 134 ; free virtual = 2686
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 01:01:03 . Memory (MB): peak = 2263.402 ; gain = 591.254 ; free physical = 134 ; free virtual = 2686
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.402 ; gain = 0.000 ; free physical = 131 ; free virtual = 2685
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.402 ; gain = 0.000 ; free physical = 264 ; free virtual = 2888
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: be5b6bf8
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 01:01:10 . Memory (MB): peak = 2263.402 ; gain = 933.793 ; free physical = 218 ; free virtual = 2881
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1501.580; main = 1291.337; forked = 245.750
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3234.191; main = 2263.398; forked = 970.793
INFO: [Common 17-1381] The checkpoint '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP adc_dma_bd_AXI_TAR_0_0, cache-ID = a524b49d354c4947
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_dma_bd_AXI_TAR_0_0_utilization_synth.rpt -pb adc_dma_bd_AXI_TAR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 12:58:06 2025...
