Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 28 21:32:35 2026
| Host         : violet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.176   -16731.734                   3931               113872        0.032        0.000                      0               113872        3.000        0.000                       0                 20979  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               1.663        0.000                      0                16436        0.032        0.000                      0                16436        3.750        0.000                       0                  7381  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -5.176   -16731.734                   3931                97170        0.118        0.000                      0                97170        8.750        0.000                       0                 13594  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        5.079        0.000                      0                   61        0.035        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           6.809        0.000                      0                   96        0.515        0.000                      0                   96  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        6.488        0.000                      0                  110        1.513        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.133ns (27.585%)  route 5.600ns (72.415%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.820     3.114    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           2.039     6.430    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.582 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.557     7.139    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.332     7.471 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.676     8.147    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.271 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.833     9.104    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.228 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.839    10.067    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.656    10.847    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X15Y35         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X15Y35         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X15Y35         FDRE (Setup_fdre_C_CE)      -0.205    12.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.133ns (27.585%)  route 5.600ns (72.415%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.820     3.114    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           2.039     6.430    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.582 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.557     7.139    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.332     7.471 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.676     8.147    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.271 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.833     9.104    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.228 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.839    10.067    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.656    10.847    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X15Y35         FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X15Y35         FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X15Y35         FDSE (Setup_fdse_C_CE)      -0.205    12.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.133ns (27.585%)  route 5.600ns (72.415%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.820     3.114    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           2.039     6.430    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.582 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.557     7.139    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.332     7.471 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.676     8.147    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.271 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.833     9.104    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.228 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.839    10.067    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X15Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.656    10.847    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X15Y35         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X15Y35         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X15Y35         FDRE (Setup_fdre_C_CE)      -0.205    12.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.159ns (28.600%)  route 5.390ns (71.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.820     3.114    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           2.039     6.430    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.582 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.557     7.139    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.332     7.471 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.676     8.147    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.271 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.833     9.104    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.228 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.903    10.131    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    10.281 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.382    10.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_2_n_0
    SLICE_X15Y35         FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X15Y35         FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X15Y35         FDSE (Setup_fdse_C_D)       -0.264    12.451    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 1.293ns (16.277%)  route 6.651ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          1.667    10.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0
    SLICE_X25Y30         LUT6 (Prop_lut6_I2_O)        0.348    11.057 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000    11.057    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[2]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.561    12.740    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[2]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)        0.031    12.847    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 1.293ns (16.287%)  route 6.646ns (83.713%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          1.662    10.704    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.348    11.052 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000    11.052    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[0]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.561    12.740    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)        0.029    12.845    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 1.319ns (16.561%)  route 6.646ns (83.439%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          1.662    10.704    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0
    SLICE_X25Y30         LUT5 (Prop_lut5_I2_O)        0.374    11.078 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000    11.078    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[1]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.561    12.740    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X25Y30         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[1]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)        0.075    12.891    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.293ns (17.077%)  route 6.279ns (82.923%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          0.353     9.394    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.348     9.742 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1/O
                         net (fo=38, routed)          0.942    10.685    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[1]_1
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.565    12.745    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X9Y26          FDRE (Setup_fdre_C_CE)      -0.205    12.615    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.293ns (17.077%)  route 6.279ns (82.923%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          0.353     9.394    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.348     9.742 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1/O
                         net (fo=38, routed)          0.942    10.685    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[1]_1
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.565    12.745    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X9Y26          FDRE (Setup_fdre_C_CE)      -0.205    12.615    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.293ns (17.077%)  route 6.279ns (82.923%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.819     3.113    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y26          FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     3.569 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=9, routed)           1.935     5.504    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X21Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.628 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_6__0/O
                         net (fo=1, routed)           0.689     6.317    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.441 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr[15]_i_4__0/O
                         net (fo=5, routed)           1.027     7.468    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gwdc.wr_data_count_i_reg[0]
    SLICE_X25Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3/O
                         net (fo=59, routed)          1.333     8.924    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.117     9.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_3/O
                         net (fo=43, routed)          0.353     9.394    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.348     9.742 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1/O
                         net (fo=38, routed)          0.942    10.685    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[1]_1
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.565    12.745    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y26          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X9Y26          FDRE (Setup_fdre_C_CE)      -0.205    12.615    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.159%)  route 0.183ns (58.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.563     0.899    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X43Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]/Q
                         net (fo=9, routed)           0.183     1.209    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[4]
    SLICE_X43Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.017     1.178    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.642%)  route 0.165ns (56.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.563     0.899    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X39Y48         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[5]/Q
                         net (fo=2, routed)           0.165     1.192    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[5]
    SLICE_X37Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)        -0.006     1.155    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.902%)  route 0.237ns (59.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.574     0.910    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/Q
                         net (fo=1, routed)           0.237     1.311    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[28]
    SLICE_X25Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.860     1.226    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.075     1.271    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.560     0.896    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X33Y34         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.113     1.149    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[10]
    SLICE_X34Y33         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.823     1.189    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y33         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.263     0.926    
    SLICE_X34Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.675%)  route 0.243ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.891    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X51Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]/Q
                         net (fo=2, routed)           0.243     1.276    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1[16]
    SLICE_X48Y41         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.828     1.194    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X48Y41         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.070     1.229    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.586     0.922    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X14Y27         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/Q
                         net (fo=1, routed)           0.254     1.339    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[63]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.892     1.258    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     1.291    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.283%)  route 0.186ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.557     0.893    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X42Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/Q
                         net (fo=7, routed)           0.186     1.227    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/D[4]
    SLICE_X41Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.830     1.196    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X41Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.012     1.178    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.207%)  route 0.265ns (58.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.574     0.910    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[3]/Q
                         net (fo=2, routed)           0.210     1.260    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[3]
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.305 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/INFERRED_GEN.data_reg[3][35]_srl4_i_1/O
                         net (fo=1, routed)           0.056     1.361    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[19]
    SLICE_X26Y49         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.860     1.226    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X26Y49         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.304    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.627%)  route 0.244ns (63.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.557     0.893    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]/Q
                         net (fo=2, routed)           0.244     1.278    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[5]
    SLICE_X42Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.830     1.196    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X42Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.053     1.219    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.991%)  route 0.174ns (54.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.558     0.894    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X50Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]/Q
                         net (fo=2, routed)           0.174     1.215    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0[21]
    SLICE_X48Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.829     1.195    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X48Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)        -0.006     1.154    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y43   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y43   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y38   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         3931  Failing Endpoints,  Worst Slack       -5.176ns,  Total Violation   -16731.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.948ns  (logic 4.562ns (18.286%)  route 20.386ns (81.714%))
  Logic Levels:           27  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 21.638 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          0.415    23.679    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X97Y102        LUT3 (Prop_lut3_I2_O)        0.124    23.803 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=64, routed)          2.323    26.127    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X47Y126        LUT3 (Prop_lut3_I1_O)        0.124    26.251 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[30]_i_1/O
                         net (fo=1, routed)           0.471    26.722    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[30]_1
    SLICE_X46Y127        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.638    21.638    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X46Y127        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[30]/C
                         clock pessimism              0.004    21.642    
                         clock uncertainty           -0.084    21.558    
    SLICE_X46Y127        FDRE (Setup_fdre_C_D)       -0.013    21.545    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[30]
  -------------------------------------------------------------------
                         required time                         21.545    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                 -5.176    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][10]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][10]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][19]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][19]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][20]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][20]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][24]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][24]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][26]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][26]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][27]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][27]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][28]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][28]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.722ns  (logic 4.438ns (17.952%)  route 20.284ns (82.048%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          2.173    25.437    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X47Y139        LUT3 (Prop_lut3_I1_O)        0.124    25.561 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[43][31]_i_1/O
                         net (fo=31, routed)          0.935    26.496    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][1]_0[0]
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X45Y135        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][5]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.205    21.362    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[43][5]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.122ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.876ns  (logic 4.562ns (18.339%)  route 20.314ns (81.661%))
  Logic Levels:           27  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.774     1.774    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X101Y81        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_fdre_C_Q)         0.456     2.230 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[26]/Q
                         net (fo=6, routed)           1.023     3.253    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[26]
    SLICE_X101Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18/O
                         net (fo=1, routed)           0.911     4.288    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_18_n_0
    SLICE_X95Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.412 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=129, routed)         1.210     5.622    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/is_rom_access__15
    SLICE_X93Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_13/O
                         net (fo=647, routed)         1.429     7.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X88Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.300 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21/O
                         net (fo=11, routed)          0.676     7.975    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_21_n_0
    SLICE_X87Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21/O
                         net (fo=8, routed)           0.819     8.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.042 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.727     9.769    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_9_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X91Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    10.131 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X91Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    10.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.995    11.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31]_0[15]
    SLICE_X93Y69         LUT6 (Prop_lut6_I1_O)        0.316    11.546 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44/O
                         net (fo=1, routed)           0.555    12.101    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_44_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.225 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41/O
                         net (fo=25, routed)          0.947    13.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[31]_i_41_n_0
    SLICE_X101Y75        LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[27]_i_13/O
                         net (fo=1, routed)           0.556    13.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_9
    SLICE_X103Y75        LUT6 (Prop_lut6_I5_O)        0.124    13.976 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[27]_i_10/O
                         net (fo=11, routed)          1.145    15.121    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/exe_stage0/alu_src1[27]
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.124    15.245 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13/O
                         net (fo=3, routed)           0.667    15.912    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_13_n_0
    SLICE_X103Y78        LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7/O
                         net (fo=4, routed)           1.001    17.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_7_n_0
    SLICE_X103Y87        LUT5 (Prop_lut5_I2_O)        0.124    17.161 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6/O
                         net (fo=3, routed)           0.992    18.153    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[5]_i_6_n_0
    SLICE_X101Y84        LUT4 (Prop_lut4_I0_O)        0.150    18.303 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/rs_lt_rd_carry_i_38/O
                         net (fo=2, routed)           0.605    18.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry_i_3_2
    SLICE_X97Y84         LUT6 (Prop_lut6_I1_O)        0.326    19.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14/O
                         net (fo=3, routed)           0.713    19.947    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_14_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry_i_2/O
                         net (fo=1, routed)           0.627    20.698    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_0[2]
    SLICE_X97Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.096 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    21.096    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry_n_0
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.210 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__0_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.324    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.438 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           1.050    22.488    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X99Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.612 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12/O
                         net (fo=5, routed)           0.528    23.140    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/tag[0][23]_i_12_n_0
    SLICE_X99Y101        LUT2 (Prop_lut2_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2/O
                         net (fo=65, routed)          0.415    23.679    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[0][31]_i_2_n_0
    SLICE_X97Y102        LUT3 (Prop_lut3_I2_O)        0.124    23.803 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=64, routed)          2.370    26.174    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.124    26.298 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[20]_i_1/O
                         net (fo=1, routed)           0.352    26.650    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[20]_1
    SLICE_X43Y134        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.647    21.647    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X43Y134        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[20]/C
                         clock pessimism              0.004    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X43Y134        FDRE (Setup_fdre_C_D)       -0.040    21.527    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/valid_reg[20]
  -------------------------------------------------------------------
                         required time                         21.527    
                         arrival time                         -26.650    
  -------------------------------------------------------------------
                         slack                                 -5.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.363%)  route 0.551ns (79.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.551     1.320    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/A0
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.900     0.900    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/WCLK
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.009     0.891    
    SLICE_X36Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.363%)  route 0.551ns (79.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.551     1.320    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/A0
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.900     0.900    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/WCLK
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.009     0.891    
    SLICE_X36Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.363%)  route 0.551ns (79.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.551     1.320    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/A0
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.900     0.900    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/WCLK
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.009     0.891    
    SLICE_X36Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.363%)  route 0.551ns (79.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.551     1.320    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/A0
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.900     0.900    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/WCLK
    SLICE_X36Y119        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.009     0.891    
    SLICE_X36Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.527%)  route 0.581ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.581     1.349    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/A0
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.903     0.903    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/WCLK
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.009     0.894    
    SLICE_X42Y116        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.527%)  route 0.581ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.581     1.349    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/A0
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.903     0.903    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/WCLK
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_B/CLK
                         clock pessimism             -0.009     0.894    
    SLICE_X42Y116        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.527%)  route 0.581ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.581     1.349    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/A0
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.903     0.903    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/WCLK
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_C/CLK
                         clock pessimism             -0.009     0.894    
    SLICE_X42Y116        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.527%)  route 0.581ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.627     0.627    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X52Y118        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_3/Q
                         net (fo=644, routed)         0.581     1.349    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/A0
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.903     0.903    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/WCLK
    SLICE_X42Y116        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_D/CLK
                         clock pessimism             -0.009     0.894    
    SLICE_X42Y116        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.705%)  route 0.575ns (80.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.628     0.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X51Y117        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/Q
                         net (fo=644, routed)         0.575     1.344    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/A1
    SLICE_X46Y122        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.897     0.897    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/WCLK
    SLICE_X46Y122        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.009     0.888    
    SLICE_X46Y122        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.197    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.705%)  route 0.575ns (80.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.628     0.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X51Y117        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[3]_replica_3/Q
                         net (fo=644, routed)         0.575     1.344    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/A1
    SLICE_X46Y122        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.897     0.897    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/WCLK
    SLICE_X46Y122        RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_B/CLK
                         clock pessimism             -0.009     0.888    
    SLICE_X46Y122        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.197    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y143    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[12][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y142    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[12][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y144    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[13][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y144    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[13][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y142    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[14][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y143    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[14][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X93Y147    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[15][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X93Y146    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[15][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X82Y107    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X82Y107    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X82Y107    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X82Y107    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y94    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y94    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y94    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y94    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y112   design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y105    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y130   design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y130   design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y130   design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y130   design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_12_12/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 12.935 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.641    12.935    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.456    13.391 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.777    16.168    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[31]
    SLICE_X101Y68        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.598    21.598    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y68        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/C
                         clock pessimism              0.000    21.598    
                         clock uncertainty           -0.270    21.327    
    SLICE_X101Y68        FDCE (Setup_fdce_C_D)       -0.081    21.246    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         21.246    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.843ns  (logic 0.419ns (14.739%)  route 2.424ns (85.261%))
  Logic Levels:           0  
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 12.935 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.641    12.935    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.419    13.354 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           2.424    15.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[25]
    SLICE_X97Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.591    21.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X97Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.270    21.320    
    SLICE_X97Y74         FDCE (Setup_fdce_C_D)       -0.253    21.067    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.026ns  (logic 0.456ns (15.069%)  route 2.570ns (84.931%))
  Logic Levels:           0  
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    2.920ns = ( 12.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.626    12.920    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y79         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.456    13.376 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           2.570    15.946    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[14]
    SLICE_X101Y68        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.598    21.598    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y68        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/C
                         clock pessimism              0.000    21.598    
                         clock uncertainty           -0.270    21.327    
    SLICE_X101Y68        FDCE (Setup_fdce_C_D)       -0.067    21.260    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         21.260    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.806ns  (logic 0.419ns (14.935%)  route 2.387ns (85.065%))
  Logic Levels:           0  
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.920ns = ( 12.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.626    12.920    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y79         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.419    13.339 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           2.387    15.726    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[10]
    SLICE_X101Y67        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.600    21.600    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y67        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/C
                         clock pessimism              0.000    21.600    
                         clock uncertainty           -0.270    21.329    
    SLICE_X101Y67        FDCE (Setup_fdce_C_D)       -0.256    21.073    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.804ns  (logic 0.419ns (14.942%)  route 2.385ns (85.058%))
  Logic Levels:           0  
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 12.935 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.641    12.935    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.419    13.354 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           2.385    15.739    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[24]
    SLICE_X101Y73        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y73        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/C
                         clock pessimism              0.000    21.593    
                         clock uncertainty           -0.270    21.322    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)       -0.231    21.091    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         21.091    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.742ns  (logic 0.419ns (15.280%)  route 2.323ns (84.720%))
  Logic Levels:           0  
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    2.920ns = ( 12.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.626    12.920    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y79         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.419    13.339 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           2.323    15.662    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[1]
    SLICE_X99Y73         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X99Y73         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/C
                         clock pessimism              0.000    21.593    
                         clock uncertainty           -0.270    21.322    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)       -0.240    21.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         21.082    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.626ns  (logic 0.419ns (15.955%)  route 2.207ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.699    12.993    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.419    13.412 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           2.207    15.619    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[5]
    SLICE_X95Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.594    21.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X95Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/C
                         clock pessimism              0.000    21.594    
                         clock uncertainty           -0.270    21.323    
    SLICE_X95Y72         FDCE (Setup_fdce_C_D)       -0.253    21.070    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         21.070    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.840ns  (logic 0.576ns (20.280%)  route 2.264ns (79.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.688    12.982    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y68         FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDSE (Prop_fdse_C_Q)         0.456    13.438 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.264    15.702    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/rxd
    SLICE_X88Y59         LUT3 (Prop_lut3_I0_O)        0.120    15.822 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/RxD_sync[0]_i_1/O
                         net (fo=1, routed)           0.000    15.822    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen_n_7
    SLICE_X88Y59         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.544    21.544    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/clk
    SLICE_X88Y59         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/C
                         clock pessimism              0.000    21.544    
                         clock uncertainty           -0.270    21.273    
    SLICE_X88Y59         FDRE (Setup_fdre_C_D)        0.075    21.348    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.738ns  (logic 0.456ns (16.657%)  route 2.282ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697    12.991    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y77         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.456    13.447 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           2.282    15.729    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[13]
    SLICE_X101Y77        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.594    21.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y77        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/C
                         clock pessimism              0.000    21.594    
                         clock uncertainty           -0.270    21.323    
    SLICE_X101Y77        FDCE (Setup_fdce_C_D)       -0.058    21.265    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.708ns  (logic 0.456ns (16.840%)  route 2.252ns (83.160%))
  Logic Levels:           0  
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.699    12.993    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.456    13.449 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           2.252    15.701    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[16]
    SLICE_X101Y67        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.600    21.600    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y67        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[16]/C
                         clock pessimism              0.000    21.600    
                         clock uncertainty           -0.270    21.329    
    SLICE_X101Y67        FDCE (Setup_fdce_C_D)       -0.061    21.268    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.420%)  route 0.169ns (54.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.564     0.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.169     1.210    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[19]
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.833     0.833    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[19]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.270     1.103    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.072     1.175    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.725%)  route 0.174ns (55.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.567     0.903    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.174     1.218    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[3]
    SLICE_X64Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.833     0.833    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.270     1.103    
    SLICE_X64Y76         FDCE (Hold_fdce_C_D)         0.070     1.173    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.942%)  route 0.195ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.564     0.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.195     1.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[16]
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.833     0.833    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[16]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.270     1.103    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.070     1.173    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.493%)  route 0.199ns (58.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.567     0.903    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.199     1.242    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[6]
    SLICE_X63Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.832     0.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X63Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[6]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.070     1.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.567     0.903    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.179     1.222    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[17]
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.833     0.833    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X61Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[17]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.270     1.103    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.047     1.150    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.848%)  route 0.232ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.564     0.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.232     1.272    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[12]
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.832     0.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.070     1.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.731%)  route 0.277ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.542     0.878    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y72         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.277     1.296    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn[7]
    SLICE_X56Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.834     0.834    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X56Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.270     1.104    
    SLICE_X56Y72         FDCE (Hold_fdce_C_D)         0.075     1.179    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.093%)  route 0.208ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.564     0.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.208     1.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[4]
    SLICE_X63Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.832     0.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X63Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.017     1.119    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.296%)  route 0.247ns (63.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.566     0.902    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y78         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.247     1.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[14]
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.832     0.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[14]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.071     1.173    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.891%)  route 0.252ns (64.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.564     0.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.252     1.292    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[13]
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.832     0.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X60Y75         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.072     1.174    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.718ns (27.494%)  route 1.893ns (72.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.268     5.738    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.654    12.833    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.361    12.548    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.718ns (27.494%)  route 1.893ns (72.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.268     5.738    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.654    12.833    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.319    12.590    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.718ns (27.494%)  route 1.893ns (72.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.268     5.738    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.654    12.833    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.319    12.590    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.642ns (26.737%)  route 1.759ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.835     3.129    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y40          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.647 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.308    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.124     4.432 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.098     5.530    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y44          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y44          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X2Y44          FDPE (Recov_fdpe_C_PRE)     -0.361    12.553    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.642ns (26.737%)  route 1.759ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.835     3.129    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y40          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.647 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.308    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.124     4.432 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.098     5.530    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y44          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y44          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X2Y44          FDPE (Recov_fdpe_C_PRE)     -0.361    12.553    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.718ns (31.068%)  route 1.593ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.968     5.438    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.655    12.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.544    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.718ns (31.068%)  route 1.593ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.968     5.438    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.655    12.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.544    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.718ns (31.068%)  route 1.593ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.968     5.438    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.655    12.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.269    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.544    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.718ns (31.068%)  route 1.593ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.968     5.438    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.655    12.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.269    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.544    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.718ns (31.068%)  route 1.593ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.833     3.127    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y36          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.419     3.546 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.171    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.470 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.968     5.438    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.655    12.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.269    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.544    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.999%)  route 0.279ns (60.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.252    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.125     1.423    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.999%)  route 0.279ns (60.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.252    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.125     1.423    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y38          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y38          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.999%)  route 0.279ns (60.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.252    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.125     1.423    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y38          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y38          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.999%)  route 0.279ns (60.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.252    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.125     1.423    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.999%)  route 0.279ns (60.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.252    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.125     1.423    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y38          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y38          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.246ns (47.831%)  route 0.268ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y39         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.209    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.307 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.137     1.444    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.246ns (47.831%)  route 0.268ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y39         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.209    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.307 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.137     1.444    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.246ns (47.831%)  route 0.268ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y39         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.209    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.307 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.137     1.444    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.246ns (47.831%)  route 0.268ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y39         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.209    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.307 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.137     1.444    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.246ns (47.831%)  route 0.268ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y39         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.209    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.307 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.137     1.444    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 0.580ns (4.481%)  route 12.363ns (95.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)       11.074    14.721    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X101Y77        FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.594    21.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y77        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]/C
                         clock pessimism              0.104    21.698    
                         clock uncertainty           -0.084    21.614    
    SLICE_X101Y77        FDCE (Recov_fdce_C_CLR)     -0.405    21.209    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 0.580ns (4.800%)  route 11.503ns (95.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)       10.214    13.861    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X97Y76         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X97Y76         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/C
                         clock pessimism              0.104    21.697    
                         clock uncertainty           -0.084    21.613    
    SLICE_X97Y76         FDCE (Recov_fdce_C_CLR)     -0.405    21.208    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.861ns  (logic 0.580ns (4.890%)  route 11.281ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 21.597 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        9.992    13.639    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X99Y80         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.597    21.597    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X99Y80         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[30]/C
                         clock pessimism              0.104    21.701    
                         clock uncertainty           -0.084    21.617    
    SLICE_X99Y80         FDCE (Recov_fdce_C_CLR)     -0.405    21.212    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         21.212    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.785ns  (logic 0.580ns (4.922%)  route 11.205ns (95.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        9.916    13.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X99Y73         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X99Y73         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/C
                         clock pessimism              0.104    21.697    
                         clock uncertainty           -0.084    21.613    
    SLICE_X99Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.208    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 0.580ns (4.942%)  route 11.156ns (95.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        9.867    13.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X101Y78        FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.596    21.596    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X101Y78        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/C
                         clock pessimism              0.104    21.700    
                         clock uncertainty           -0.084    21.616    
    SLICE_X101Y78        FDCE (Recov_fdce_C_CLR)     -0.405    21.211    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         21.211    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 0.580ns (4.962%)  route 11.108ns (95.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        9.819    13.466    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X97Y74         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.591    21.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X97Y74         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/C
                         clock pessimism              0.104    21.695    
                         clock uncertainty           -0.084    21.611    
    SLICE_X97Y74         FDCE (Recov_fdce_C_CLR)     -0.405    21.206    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             10.762ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.580ns (6.691%)  route 8.088ns (93.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        6.799    10.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X95Y73         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X95Y73         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/C
                         clock pessimism              0.104    21.697    
                         clock uncertainty           -0.084    21.613    
    SLICE_X95Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.208    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 10.762    

Slack (MET) :             10.762ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.580ns (6.691%)  route 8.088ns (93.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        6.799    10.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X95Y73         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.593    21.593    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X95Y73         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/C
                         clock pessimism              0.104    21.697    
                         clock uncertainty           -0.084    21.613    
    SLICE_X95Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.208    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 10.762    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 0.580ns (6.799%)  route 7.950ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        6.661    10.308    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X95Y72         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.594    21.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X95Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/C
                         clock pessimism              0.104    21.698    
                         clock uncertainty           -0.084    21.614    
    SLICE_X95Y72         FDCE (Recov_fdce_C_CLR)     -0.405    21.209    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 10.901    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 0.580ns (6.799%)  route 7.950ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.778     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.456     2.234 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          1.289     3.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.647 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        6.661    10.308    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X95Y72         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       1.594    21.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X95Y72         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/C
                         clock pessimism              0.104    21.698    
                         clock uncertainty           -0.084    21.614    
    SLICE_X95Y72         FDCE (Recov_fdce_C_CLR)     -0.405    21.209    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 10.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.186ns (13.037%)  route 1.241ns (86.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.667     2.028    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X57Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.842     0.842    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X57Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[16]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.516    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.186ns (12.998%)  route 1.245ns (87.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.671     2.033    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X56Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.842     0.842    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X56Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[18]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.516    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.186ns (12.998%)  route 1.245ns (87.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.671     2.033    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X56Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.842     0.842    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X56Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[23]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.516    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.186ns (11.807%)  route 1.389ns (88.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.815     2.177    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X63Y82         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.840     0.840    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[0]/C
                         clock pessimism             -0.234     0.606    
    SLICE_X63Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.514%)  route 1.429ns (88.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.855     2.217    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X53Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.815     0.815    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X53Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[31]/C
                         clock pessimism             -0.234     0.581    
    SLICE_X53Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.489    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.162%)  route 1.480ns (88.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.906     2.268    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X60Y83         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.841     0.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X60Y83         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.186ns (11.010%)  route 1.503ns (88.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.929     2.291    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X57Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.841     0.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X57Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[12]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X57Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.186ns (11.010%)  route 1.503ns (88.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.929     2.291    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X57Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.841     0.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X57Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[24]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X57Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.962%)  route 1.511ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.937     2.298    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X55Y83         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.838     0.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X55Y83         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[10]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X55Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.962%)  route 1.511ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.602     0.602    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X93Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=88, routed)          0.574     1.317    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/Q
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=4991, routed)        0.937     2.298    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X55Y83         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13592, routed)       0.838     0.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X55Y83         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[13]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X55Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.787    





