#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 12 17:43:42 2021
# Process ID: 4224
# Current directory: D:/Vivado/2018.3/myworkplace/tube_light_cjm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14844 D:\Vivado\2018.3\myworkplace\tube_light_cjm\tube_light_cjm.xpr
# Log file: D:/Vivado/2018.3/myworkplace/tube_light_cjm/vivado.log
# Journal file: D:/Vivado/2018.3/myworkplace/tube_light_cjm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/2018.3/myworkplace/tube_light_cjm/tube_light_cjm.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/2018.3/myworkplace/tube_light_cjm/tube_light_cjm.runs/impl_1/tube_light.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/2018.3/myworkplace/tube_light_cjm/tube_light_cjm.runs/impl_1/tube_light.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_project D:/Vivado/2018.3/myworkplace/JK_cjm/JK_cjm.xpr
current_project tube_light_cjm
close_project
update_compile_order -fileset sources_1
close_project
create_project project_1 D:/Vivado/2018.3/myworkplace/project_1 -part xc7a35tcsg324-3
file mkdir D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new
close [ open D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/mod12_cnt_cjm.v w ]
add_files D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/mod12_cnt_cjm.v
update_compile_order -fileset sources_1
close [ open D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/jk_cjm.v w ]
add_files D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sources_1/new/jk_cjm.v
update_compile_order -fileset sources_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
update_compile_order -fileset sources_1
file mkdir D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_mod12_cnt.v w ]
add_files -fileset sim_1 D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_mod12_cnt.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_jk.v w ]
add_files -fileset sim_1 D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_jk.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_jk.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_jk.v
file delete -force D:/Vivado/2018.3/myworkplace/project_1/project_1.srcs/sim_1/new/sim_jk.v
launch_simulation
source sim_mod12_cnt.tcl
close_sim
close_project
create_project jk_cjm D:/Vivado/2018.3/myworkplace/jk_cjm -part xc7a35tcsg324-3
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
file mkdir D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sources_1/new
close [ open D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sources_1/new/jk_cjm.v w ]
add_files D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sources_1/new/jk_cjm.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
file mkdir D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sim_1/new/sim_jk.v w ]
add_files -fileset sim_1 D:/Vivado/2018.3/myworkplace/jk_cjm/jk_cjm.srcs/sim_1/new/sim_jk.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_jk.tcl
close_sim
launch_simulation
source sim_jk.tcl
close_sim
launch_simulation
source sim_jk.tcl
close_sim
launch_simulation
source sim_jk.tcl
close_sim
