begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start***************  * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights  * reserved.  *  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *  *   * Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  *   * Redistributions in binary form must reproduce the above  *     copyright notice, this list of conditions and the following  *     disclaimer in the documentation and/or other materials provided  *     with the distribution.   *   * Neither the name of Cavium Inc. nor the names of  *     its contributors may be used to endorse or promote products  *     derived from this software without specific prior written  *     permission.   * This Software, including technical data, may be subject to U.S. export  control  * laws, including the U.S. Export Administration Act and its  associated  * regulations, and may be subject to export or import  regulations in other  * countries.   * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR  * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO  * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR  * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM  * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,  * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF  * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR  * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR  * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  ***********************license end**************************************/
end_comment

begin_comment
comment|/**  * @file  *  * Functions and typedefs for using Octeon in HiGig/HiGig+/HiGig2 mode over  * XAUI.  *  *<hr>$Revision: 70030 $<hr>  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__CVMX_HIGIG_H__
end_ifndef

begin_define
define|#
directive|define
name|__CVMX_HIGIG_H__
end_define

begin_include
include|#
directive|include
file|"cvmx-wqe.h"
end_include

begin_include
include|#
directive|include
file|"cvmx-helper.h"
end_include

begin_include
include|#
directive|include
file|"cvmx-helper-util.h"
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
typedef|typedef
struct|struct
block|{
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|start
range|:
literal|8
decl_stmt|;
comment|/**< 8-bits of Preamble indicating start of frame */
name|uint32_t
name|hgi
range|:
literal|2
decl_stmt|;
comment|/**< HiGig interface format indicator                                             00 = Reserved                                             01 = Pure preamble - IEEE standard framing of 10GE                                             10 = XGS header - framing based on XGS family definition In this                                                 format, the default length of the header is 12 bytes and additional                                                 bytes are indicated by the HDR_EXT_LEN field                                             11 = Reserved */
name|uint32_t
name|cng_high
range|:
literal|1
decl_stmt|;
comment|/**< Congestion Bit High flag */
name|uint32_t
name|hdr_ext_len
range|:
literal|3
decl_stmt|;
comment|/**< This field is valid only if the HGI field is a b'10' and it indicates the extension                                             to the standard 12-bytes of XGS HiGig header. Each unit represents 4                                             bytes, giving a total of 16 additional extension bytes. Value of b'101', b'110'                                             and b'111' are reserved. For HGI field value of b'01' this field should be                                             b'01'. For all other values of HGI it is don't care. */
name|uint32_t
name|src_modid_6
range|:
literal|1
decl_stmt|;
comment|/**< This field is valid only if the HGI field is a b'10' and it represents Bit 6 of                                             SRC_MODID (bits 4:0 are in Byte 4 and bit 5 is in Byte 9). For HGI field                                             value of b'01' this field should be b'0'. For all other values of HGI it is don't                                             care. */
name|uint32_t
name|dst_modid_6
range|:
literal|1
decl_stmt|;
comment|/**< This field is valid only if the HGI field is a b'10' and it represents Bit 6 of                                             DST_MODID (bits 4:0 are in Byte 7 and bit 5 is in Byte 9). ). For HGI field                                             value of b'01' this field should be b'1'. For all other values of HGI it is don't                                             care. */
name|uint32_t
name|vid_high
range|:
literal|8
decl_stmt|;
comment|/**< 8-bits of the VLAN tag information */
name|uint32_t
name|vid_low
range|:
literal|8
decl_stmt|;
comment|/**< 8 bits LSB of the VLAN tag information */
block|}
name|s
struct|;
block|}
name|dw0
union|;
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|src_modid_low
range|:
literal|5
decl_stmt|;
comment|/**< Bits 4:0 of Module ID of the source module on which the packet ingress (bit                                             5 is in Byte 9 and bit 6 Is in Byte 1) */
name|uint32_t
name|opcode
range|:
literal|3
decl_stmt|;
comment|/**< XGS HiGig op-code, indicating the type of packet                                             000 =     Control frames used for CPU to CPU communications                                             001 =     Unicast packet with destination resolved; The packet can be                                                       either Layer 2 unicast packet or L3 unicast packet that was                                                       routed in the ingress chip.                                             010 =     Broadcast or unknown Unicast packet or unknown multicast,                                                       destined to all members of the VLAN                                             011 =     L2 Multicast packet, destined to all ports of the group indicated                                                       in the L2MC_INDEX which is overlayed on DST_PORT/DST_MODID fields                                             100 =     IP Multicast packet, destined to all ports of the group indicated                                                       in the IPMC_INDEX which is overlayed on DST_PORT/DST_MODID fields                                             101 =     Reserved                                             110 =     Reserved                                             111 =     Reserved */
name|uint32_t
name|pfm
range|:
literal|2
decl_stmt|;
comment|/**< Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered                                             multicast (unknown L2 multicast and IPMC) packets. This field is used                                             when OPCODE is 011 or 100 Semantics of PFM bits are as follows;                                             For registered L2 multicast packets:                                                 PFM= 0 - Flood to VLAN                                                 PFM= 1 or 2 - Send to group members in the L2MC table                                             For unregistered L2 multicast packets:                                                 PFM= 0 or 1 - Flood to VLAN                                                 PFM= 2 - Drop the packet */
name|uint32_t
name|src_port_tgid
range|:
literal|6
decl_stmt|;
comment|/**< If the MSB of this field is set, then it indicates the LAG the packet ingressed                                             on, else it represents the physical port the packet ingressed on. */
name|uint32_t
name|dst_port
range|:
literal|5
decl_stmt|;
comment|/**< Port number of destination port on which the packet needs to egress. */
name|uint32_t
name|priority
range|:
literal|3
decl_stmt|;
comment|/**< This is the internal priority of the packet. This internal priority will go through                                             COS_SEL mapping registers to map to the actual MMU queues. */
name|uint32_t
name|header_type
range|:
literal|2
decl_stmt|;
comment|/**< Indicates the format of the next 4 bytes of the XGS HiGig header                                             00 = Overlay 1 (default)                                             01 = Overlay 2 (Classification Tag)                                             10 = Reserved                                             11 = Reserved */
name|uint32_t
name|cng_low
range|:
literal|1
decl_stmt|;
comment|/**< Semantics of CNG_HIGH and CNG_LOW are as follows: The following                                             encodings are to make it backward compatible:                                             [CNG_HIGH, CNG_LOW] - COLOR                                             [0, 0] - Packet is green                                             [0, 1] - Packet is red                                             [1, 1] - Packet is yellow                                             [1, 0] - Undefined */
name|uint32_t
name|dst_modid_low
range|:
literal|5
decl_stmt|;
comment|/**< Bits [4-: 0] of Module ID of the destination port on which the packet needs to egress. */
block|}
name|s
struct|;
block|}
name|dw1
union|;
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|dst_t
range|:
literal|1
decl_stmt|;
comment|/**< Destination Trunk: Indicates that the destination port is a member of a trunk                                             group. */
name|uint32_t
name|dst_tgid
range|:
literal|3
decl_stmt|;
comment|/**< Destination Trunk Group ID: Trunk group ID of the destination port. The                                             DO_NOT_LEARN bit is overlaid on the second bit of this field. */
name|uint32_t
name|ingress_tagged
range|:
literal|1
decl_stmt|;
comment|/**< Ingress Tagged: Indicates whether the packet was tagged when it originally                                             ingressed the system. */
name|uint32_t
name|mirror_only
range|:
literal|1
decl_stmt|;
comment|/**< Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only                                             needs to be mirrored. */
name|uint32_t
name|mirror_done
range|:
literal|1
decl_stmt|;
comment|/**< Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and                                             may still need to be switched. */
name|uint32_t
name|mirror
range|:
literal|1
decl_stmt|;
comment|/**< Mirror: XGS3 mode: a mirror copy packet. XGS1/2 mode: Indicates that the                                             packet was switched and only needs to be mirrored. */
name|uint32_t
name|src_modid_5
range|:
literal|1
decl_stmt|;
comment|/**< Source Module ID: Bit 5 of Src_ModID (bits 4:0 are in byte 4 and bit 6 is in                                             byte 1) */
name|uint32_t
name|dst_modid_5
range|:
literal|1
decl_stmt|;
comment|/**< Destination Module ID: Bit 5 of Dst_ModID (bits 4:0 are in byte 7 and bit 6                                             is in byte 1) */
name|uint32_t
name|l3
range|:
literal|1
decl_stmt|;
comment|/**< L3: Indicates that the packet is L3 switched */
name|uint32_t
name|label_present
range|:
literal|1
decl_stmt|;
comment|/**< Label Present: Indicates that header contains a 20-bit VC label: HiGig+                                             added field. */
name|uint32_t
name|vc_label_16_19
range|:
literal|4
decl_stmt|;
comment|/**< VC Label: Bits 19:16 of VC label: HiGig+ added field */
name|uint32_t
name|vc_label_0_15
range|:
literal|16
decl_stmt|;
comment|/**< VC Label: Bits 15:0 of VC label: HiGig+ added field */
block|}
name|o1
struct|;
struct|struct
block|{
name|uint32_t
name|classification
range|:
literal|16
decl_stmt|;
comment|/**< Classification tag information from the HiGig device FFP */
name|uint32_t
name|reserved_0_15
range|:
literal|16
decl_stmt|;
block|}
name|o2
struct|;
block|}
name|dw2
union|;
block|}
name|cvmx_higig_header_t
typedef|;
typedef|typedef
struct|struct
block|{
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|k_sop
range|:
literal|8
decl_stmt|;
comment|/**< The delimiter indicating the start of a packet transmission */
name|uint32_t
name|reserved_21_23
range|:
literal|3
decl_stmt|;
name|uint32_t
name|mcst
range|:
literal|1
decl_stmt|;
comment|/**< MCST indicates whether the packet should be unicast or                                             multicast forwarded through the XGS switching fabric                                             - 0: Unicast                                             - 1: Mulitcast */
name|uint32_t
name|tc
range|:
literal|4
decl_stmt|;
comment|/**< Traffic Class [3:0] indicates the distinctive Quality of Service (QoS)                                             the switching fabric will provide when forwarding the packet                                             through the fabric */
name|uint32_t
name|dst_modid_mgid
range|:
literal|8
decl_stmt|;
comment|/**< When MCST=0, this field indicates the destination XGS module to                                             which the packet will be delivered. When MCST=1, this field indicates                                             higher order bits of the Multicast Group ID. */
name|uint32_t
name|dst_pid_mgid
range|:
literal|8
decl_stmt|;
comment|/**< When MCST=0, this field indicates a port associated with the                                             module indicated by the DST_MODID, through which the packet                                             will exit the system. When MCST=1, this field indicates lower order                                             bits of the Multicast Group ID */
block|}
name|s
struct|;
block|}
name|dw0
union|;
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|src_modid
range|:
literal|8
decl_stmt|;
comment|/**< Source Module ID indicates the source XGS module from which                                             the packet is originated. (It can also be used for the fabric multicast                                             load balancing purpose.) */
name|uint32_t
name|src_pid
range|:
literal|8
decl_stmt|;
comment|/**< Source Port ID indicates a port associated with the module                                             indicated by the SRC_MODID, through which the packet has                                             entered the system */
name|uint32_t
name|lbid
range|:
literal|8
decl_stmt|;
comment|/**< Load Balancing ID indicates a packet flow hashing index                                             computed by the ingress XGS module for statistical distribution of                                             packet flows through a multipath fabric */
name|uint32_t
name|dp
range|:
literal|2
decl_stmt|;
comment|/**< Drop Precedence indicates the traffic rate violation status of the                                             packet measured by the ingress module.                                             - 00: GREEN                                             - 01: RED                                             - 10: Reserved                                             - 11: Yellow */
name|uint32_t
name|reserved_3_5
range|:
literal|3
decl_stmt|;
name|uint32_t
name|ppd_type
range|:
literal|3
decl_stmt|;
comment|/**< Packet Processing Descriptor Type                                             - 000: PPD Overlay1                                             - 001: PPD Overlay2                                             - 010~111: Reserved */
block|}
name|s
struct|;
block|}
name|dw1
union|;
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|dst_t
range|:
literal|1
decl_stmt|;
comment|/**< Destination Trunk: Indicates that the destination port is a member of a trunk                                             group. */
name|uint32_t
name|dst_tgid
range|:
literal|3
decl_stmt|;
comment|/**< Destination Trunk Group ID: Trunk group ID of the destination port. The                                             DO_NOT_LEARN bit is overlaid on the second bit of this field. */
name|uint32_t
name|ingress_tagged
range|:
literal|1
decl_stmt|;
comment|/**< Ingress Tagged: Indicates whether the packet was tagged when it originally                                             ingressed the system. */
name|uint32_t
name|mirror_only
range|:
literal|1
decl_stmt|;
comment|/**< Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only                                             needs to be mirrored. */
name|uint32_t
name|mirror_done
range|:
literal|1
decl_stmt|;
comment|/**< Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and                                             may still need to be switched. */
name|uint32_t
name|mirror
range|:
literal|1
decl_stmt|;
comment|/**< Mirror: XGS3 mode: a mirror copy packet. XGS1/2 mode: Indicates that the                                             packet was switched and only needs to be mirrored. */
name|uint32_t
name|reserved_22_23
range|:
literal|2
decl_stmt|;
name|uint32_t
name|l3
range|:
literal|1
decl_stmt|;
comment|/**< L3: Indicates that the packet is L3 switched */
name|uint32_t
name|label_present
range|:
literal|1
decl_stmt|;
comment|/**< Label Present: Indicates that header contains a 20-bit VC label: HiGig+                                             added field. */
name|uint32_t
name|vc_label
range|:
literal|20
decl_stmt|;
comment|/**< Refer to the HiGig+ Architecture Specification */
block|}
name|o1
struct|;
struct|struct
block|{
name|uint32_t
name|classification
range|:
literal|16
decl_stmt|;
comment|/**< Classification tag information from the HiGig device FFP */
name|uint32_t
name|reserved_0_15
range|:
literal|16
decl_stmt|;
block|}
name|o2
struct|;
block|}
name|dw2
union|;
union|union
block|{
name|uint32_t
name|u32
decl_stmt|;
struct|struct
block|{
name|uint32_t
name|vid
range|:
literal|16
decl_stmt|;
comment|/**< VLAN tag information */
name|uint32_t
name|pfm
range|:
literal|2
decl_stmt|;
comment|/**< Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered                                             multicast (unknown L2 multicast and IPMC) packets. This field is used                                             when OPCODE is 011 or 100 Semantics of PFM bits are as follows;                                             For registered L2 multicast packets:                                                 PFM= 0 - Flood to VLAN                                                 PFM= 1 or 2 - Send to group members in the L2MC table                                             For unregistered L2 multicast packets:                                                 PFM= 0 or 1 - Flood to VLAN                                                 PFM= 2 - Drop the packet */
name|uint32_t
name|src_t
range|:
literal|1
decl_stmt|;
comment|/**< If the MSB of this field is set, then it indicates the LAG the packet ingressed                                             on, else it represents the physical port the packet ingressed on. */
name|uint32_t
name|reserved_11_12
range|:
literal|2
decl_stmt|;
name|uint32_t
name|opcode
range|:
literal|3
decl_stmt|;
comment|/**< XGS HiGig op-code, indicating the type of packet                                             000 =     Control frames used for CPU to CPU communications                                             001 =     Unicast packet with destination resolved; The packet can be                                                       either Layer 2 unicast packet or L3 unicast packet that was                                                       routed in the ingress chip.                                             010 =     Broadcast or unknown Unicast packet or unknown multicast,                                                       destined to all members of the VLAN                                             011 =     L2 Multicast packet, destined to all ports of the group indicated                                                       in the L2MC_INDEX which is overlayed on DST_PORT/DST_MODID fields                                             100 =     IP Multicast packet, destined to all ports of the group indicated                                                       in the IPMC_INDEX which is overlayed on DST_PORT/DST_MODID fields                                             101 =     Reserved                                             110 =     Reserved                                             111 =     Reserved */
name|uint32_t
name|hdr_ext_len
range|:
literal|3
decl_stmt|;
comment|/**< This field is valid only if the HGI field is a b'10' and it indicates the extension                                             to the standard 12-bytes of XGS HiGig header. Each unit represents 4                                             bytes, giving a total of 16 additional extension bytes. Value of b'101', b'110'                                             and b'111' are reserved. For HGI field value of b'01' this field should be                                             b'01'. For all other values of HGI it is don't care. */
name|uint32_t
name|reserved_0_4
range|:
literal|5
decl_stmt|;
block|}
name|s
struct|;
block|}
name|dw3
union|;
block|}
name|cvmx_higig2_header_t
typedef|;
comment|/**  * Initialize the HiGig aspects of a XAUI interface. This function  * should be called before the cvmx-helper generic init.  *  * @param interface Interface to initialize HiGig on (0-1)  * @param enable_higig2  *                  Non zero to enable HiGig2 support. Zero to support HiGig  *                  and HiGig+.  *  * @return Zero on success, negative on failure  */
specifier|static
specifier|inline
name|int
name|cvmx_higig_initialize
parameter_list|(
name|int
name|interface
parameter_list|,
name|int
name|enable_higig2
parameter_list|)
block|{
name|cvmx_pip_prt_cfgx_t
name|pip_prt_cfg
decl_stmt|;
name|cvmx_gmxx_rxx_udd_skp_t
name|gmx_rx_udd_skp
decl_stmt|;
name|cvmx_gmxx_txx_min_pkt_t
name|gmx_tx_min_pkt
decl_stmt|;
name|cvmx_gmxx_txx_append_t
name|gmx_tx_append
decl_stmt|;
name|cvmx_gmxx_tx_ifg_t
name|gmx_tx_ifg
decl_stmt|;
name|cvmx_gmxx_tx_ovr_bp_t
name|gmx_tx_ovr_bp
decl_stmt|;
name|cvmx_gmxx_rxx_frm_ctl_t
name|gmx_rx_frm_ctl
decl_stmt|;
name|cvmx_gmxx_tx_xaui_ctl_t
name|gmx_tx_xaui_ctl
decl_stmt|;
name|int
name|i
decl_stmt|,
name|pknd
decl_stmt|;
name|int
name|header_size
init|=
operator|(
name|enable_higig2
operator|)
condition|?
literal|16
else|:
literal|12
decl_stmt|;
comment|/* Setup PIP to handle HiGig */
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PKND
argument_list|)
condition|)
name|pknd
operator|=
name|cvmx_helper_get_pknd
argument_list|(
name|interface
argument_list|,
literal|0
argument_list|)
expr_stmt|;
else|else
name|pknd
operator|=
name|interface
operator|*
literal|16
expr_stmt|;
name|pip_prt_cfg
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_PIP_PRT_CFGX
argument_list|(
name|pknd
argument_list|)
argument_list|)
expr_stmt|;
name|pip_prt_cfg
operator|.
name|s
operator|.
name|dsa_en
operator|=
literal|0
expr_stmt|;
name|pip_prt_cfg
operator|.
name|s
operator|.
name|higig_en
operator|=
literal|1
expr_stmt|;
name|pip_prt_cfg
operator|.
name|s
operator|.
name|hg_qos
operator|=
literal|1
expr_stmt|;
name|pip_prt_cfg
operator|.
name|s
operator|.
name|skip
operator|=
name|header_size
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_PIP_PRT_CFGX
argument_list|(
name|pknd
argument_list|)
argument_list|,
name|pip_prt_cfg
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Setup some sample QoS defaults. These can be changed later */
if|if
condition|(
operator|!
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN68XX
argument_list|)
condition|)
block|{
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|64
condition|;
name|i
operator|++
control|)
block|{
name|cvmx_pip_hg_pri_qos_t
name|pip_hg_pri_qos
decl_stmt|;
name|pip_hg_pri_qos
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|pip_hg_pri_qos
operator|.
name|s
operator|.
name|up_qos
operator|=
literal|1
expr_stmt|;
name|pip_hg_pri_qos
operator|.
name|s
operator|.
name|pri
operator|=
name|i
expr_stmt|;
name|pip_hg_pri_qos
operator|.
name|s
operator|.
name|qos
operator|=
name|i
operator|&
literal|7
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_PIP_HG_PRI_QOS
argument_list|,
name|pip_hg_pri_qos
operator|.
name|u64
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Setup GMX RX to treat the HiGig header as user data to ignore */
name|gmx_rx_udd_skp
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_RXX_UDD_SKP
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_rx_udd_skp
operator|.
name|s
operator|.
name|len
operator|=
name|header_size
expr_stmt|;
name|gmx_rx_udd_skp
operator|.
name|s
operator|.
name|fcssel
operator|=
literal|0
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_RXX_UDD_SKP
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|,
name|gmx_rx_udd_skp
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Disable GMX preamble checking */
name|gmx_rx_frm_ctl
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_RXX_FRM_CTL
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_rx_frm_ctl
operator|.
name|s
operator|.
name|pre_chk
operator|=
literal|0
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_RXX_FRM_CTL
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|,
name|gmx_rx_frm_ctl
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Setup GMX TX to pad properly min sized packets */
name|gmx_tx_min_pkt
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_TXX_MIN_PKT
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_tx_min_pkt
operator|.
name|s
operator|.
name|min_size
operator|=
literal|59
operator|+
name|header_size
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_TXX_MIN_PKT
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|,
name|gmx_tx_min_pkt
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Setup GMX TX to not add a preamble */
name|gmx_tx_append
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_TXX_APPEND
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_tx_append
operator|.
name|s
operator|.
name|preamble
operator|=
literal|0
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_TXX_APPEND
argument_list|(
literal|0
argument_list|,
name|interface
argument_list|)
argument_list|,
name|gmx_tx_append
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Reduce the inter frame gap to 8 bytes */
name|gmx_tx_ifg
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_TX_IFG
argument_list|(
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_tx_ifg
operator|.
name|s
operator|.
name|ifg1
operator|=
literal|4
expr_stmt|;
name|gmx_tx_ifg
operator|.
name|s
operator|.
name|ifg2
operator|=
literal|4
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_TX_IFG
argument_list|(
name|interface
argument_list|)
argument_list|,
name|gmx_tx_ifg
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* Disable GMX backpressure */
name|gmx_tx_ovr_bp
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_TX_OVR_BP
argument_list|(
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_tx_ovr_bp
operator|.
name|s
operator|.
name|bp
operator|=
literal|0
expr_stmt|;
name|gmx_tx_ovr_bp
operator|.
name|s
operator|.
name|en
operator|=
literal|0xf
expr_stmt|;
name|gmx_tx_ovr_bp
operator|.
name|s
operator|.
name|ign_full
operator|=
literal|0xf
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_TX_OVR_BP
argument_list|(
name|interface
argument_list|)
argument_list|,
name|gmx_tx_ovr_bp
operator|.
name|u64
argument_list|)
expr_stmt|;
if|if
condition|(
name|enable_higig2
condition|)
block|{
comment|/* Enable HiGig2 support and forwarding of virtual port backpressure             to PKO */
name|cvmx_gmxx_hg2_control_t
name|gmx_hg2_control
decl_stmt|;
name|gmx_hg2_control
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_HG2_CONTROL
argument_list|(
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_hg2_control
operator|.
name|s
operator|.
name|hg2rx_en
operator|=
literal|1
expr_stmt|;
name|gmx_hg2_control
operator|.
name|s
operator|.
name|hg2tx_en
operator|=
literal|1
expr_stmt|;
name|gmx_hg2_control
operator|.
name|s
operator|.
name|logl_en
operator|=
literal|0xffff
expr_stmt|;
name|gmx_hg2_control
operator|.
name|s
operator|.
name|phys_en
operator|=
literal|1
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_HG2_CONTROL
argument_list|(
name|interface
argument_list|)
argument_list|,
name|gmx_hg2_control
operator|.
name|u64
argument_list|)
expr_stmt|;
block|}
comment|/* Enable HiGig */
name|gmx_tx_xaui_ctl
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_GMXX_TX_XAUI_CTL
argument_list|(
name|interface
argument_list|)
argument_list|)
expr_stmt|;
name|gmx_tx_xaui_ctl
operator|.
name|s
operator|.
name|hg_en
operator|=
literal|1
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_GMXX_TX_XAUI_CTL
argument_list|(
name|interface
argument_list|)
argument_list|,
name|gmx_tx_xaui_ctl
operator|.
name|u64
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|//  __CVMX_HIGIG_H__
end_comment

end_unit

