#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  5 21:29:16 2020
# Process ID: 18125
# Current directory: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1
# Command line: vivado -log dual_serial_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dual_serial_wrapper.tcl -notrace
# Log file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper.vdi
# Journal file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dual_serial_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/carlos/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top dual_serial_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_0_0/dual_serial_axi_uartlite_0_0.dcp' for cell 'dual_serial_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_1_0/dual_serial_axi_uartlite_1_0.dcp' for cell 'dual_serial_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_processing_system7_0_0/dual_serial_processing_system7_0_0.dcp' for cell 'dual_serial_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_rst_ps7_0_100M_0/dual_serial_rst_ps7_0_100M_0.dcp' for cell 'dual_serial_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_xbar_0/dual_serial_xbar_0.dcp' for cell 'dual_serial_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_auto_pc_0/dual_serial_auto_pc_0.dcp' for cell 'dual_serial_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_processing_system7_0_0/dual_serial_processing_system7_0_0.xdc] for cell 'dual_serial_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_processing_system7_0_0/dual_serial_processing_system7_0_0.xdc] for cell 'dual_serial_i/processing_system7_0/inst'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_0_0/dual_serial_axi_uartlite_0_0_board.xdc] for cell 'dual_serial_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_0_0/dual_serial_axi_uartlite_0_0_board.xdc] for cell 'dual_serial_i/axi_uartlite_0/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_0_0/dual_serial_axi_uartlite_0_0.xdc] for cell 'dual_serial_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_0_0/dual_serial_axi_uartlite_0_0.xdc] for cell 'dual_serial_i/axi_uartlite_0/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_1_0/dual_serial_axi_uartlite_1_0_board.xdc] for cell 'dual_serial_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_1_0/dual_serial_axi_uartlite_1_0_board.xdc] for cell 'dual_serial_i/axi_uartlite_1/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_1_0/dual_serial_axi_uartlite_1_0.xdc] for cell 'dual_serial_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_axi_uartlite_1_0/dual_serial_axi_uartlite_1_0.xdc] for cell 'dual_serial_i/axi_uartlite_1/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_rst_ps7_0_100M_0/dual_serial_rst_ps7_0_100M_0_board.xdc] for cell 'dual_serial_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_rst_ps7_0_100M_0/dual_serial_rst_ps7_0_100M_0_board.xdc] for cell 'dual_serial_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_rst_ps7_0_100M_0/dual_serial_rst_ps7_0_100M_0.xdc] for cell 'dual_serial_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.srcs/sources_1/bd/dual_serial/ip/dual_serial_rst_ps7_0_100M_0/dual_serial_rst_ps7_0_100M_0.xdc] for cell 'dual_serial_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1637.711 ; gain = 441.059 ; free physical = 10706 ; free virtual = 47701
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1637.711 ; gain = 0.000 ; free physical = 10692 ; free virtual = 47688

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c29aea2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 2018.234 ; gain = 380.523 ; free physical = 10272 ; free virtual = 47268

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f3426d44

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10273 ; free virtual = 47269
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f3426d44

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10273 ; free virtual = 47269
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 152831023

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10272 ; free virtual = 47268
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 331 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 152831023

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10272 ; free virtual = 47268
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d2fee7e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10272 ; free virtual = 47268
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d2fee7e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10273 ; free virtual = 47268
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10275 ; free virtual = 47271
Ending Logic Optimization Task | Checksum: 1d2fee7e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10275 ; free virtual = 47271

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d2fee7e3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10275 ; free virtual = 47271

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d2fee7e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.234 ; gain = 0.000 ; free physical = 10275 ; free virtual = 47271
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2018.234 ; gain = 380.523 ; free physical = 10275 ; free virtual = 47271
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2050.250 ; gain = 0.000 ; free physical = 10265 ; free virtual = 47263
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dual_serial_wrapper_drc_opted.rpt -pb dual_serial_wrapper_drc_opted.pb -rpx dual_serial_wrapper_drc_opted.rpx
Command: report_drc -file dual_serial_wrapper_drc_opted.rpt -pb dual_serial_wrapper_drc_opted.pb -rpx dual_serial_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.277 ; gain = 56.027 ; free physical = 10256 ; free virtual = 47253
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10251 ; free virtual = 47248
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d647f3f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10251 ; free virtual = 47248
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10251 ; free virtual = 47248

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 177692670

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10247 ; free virtual = 47244

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17f6143f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10242 ; free virtual = 47239

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17f6143f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10242 ; free virtual = 47239
Phase 1 Placer Initialization | Checksum: 17f6143f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10242 ; free virtual = 47239

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5bf4c5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10240 ; free virtual = 47237

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10224 ; free virtual = 47221

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15fa7fa9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10224 ; free virtual = 47221
Phase 2 Global Placement | Checksum: 166c3e3cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47224

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 166c3e3cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47224

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e81f9c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47224

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 126e8d6dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47224

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9a9fc472

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47224

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1867d7ce0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47222

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e8f6a4a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47222

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e8f6a4a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47221
Phase 3 Detail Placement | Checksum: 1e8f6a4a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47221

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24ef388d3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24ef388d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10226 ; free virtual = 47223
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.800. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2da7fe245

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10226 ; free virtual = 47223
Phase 4.1 Post Commit Optimization | Checksum: 2da7fe245

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10226 ; free virtual = 47223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2da7fe245

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10226 ; free virtual = 47223

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2da7fe245

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10226 ; free virtual = 47223

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2684050af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47222
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2684050af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10225 ; free virtual = 47222
Ending Placer Task | Checksum: 16f46279f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10236 ; free virtual = 47233
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10236 ; free virtual = 47233
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47229
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dual_serial_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10219 ; free virtual = 47219
INFO: [runtcl-4] Executing : report_utilization -file dual_serial_wrapper_utilization_placed.rpt -pb dual_serial_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10230 ; free virtual = 47230
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dual_serial_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2106.277 ; gain = 0.000 ; free physical = 10228 ; free virtual = 47228
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: eb77b2b8 ConstDB: 0 ShapeSum: 83ce74e7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1941b2397

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 2174.898 ; gain = 68.621 ; free physical = 10047 ; free virtual = 47046
Post Restoration Checksum: NetGraph: ebe2327c NumContArr: a838f11b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1941b2397

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 2174.898 ; gain = 68.621 ; free physical = 10047 ; free virtual = 47045

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1941b2397

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 2188.898 ; gain = 82.621 ; free physical = 10032 ; free virtual = 47030

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1941b2397

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 2188.898 ; gain = 82.621 ; free physical = 10032 ; free virtual = 47030
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26c75dc97

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10020 ; free virtual = 47018
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.791  | TNS=0.000  | WHS=-0.186 | THS=-24.593|

Phase 2 Router Initialization | Checksum: 2ac8d89bf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10022 ; free virtual = 47020

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 29fd30468

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10022 ; free virtual = 47020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9e1dd95f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10021 ; free virtual = 47019

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27fa08186

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019
Phase 4 Rip-up And Reroute | Checksum: 27fa08186

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27fa08186

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27fa08186

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019
Phase 5 Delay and Skew Optimization | Checksum: 27fa08186

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21b18c344

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.793  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fb3ec388

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019
Phase 6 Post Hold Fix | Checksum: 1fb3ec388

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10011 ; free virtual = 47019

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.163819 %
  Global Horizontal Routing Utilization  = 0.207488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b34f3d9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10010 ; free virtual = 47019

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b34f3d9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10009 ; free virtual = 47017

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28d8bb827

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10009 ; free virtual = 47017

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.793  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28d8bb827

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10009 ; free virtual = 47017
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10025 ; free virtual = 47034

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 2215.953 ; gain = 109.676 ; free physical = 10025 ; free virtual = 47034
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2215.953 ; gain = 0.000 ; free physical = 10019 ; free virtual = 47033
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dual_serial_wrapper_drc_routed.rpt -pb dual_serial_wrapper_drc_routed.pb -rpx dual_serial_wrapper_drc_routed.rpx
Command: report_drc -file dual_serial_wrapper_drc_routed.rpt -pb dual_serial_wrapper_drc_routed.pb -rpx dual_serial_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.980 ; gain = 56.027 ; free physical = 10063 ; free virtual = 47063
INFO: [runtcl-4] Executing : report_methodology -file dual_serial_wrapper_methodology_drc_routed.rpt -pb dual_serial_wrapper_methodology_drc_routed.pb -rpx dual_serial_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dual_serial_wrapper_methodology_drc_routed.rpt -pb dual_serial_wrapper_methodology_drc_routed.pb -rpx dual_serial_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/dual_serial/dual_serial.runs/impl_1/dual_serial_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dual_serial_wrapper_power_routed.rpt -pb dual_serial_wrapper_power_summary_routed.pb -rpx dual_serial_wrapper_power_routed.rpx
Command: report_power -file dual_serial_wrapper_power_routed.rpt -pb dual_serial_wrapper_power_summary_routed.pb -rpx dual_serial_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dual_serial_wrapper_route_status.rpt -pb dual_serial_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dual_serial_wrapper_timing_summary_routed.rpt -pb dual_serial_wrapper_timing_summary_routed.pb -rpx dual_serial_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dual_serial_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file dual_serial_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dual_serial_wrapper_bus_skew_routed.rpt -pb dual_serial_wrapper_bus_skew_routed.pb -rpx dual_serial_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force dual_serial_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dual_serial_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2567.266 ; gain = 295.285 ; free physical = 10013 ; free virtual = 47018
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 21:33:16 2020...
