# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 ddr3_slave_tb -l sim.log 
# Start time: 18:47:48 on Mar 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(740): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(739): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(397): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(395): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(394): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(393): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ck'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2685) [TFMPC] - Too few port connections for 'u_iodelay_dq'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_odt'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_odt'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_csn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_csn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_rasn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_rasn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_casn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_casn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_wen'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_wen'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_cke'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_cke'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Note: (vopt-143) Recognized 2 FSMs in module "GTP_DDC_E2(fast)".
# ** Warning: ../../../DDR3/ddr3_write.v(172): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write'.  Expected 10, found 9.
# ** Warning: ../../../DDR3/ddr3_write.v(172): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write_strb'.  Expected 10, found 6.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'rd_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_write(fast)".
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_read'.  Expected 10, found 8.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_read(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=179.
# Loading sv_std.std
# Loading work.ddr3_read_v_unit(fast)
# Loading work.ddr3_slave_tb(fast)
# Loading work.slave_ddr3(fast)
# Loading work.slave_axi_async(fast)
# Loading work.async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_addr_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_addr_fifo(fast)
# Loading work.async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_wr_data_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo(fast)
# Loading work.async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_rd_data_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.ddr3(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 532325150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 532325200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532785150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532785150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532785200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532785200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534162650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534162700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534622650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534622650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534622700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534622700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535112650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535112650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535112700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535112700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535602650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535602650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535602700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535602700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536092650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536092650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536092700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536092700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536582650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536582650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536582700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536582700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537072650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537072650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537072700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537072700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537562650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537562650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537562700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537562700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538052650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538052650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538052700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538052700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
add wave -position end  sim:/ddr3_slave_tb/MEM_DQ_WIDTH
add wave -position end  sim:/ddr3_slave_tb/MEM_DQS_WIDTH
add wave -position end  sim:/ddr3_slave_tb/MEM_ROW_WIDTH
add wave -position end  sim:/ddr3_slave_tb/CA_FIRST_DLY
add wave -position end  sim:/ddr3_slave_tb/CA_GROUP_TO_GROUP_DLY
add wave -position end  sim:/ddr3_slave_tb/ddr_ref_clk
add wave -position end  sim:/ddr3_slave_tb/rst_n
add wave -position end  sim:/ddr3_slave_tb/ddr_init_done
add wave -position end  sim:/ddr3_slave_tb/BUS_CLK
add wave -position end  sim:/ddr3_slave_tb/BUS_RST
add wave -position end  sim:/ddr3_slave_tb/WR_ADDR
add wave -position end  sim:/ddr3_slave_tb/WR_LEN
add wave -position end  sim:/ddr3_slave_tb/WR_ADDR_VALID
add wave -position end  sim:/ddr3_slave_tb/WR_ADDR_READY
add wave -position end  sim:/ddr3_slave_tb/WR_DATA
add wave -position end  sim:/ddr3_slave_tb/WR_STRB
add wave -position end  sim:/ddr3_slave_tb/WR_DATA_VALID
add wave -position end  sim:/ddr3_slave_tb/WR_DATA_READY
add wave -position end  sim:/ddr3_slave_tb/WR_DATA_LAST
add wave -position end  sim:/ddr3_slave_tb/RD_ADDR
add wave -position end  sim:/ddr3_slave_tb/RD_LEN
add wave -position end  sim:/ddr3_slave_tb/RD_ADDR_VALID
add wave -position end  sim:/ddr3_slave_tb/RD_ADDR_READY
add wave -position end  sim:/ddr3_slave_tb/RD_DATA
add wave -position end  sim:/ddr3_slave_tb/RD_DATA_LAST
add wave -position end  sim:/ddr3_slave_tb/RD_DATA_READY
add wave -position end  sim:/ddr3_slave_tb/RD_DATA_VALID
add wave -position end  sim:/ddr3_slave_tb/mem_rst_n
add wave -position end  sim:/ddr3_slave_tb/mem_ck
add wave -position end  sim:/ddr3_slave_tb/mem_ck_n
add wave -position end  sim:/ddr3_slave_tb/mem_cs_n
add wave -position end  sim:/ddr3_slave_tb/mem_a
add wave -position end  sim:/ddr3_slave_tb/mem_dq
add wave -position end  sim:/ddr3_slave_tb/mem_dqs
add wave -position end  sim:/ddr3_slave_tb/mem_dqs_n
add wave -position end  sim:/ddr3_slave_tb/mem_dm
add wave -position end  sim:/ddr3_slave_tb/mem_cke
add wave -position end  sim:/ddr3_slave_tb/mem_odt
add wave -position end  sim:/ddr3_slave_tb/mem_ras_n
add wave -position end  sim:/ddr3_slave_tb/mem_cas_n
add wave -position end  sim:/ddr3_slave_tb/mem_we_n
add wave -position end  sim:/ddr3_slave_tb/mem_ba
add wave -position end  sim:/ddr3_slave_tb/mem_addr
add wave -position end  sim:/ddr3_slave_tb/cnt
add wave -position end  sim:/ddr3_slave_tb/wr_cnt
add wave -position end  sim:/ddr3_slave_tb/mem_ck_dly
add wave -position end  sim:/ddr3_slave_tb/mem_ck_n_dly
add wave -position end  sim:/ddr3_slave_tb/mem_addr_dly
add wave -position end  sim:/ddr3_slave_tb/mem_cke_dly
add wave -position end  sim:/ddr3_slave_tb/mem_odt_dly
add wave -position end  sim:/ddr3_slave_tb/mem_ras_n_dly
add wave -position end  sim:/ddr3_slave_tb/mem_cas_n_dly
add wave -position end  sim:/ddr3_slave_tb/mem_we_n_dly
add wave -position end  sim:/ddr3_slave_tb/mem_ba_dly
add wave -position end  sim:/ddr3_slave_tb/mem_cs_n_dly
add wave -position end  sim:/ddr3_slave_tb/mem_rst_n_dly
add wave -position end  sim:/ddr3_slave_tb/GRS_N
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538542650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538542650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538542700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538542700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539032650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539032650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539032700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539032700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539522650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539522650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539522700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539522700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540012650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540012650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540012700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540012700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540502650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540502650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540502700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540502700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540992650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540992650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540992700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540992700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541482700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541482700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541972700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541972700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542462700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542462700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542952700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542952700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 543442700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 543442700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 544292650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 544292700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544495150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544495200.0 ps INFO: Precharge Power Down Enter
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=178.
# Loading work.ddr3_read_v_unit(fast)
# Loading work.ddr3_slave_tb(fast)
# Loading work.slave_ddr3(fast)
# Loading work.slave_axi_async(fast)
# Loading work.async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_addr_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_addr_fifo(fast)
# Loading work.async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_wr_data_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo(fast)
# Loading work.async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_rd_data_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.ddr3(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 215
run -all
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 532325150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 532325200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532645150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532645200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532675150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532675200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532705150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532705200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532735150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532735200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532785150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 532785150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532785200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 532785200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 534105150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 534105200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534162650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534162700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 534622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534622650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 534622650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534622700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 534622700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535112650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535112650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535112700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535112700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 535602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535602650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 535602650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535602700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 535602700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536092650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536092650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536092700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536092700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 536582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536582650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 536582650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536582700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 536582700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537072650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537072650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537072700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537072700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 537562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537562650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 537562650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537562700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 537562700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538052650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538052650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538052700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538052700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 538542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538542650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 538542650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538542700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 538542700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539032650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539032650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539032700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539032700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 539522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539522650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 539522650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539522700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 539522700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540012650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540012650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540012700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540012700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540502650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540502650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540502700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540502700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 540992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540992650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 540992650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540992700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 540992700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541482700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541482700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 541972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 541972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541972700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 541972700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542462700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542462700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 542952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 542952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542952700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 542952700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 543442700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 543442700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 543932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 543932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 544292650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 544292700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544435150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544435200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 544495150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 544495200.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 576985150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 576985200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577305150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577305200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577335150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577335150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577335150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577335200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577335200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577335200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577365150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577365200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577395150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577395200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577445150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 577445150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577445200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 577445200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 578765150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 578765200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 578822650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 578822700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 579282510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 579282510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 579282510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 579282510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 579282650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 579282650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 579282700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 579282700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 579772520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 579772520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 579772520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 579772520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 579772650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 579772650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 579772700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 579772700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 580262530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 580262530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 580262530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 580262530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 580262650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 580262650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 580262700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 580262700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 580752540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 580752540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 580752540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 580752540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 580752650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 580752650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 580752700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 580752700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 581242550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 581242550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 581242550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 581242550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 581242650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 581242650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 581242700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 581242700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 581732560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 581732560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 581732560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 581732560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 581732650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 581732650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 581732700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 581732700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 582222570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 582222570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 582222570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 582222570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 582222650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 582222650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 582222700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 582222700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 582712580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 582712580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 582712580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 582712580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 582712650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 582712650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 582712700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 582712700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 583202590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 583202590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 583202590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 583202590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 583202650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 583202650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 583202700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 583202700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 583692600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 583692600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 583692600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 583692600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 583692650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 583692650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 583692700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 583692700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 584182610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 584182610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 584182610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 584182610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 584182650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 584182650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 584182700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 584182700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 584672620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 584672620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 584672620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 584672620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 584672650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 584672650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 584672700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 584672700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 585162630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 585162630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 585162630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 585162630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 585162650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 585162650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 585162700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 585162700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 585652640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 585652640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 585652640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 585652640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 585652650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 585652650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 585652700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 585652700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586142650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586142650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586142650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586142650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 586142650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 586142650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 586142700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 586142700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586632650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586632650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586632650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 586632650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 586632660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 586632660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 586632700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 586632700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587122650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587122650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587122650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587122650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 587122670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 587122670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 587122700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 587122700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587612650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587612650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587612650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 587612650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 587612680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 587612680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 587612700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 587612700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588102650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588102650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588102650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588102650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588102690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588102690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 588102700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 588102700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588592650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588592650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588592650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 588592650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588592700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588592700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588592700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 588592700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 588952650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 588952700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589095150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589095200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 589155150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 589155200.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 621645150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 621645200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621965150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621965200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621995150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621995150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 621995150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621995200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621995200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 621995200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622025150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622025200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622055150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622055200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622105150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 622105150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622105200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 622105200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 623425150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 623425200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 623482650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 623482700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 623942510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 623942510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 623942510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 623942510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 623942650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 623942650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 623942700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 623942700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 624432520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 624432520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 624432520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 624432520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 624432650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 624432650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 624432700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 624432700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 624922530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 624922530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 624922530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 624922530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 624922650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 624922650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 624922700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 624922700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 625412540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 625412540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 625412540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 625412540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 625412650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 625412650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 625412700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 625412700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 625902550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 625902550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 625902550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 625902550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 625902650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 625902650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 625902700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 625902700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 626392560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 626392560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 626392560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 626392560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 626392650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 626392650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 626392700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 626392700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 626882570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 626882570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 626882570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 626882570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 626882650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 626882650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 626882700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 626882700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 627372580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 627372580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 627372580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 627372580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 627372650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 627372650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 627372700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 627372700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 627862590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 627862590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 627862590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 627862590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 627862650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 627862650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 627862700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 627862700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 628352600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 628352600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 628352600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 628352600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 628352650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 628352650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 628352700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 628352700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 628842610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 628842610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 628842610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 628842610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 628842650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 628842650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 628842700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 628842700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 629332620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 629332620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 629332620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 629332620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 629332650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 629332650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 629332700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 629332700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 629822630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 629822630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 629822630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 629822630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 629822650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 629822650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 629822700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 629822700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630312640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630312640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 630312640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 630312640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 630312650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 630312650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 630312700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 630312700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630802650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630802650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630802650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 630802650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 630802650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 630802650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 630802700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 630802700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631292650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631292650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631292650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631292650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 631292660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 631292660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 631292700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 631292700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631782650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631782650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631782650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 631782650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 631782670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 631782670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 631782700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 631782700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632272650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632272650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632272650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632272650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 632272680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 632272680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 632272700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 632272700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632762650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632762650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632762650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 632762650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 632762690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 632762690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 632762700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 632762700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 633252650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 633252650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 633252650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 633252650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 633252700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 633252700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 633252700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 633252700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 633612650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 633612700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633755150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633755200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 633815150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 633815200.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 666305150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 666305200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666625150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666625200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666655150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666655150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666655150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666655200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666655200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666655200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666685150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666685200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666715150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666715200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666765150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 666765150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666765200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 666765200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 668085150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 668085200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 668142650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 668142700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 668602510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 668602510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 668602510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 668602510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 668602650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 668602650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 668602700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 668602700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 669092520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 669092520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 669092520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 669092520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 669092650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 669092650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 669092700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 669092700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 669582530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 669582530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 669582530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 669582530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 669582650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 669582650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 669582700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 669582700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 670072540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 670072540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 670072540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 670072540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 670072650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 670072650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 670072700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 670072700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 670562550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 670562550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 670562550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 670562550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 670562650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 670562650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 670562700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 670562700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 671052560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 671052560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 671052560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 671052560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 671052650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 671052650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 671052700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 671052700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 671542570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 671542570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 671542570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 671542570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 671542650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 671542650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 671542700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 671542700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 672032580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 672032580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 672032580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 672032580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 672032650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 672032650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 672032700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 672032700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 672522590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 672522590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 672522590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 672522590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 672522650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 672522650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 672522700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 672522700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673012600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673012600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673012600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673012600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673012650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673012650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673012700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673012700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673502610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673502610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673502610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673502610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673502650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673502650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673502700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673502700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673992620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 673992620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673992620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 673992620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673992650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 673992650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673992700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 673992700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 674482630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 674482630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 674482630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 674482630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 674482650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 674482650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 674482700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 674482700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 674972640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 674972640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 674972640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 674972640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 674972650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 674972650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 674972700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 674972700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675462650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675462650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 675462650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 675462650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 675462700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 675462700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675952650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675952650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 675952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 675952660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 675952660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 675952700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 675952700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676442650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676442650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 676442670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 676442670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 676442700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 676442700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676932650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676932650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 676932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 676932680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 676932680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 676932700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 676932700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677422650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677422650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677422650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677422650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677422690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677422690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 677422700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 677422700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677912650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677912650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677912650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 677912650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677912700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677912700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677912700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 677912700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 678272650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 678272700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678415150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678415200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 678475150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 678475200.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 710965150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 710965200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711285150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711285200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711315150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711315150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711315150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711315200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711315200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711315200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711345150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711345200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711375150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711375200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711425150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 711425150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711425200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 711425200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 712745150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 712745200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 712802650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 712802700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 713262510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 713262510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 713262510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 713262510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 713262650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 713262650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 713262700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 713262700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 713752520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 713752520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 713752520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 713752520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 713752650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 713752650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 713752700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 713752700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 714242530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 714242530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 714242530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 714242530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 714242650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 714242650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 714242700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 714242700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 714732540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 714732540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 714732540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 714732540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 714732650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 714732650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 714732700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 714732700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 715222550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 715222550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 715222550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 715222550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 715222650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 715222650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 715222700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 715222700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 715712560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 715712560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 715712560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 715712560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 715712650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 715712650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 715712700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 715712700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 716202570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 716202570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 716202570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 716202570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 716202650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 716202650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 716202700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 716202700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 716692580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 716692580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 716692580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 716692580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 716692650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 716692650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 716692700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 716692700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 717182590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 717182590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 717182590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 717182590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 717182650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 717182650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 717182700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 717182700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 717672600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 717672600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 717672600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 717672600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 717672650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 717672650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 717672700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 717672700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 718162610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 718162610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 718162610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 718162610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 718162650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 718162650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 718162700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 718162700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 718652620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 718652620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 718652620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 718652620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 718652650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 718652650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 718652700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 718652700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 719142630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 719142630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 719142630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 719142630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 719142650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 719142650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 719142700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 719142700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 719632640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 719632640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 719632640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 719632640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 719632650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 719632650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 719632700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 719632700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720122650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720122650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720122650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720122650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 720122650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 720122650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 720122700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 720122700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720612650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720612650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720612650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 720612650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 720612660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 720612660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 720612700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 720612700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721102650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721102650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721102650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721102650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 721102670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 721102670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 721102700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 721102700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721592650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721592650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721592650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 721592650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 721592680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 721592680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 721592700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 721592700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722082650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722082650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722082650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722082650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722082690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722082690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 722082700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 722082700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722572650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722572650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722572650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 722572650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722572700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722572700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722572700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 722572700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 722932650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 722932700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723075150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723075200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 723135150.0 ps INFO: Precharge Power Down Enter
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 723135200.0 ps INFO: Precharge Power Down Enter
