

================================================================
== Vivado HLS Report for 'biquadv2end'
================================================================
* Date:           Mon Dec 23 23:08:51 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2End
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_PROCESSING  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    518|    424|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      3|    426|    586|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    379|
|Register         |        -|      -|    722|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      3|   1666|   1389|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      3|      4|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |biquadv2end_biquadv2_s_axi_U  |biquadv2end_biquadv2_s_axi  |        0|      0|  261|  406|
    |biquadv2end_mul_2bkb_U0       |biquadv2end_mul_2bkb        |        0|      3|  165|  180|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      3|  426|  586|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |array_r_U  |biquadv2end_array_r  |        2|  0|   0|    15|   27|     1|          405|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                     |        2|  0|   0|    15|   27|     1|          405|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |addr1_fu_347_p2                   |     +    |      0|   17|   9|           4|           4|
    |addr5_fu_332_p2                   |     +    |      0|   17|   9|           3|           4|
    |i_V_fu_317_p2                     |     +    |      0|   14|   9|           3|           1|
    |p_Val2_2_fu_385_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_4_fu_420_p2                |     +    |      0|   77|  29|          24|          24|
    |p_Val2_7_fu_579_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_9_fu_614_p2                |     +    |      0|   77|  29|          24|          24|
    |brmerge40_demorgan_i_1_fu_762_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_fu_539_p2    |    and   |      0|    0|   2|           1|           1|
    |carry_1_fu_634_p2                 |    and   |      0|    0|   2|           1|           1|
    |carry_fu_440_p2                   |    and   |      0|    0|   2|           1|           1|
    |overflow_1_fu_756_p2              |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_533_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i1_fu_736_p2               |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_513_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i1_fu_725_p2               |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_502_p2                |    and   |      0|    0|   2|           1|           1|
    |underflow_1_fu_779_p2             |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_556_p2               |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_1_fu_666_p2       |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_ones_fu_472_p2         |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_zeros_1_fu_672_p2      |   icmp   |      0|    0|   1|           3|           1|
    |Range1_all_zeros_fu_478_p2        |   icmp   |      0|    0|   1|           3|           1|
    |Range2_all_ones_1_fu_650_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range2_all_ones_fu_456_p2         |   icmp   |      0|    0|   1|           2|           2|
    |tmp_2_fu_311_p2                   |   icmp   |      0|    0|   1|           3|           3|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i1_fu_746_p2            |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_fu_523_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i1_fu_784_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_561_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_678_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp2_demorgan_fu_767_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp3_fu_790_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp_demorgan_fu_544_p2            |    or    |      0|    0|   2|           1|           1|
    |underflow_1_not_fu_794_p2         |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_682_p2           |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_1_fu_730_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_fu_507_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_1_fu_714_p3         |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_491_p3           |  select  |      0|    0|   2|           1|           1|
    |p_Val2_4_4_fu_693_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_4_mux_fu_687_p3            |  select  |      0|    0|  24|           1|          23|
    |p_Val2_9_5_fu_805_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_9_mux_fu_799_p3            |  select  |      0|    0|  24|           1|          23|
    |resultLeft_V_fu_699_p3            |  select  |      0|    0|  24|           1|          24|
    |resultRight_V_fu_811_p3           |  select  |      0|    0|  24|           1|          24|
    |p_not_i_i1_fu_740_p2              |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_517_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp2_fu_773_p2                    |    xor   |      0|    0|   2|           1|           2|
    |tmp_12_fu_628_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_15_fu_719_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_16_fu_751_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_1_fu_496_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_9_fu_528_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_fu_550_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp_s_fu_434_p2                   |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  518| 424|         222|         363|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |array_r_address0     |  65|         12|    4|         48|
    |array_r_address1     |  55|         10|    4|         40|
    |array_r_d0           |  50|          9|   27|        243|
    |array_r_d1           |  45|          8|   27|        216|
    |grp_fu_277_p0        |  15|          3|   27|         81|
    |grp_fu_277_p1        |  15|          3|   24|         72|
    |inDataLeft_V_blk_n   |   9|          2|    1|          2|
    |inDataRight_V_blk_n  |   9|          2|    1|          2|
    |p_Val2_5_reg_240     |   9|          2|   24|         48|
    |p_Val2_s_reg_253     |   9|          2|   24|         48|
    |p_s_reg_266          |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 379|         73|  167|        824|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |OP1_V_reg_934                    |  51|   0|   51|          0|
    |Range1_all_ones_1_reg_1071       |   1|   0|    1|          0|
    |Range1_all_ones_reg_994          |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1078      |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1001        |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_1066       |   1|   0|    1|          0|
    |Range2_all_ones_reg_989          |   1|   0|    1|          0|
    |a1_a0_V_read_reg_876             |  27|   0|   27|          0|
    |a2_a0_V_read_reg_871             |  27|   0|   27|          0|
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |array_load_4_reg_919             |  27|   0|   27|          0|
    |b2_a0_V_read_reg_881             |  27|   0|   27|          0|
    |brmerge40_demorgan_i_1_reg_1098  |   1|   0|    1|          0|
    |brmerge40_demorgan_i_reg_1021    |   1|   0|    1|          0|
    |brmerge_i_i_i1_reg_1108          |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1031           |   1|   0|    1|          0|
    |carry_1_reg_1059                 |   1|   0|    1|          0|
    |carry_reg_982                    |   1|   0|    1|          0|
    |i_V_reg_899                      |   3|   0|    3|          0|
    |inDataLeft_V_read_reg_866        |  24|   0|   24|          0|
    |inDataLeft_V_trunc_reg_886       |  24|   0|   27|          3|
    |inDataRight_V_read_reg_861       |  24|   0|   24|          0|
    |inDataRight_V_trunc_reg_891      |  24|   0|   27|          3|
    |newsignbit_1_reg_1053            |   1|   0|    1|          0|
    |newsignbit_reg_976               |   1|   0|    1|          0|
    |p_38_i_i1_reg_1088               |   1|   0|    1|          0|
    |p_38_i_i_reg_1011                |   1|   0|    1|          0|
    |p_Val2_2_reg_959                 |  51|   0|   51|          0|
    |p_Val2_4_reg_970                 |  24|   0|   24|          0|
    |p_Val2_5_reg_240                 |  24|   0|   24|          0|
    |p_Val2_7_reg_1036                |  51|   0|   51|          0|
    |p_Val2_9_reg_1047                |  24|   0|   24|          0|
    |p_Val2_s_reg_253                 |  24|   0|   24|          0|
    |p_s_reg_266                      |   3|   0|    3|          0|
    |reg_299                          |  51|   0|   51|          0|
    |resultLeft_V_reg_1083            |  24|   0|   24|          0|
    |signbit_1_reg_1041               |   1|   0|    1|          0|
    |signbit_reg_964                  |   1|   0|    1|          0|
    |tmp_16_reg_1093                  |   1|   0|    1|          0|
    |tmp_17_reg_1123                  |  24|   0|   24|          0|
    |tmp_18_reg_1128                  |  24|   0|   24|          0|
    |tmp_19_reg_1133                  |  24|   0|   24|          0|
    |tmp_20_reg_924                   |  24|   0|   24|          0|
    |tmp_22_reg_949                   |   1|   0|    1|          0|
    |tmp_26_reg_944                   |  24|   0|   24|          0|
    |tmp_28_reg_1006                  |   1|   0|    1|          0|
    |tmp_3_cast_reg_904               |   3|   0|    4|          1|
    |tmp_4_reg_1118                   |  24|   0|   24|          0|
    |tmp_9_reg_1016                   |   1|   0|    1|          0|
    |underflow_1_reg_1103             |   1|   0|    1|          0|
    |underflow_reg_1026               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 722|   0|  729|          7|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_biquadv2_AWVALID  |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_AWREADY  | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_AWADDR   |  in |    7|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WVALID   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WREADY   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WDATA    |  in |   32|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WSTRB    |  in |    4|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARVALID  |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARREADY  | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARADDR   |  in |    7|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RVALID   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RREADY   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RDATA    | out |   32|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RRESP    | out |    2|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BVALID   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BREADY   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BRESP    | out |    2|    s_axi   |    biquadv2   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |  biquadv2end  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  biquadv2end  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  biquadv2end  | return value |
|inDataLeft_V            |  in |   24|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataLeft_V_ap_vld     |  in |    1|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataLeft_V_ap_ack     | out |    1|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataRight_V           |  in |   24|    ap_hs   | inDataRight_V |    scalar    |
|inDataRight_V_ap_vld    |  in |    1|    ap_hs   | inDataRight_V |    scalar    |
|inDataRight_V_ap_ack    | out |    1|    ap_hs   | inDataRight_V |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_2)
	13  / (tmp_2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: inDataRight_V_read (21)  [1/1] 0.00ns
.preheader192.preheader:10  %inDataRight_V_read = call i24 @_ssdm_op_Read.ap_hs.i24(i24 %inDataRight_V)

ST_1: inDataLeft_V_read (22)  [1/1] 0.00ns
.preheader192.preheader:11  %inDataLeft_V_read = call i24 @_ssdm_op_Read.ap_hs.i24(i24 %inDataLeft_V)

ST_1: a2_a0_V_read (23)  [1/1] 1.00ns
.preheader192.preheader:12  %a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a2_a0_V)

ST_1: a1_a0_V_read (24)  [1/1] 1.00ns
.preheader192.preheader:13  %a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a1_a0_V)

ST_1: b2_a0_V_read (25)  [1/1] 1.00ns
.preheader192.preheader:14  %b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b2_a0_V)

ST_1: b1_a0_V_read (26)  [1/1] 1.00ns
.preheader192.preheader:15  %b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b1_a0_V)

ST_1: b0_a0_V_read (27)  [1/1] 1.00ns
.preheader192.preheader:16  %b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b0_a0_V)

ST_1: StgValue_25 (39)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:47
.preheader192.preheader:28  store i27 %b0_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 0), align 16

ST_1: StgValue_26 (40)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:48
.preheader192.preheader:29  store i27 %b1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 1), align 4


 <State 2>: 2.32ns
ST_2: StgValue_27 (41)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:49
.preheader192.preheader:30  store i27 %b2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 2), align 8

ST_2: StgValue_28 (42)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:50
.preheader192.preheader:31  store i27 %a1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 3), align 4


 <State 3>: 2.32ns
ST_3: StgValue_29 (43)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:51
.preheader192.preheader:32  store i27 %a2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 4), align 16


 <State 4>: 2.32ns
ST_4: StgValue_30 (11)  [1/1] 0.00ns
.preheader192.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b0_a0_V), !map !90

ST_4: StgValue_31 (12)  [1/1] 0.00ns
.preheader192.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b1_a0_V), !map !96

ST_4: StgValue_32 (13)  [1/1] 0.00ns
.preheader192.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b2_a0_V), !map !100

ST_4: StgValue_33 (14)  [1/1] 0.00ns
.preheader192.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a1_a0_V), !map !104

ST_4: StgValue_34 (15)  [1/1] 0.00ns
.preheader192.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a2_a0_V), !map !108

ST_4: StgValue_35 (16)  [1/1] 0.00ns
.preheader192.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataLeft_V), !map !112

ST_4: StgValue_36 (17)  [1/1] 0.00ns
.preheader192.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataRight_V), !map !116

ST_4: StgValue_37 (18)  [1/1] 0.00ns
.preheader192.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataLeft_V), !map !120

ST_4: StgValue_38 (19)  [1/1] 0.00ns
.preheader192.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataRight_V), !map !124

ST_4: StgValue_39 (20)  [1/1] 0.00ns
.preheader192.preheader:9  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @biquadv2end_str) nounwind

ST_4: StgValue_40 (28)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:18
.preheader192.preheader:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_41 (29)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:21
.preheader192.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataLeft_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_42 (30)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:22
.preheader192.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataRight_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_43 (31)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:25
.preheader192.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataLeft_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_44 (32)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:26
.preheader192.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataRight_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_45 (33)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:27
.preheader192.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i27 %b0_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_46 (34)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:28
.preheader192.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i27 %b1_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_47 (35)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:29
.preheader192.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i27 %b2_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_48 (36)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:30
.preheader192.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i27 %a1_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_49 (37)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:31
.preheader192.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i27 %a2_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_50 (38)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:34
.preheader192.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: inDataLeft_V_trunc (44)  [1/1] 0.00ns
.preheader192.preheader:33  %inDataLeft_V_trunc = zext i24 %inDataLeft_V_read to i27

ST_4: StgValue_52 (45)  [1/1] 2.32ns
.preheader192.preheader:34  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 5), align 4

ST_4: inDataRight_V_trunc (46)  [1/1] 0.00ns
.preheader192.preheader:35  %inDataRight_V_trunc = zext i24 %inDataRight_V_read to i27

ST_4: StgValue_54 (47)  [1/1] 2.32ns
.preheader192.preheader:36  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 10), align 8

ST_4: StgValue_55 (48)  [1/1] 1.59ns  loc: Biquadv2End/biquadv2end.cpp:56
.preheader192.preheader:37  br label %0


 <State 5>: 4.67ns
ST_5: p_Val2_5 (50)  [1/1] 0.00ns
:0  %p_Val2_5 = phi i24 [ 0, %.preheader192.preheader ], [ %resultRight_V, %_ifconv ]

ST_5: p_Val2_s (51)  [1/1] 0.00ns
:1  %p_Val2_s = phi i24 [ 0, %.preheader192.preheader ], [ %resultLeft_V, %_ifconv ]

ST_5: p_s (52)  [1/1] 0.00ns
:2  %p_s = phi i3 [ 0, %.preheader192.preheader ], [ %i_V, %_ifconv ]

ST_5: tmp_2 (53)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:56
:3  %tmp_2 = icmp eq i3 %p_s, -3

ST_5: empty (54)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_5: i_V (55)  [1/1] 2.26ns  loc: Biquadv2End/biquadv2end.cpp:56
:5  %i_V = add i3 %p_s, 1

ST_5: StgValue_62 (56)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:56
:6  br i1 %tmp_2, label %1, label %_ifconv

ST_5: tmp_3 (59)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:1  %tmp_3 = zext i3 %p_s to i32

ST_5: tmp_3_cast (60)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:2  %tmp_3_cast = zext i3 %p_s to i4

ST_5: array_addr (61)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:3  %array_addr = getelementptr [15 x i27]* @array_r, i32 0, i32 %tmp_3

ST_5: array_load_4 (62)  [2/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_5: addr5 (64)  [1/1] 2.35ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:6  %addr5 = add i4 5, %tmp_3_cast

ST_5: addr5_cast (65)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:7  %addr5_cast = zext i4 %addr5 to i32

ST_5: array_addr_1 (66)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:8  %array_addr_1 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr5_cast

ST_5: array_load_5 (67)  [2/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_5: array_load (154)  [2/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_5: array_load_1 (160)  [2/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 6>: 4.67ns
ST_6: array_load_4 (62)  [1/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_6: array_load_5 (67)  [1/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_6: tmp_20 (68)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:10  %tmp_20 = trunc i27 %array_load_5 to i24

ST_6: addr1 (108)  [1/1] 2.35ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:50  %addr1 = add i4 -6, %tmp_3_cast

ST_6: addr1_cast (109)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:51  %addr1_cast = zext i4 %addr1 to i32

ST_6: array_addr_2 (110)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:52  %array_addr_2 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr1_cast

ST_6: array_load_6 (111)  [2/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4


 <State 7>: 8.42ns
ST_7: OP1_V (63)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:5  %OP1_V = sext i27 %array_load_4 to i51

ST_7: OP2_V (69)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:11  %OP2_V = sext i24 %tmp_20 to i51

ST_7: p_Val2_1 (70)  [2/2] 8.42ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_7: array_load_6 (111)  [1/2] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4

ST_7: tmp_26 (112)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:54  %tmp_26 = trunc i27 %array_load_6 to i24


 <State 8>: 8.42ns
ST_8: p_Val2_1 (70)  [1/2] 8.42ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_8: tmp_22 (76)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:18  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_1, i32 23)

ST_8: OP2_V_1 (113)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:55  %OP2_V_1 = sext i24 %tmp_26 to i51

ST_8: p_Val2_6 (114)  [2/2] 8.42ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1


 <State 9>: 8.42ns
ST_9: tmp_8 (71)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:13  %tmp_8 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_9: tmp_8_cast (72)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:14  %tmp_8_cast = sext i48 %tmp_8 to i51

ST_9: p_Val2_2 (73)  [1/1] 3.40ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:15  %p_Val2_2 = add i51 %tmp_8_cast, %p_Val2_1

ST_9: signbit (74)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:16  %signbit = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 50)

ST_9: p_Val2_3 (75)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:17  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_2, i32 24, i32 47)

ST_9: tmp_5 (77)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:19  %tmp_5 = zext i1 %tmp_22 to i24

ST_9: tmp_23 (78)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node carry)
_ifconv:20  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 47)

ST_9: p_Val2_4 (79)  [1/1] 2.60ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:21  %p_Val2_4 = add i24 %p_Val2_3, %tmp_5

ST_9: newsignbit (80)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:22  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_9: tmp_s (81)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node carry)
_ifconv:23  %tmp_s = xor i1 %newsignbit, true

ST_9: carry (82)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:24  %carry = and i1 %tmp_23, %tmp_s

ST_9: tmp_6 (84)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:26  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_2, i32 49, i32 50)

ST_9: Range2_all_ones (85)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:27  %Range2_all_ones = icmp eq i2 %tmp_6, -1

ST_9: tmp_7 (86)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:28  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_2, i32 48, i32 50)

ST_9: Range1_all_ones (87)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:29  %Range1_all_ones = icmp eq i3 %tmp_7, -1

ST_9: Range1_all_zeros (88)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:30  %Range1_all_zeros = icmp eq i3 %tmp_7, 0

ST_9: p_Val2_6 (114)  [1/2] 8.42ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1

ST_9: tmp_28 (120)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:62  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_6, i32 23)


 <State 10>: 8.07ns
ST_10: tmp_25 (83)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:25  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 48)

ST_10: deleted_zeros (89)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_1 (90)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:32  %tmp_1 = xor i1 %tmp_25, true

ST_10: p_41_i_i (91)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %p_41_i_i = and i1 %Range2_all_ones, %tmp_1

ST_10: deleted_ones (92)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (93)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:35  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (94)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i (95)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_9 (96)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57
_ifconv:38  %tmp_9 = xor i1 %signbit, true

ST_10: overflow (97)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:39  %overflow = and i1 %brmerge_i_i, %tmp_9

ST_10: brmerge40_demorgan_i (98)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:40  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp_demorgan (99)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node underflow)
_ifconv:41  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp (100)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node underflow)
_ifconv:42  %tmp = xor i1 %tmp_demorgan, true

ST_10: underflow (101)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:43  %underflow = and i1 %signbit, %tmp

ST_10: brmerge_i_i_i (102)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:44  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_10: tmp_10 (115)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:57  %tmp_10 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_5, i24 0)

ST_10: tmp_13_cast (116)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:58  %tmp_13_cast = sext i48 %tmp_10 to i51

ST_10: p_Val2_7 (117)  [1/1] 3.40ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:59  %p_Val2_7 = add i51 %tmp_13_cast, %p_Val2_6

ST_10: signbit_1 (118)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:60  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 50)

ST_10: p_Val2_8 (119)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:61  %p_Val2_8 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_7, i32 24, i32 47)

ST_10: tmp_11 (121)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:63  %tmp_11 = zext i1 %tmp_28 to i24

ST_10: tmp_29 (122)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node carry_1)
_ifconv:64  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 47)

ST_10: p_Val2_9 (123)  [1/1] 2.60ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:65  %p_Val2_9 = add i24 %p_Val2_8, %tmp_11

ST_10: newsignbit_1 (124)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:66  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 23)

ST_10: tmp_12 (125)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node carry_1)
_ifconv:67  %tmp_12 = xor i1 %newsignbit_1, true

ST_10: carry_1 (126)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:68  %carry_1 = and i1 %tmp_29, %tmp_12

ST_10: tmp_13 (128)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:70  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_7, i32 49, i32 50)

ST_10: Range2_all_ones_1 (129)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:71  %Range2_all_ones_1 = icmp eq i2 %tmp_13, -1

ST_10: tmp_14 (130)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:72  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_7, i32 48, i32 50)

ST_10: Range1_all_ones_1 (131)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:73  %Range1_all_ones_1 = icmp eq i3 %tmp_14, -1

ST_10: Range1_all_zeros_1 (132)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:74  %Range1_all_zeros_1 = icmp eq i3 %tmp_14, 0


 <State 11>: 6.21ns
ST_11: tmp1 (103)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:45  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_9

ST_11: underflow_not (104)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:46  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_11: p_Val2_4_mux (105)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:47  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_11: p_Val2_4_4 (106)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:48  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_11: resultLeft_V (107)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:57 (out node of the LUT)
_ifconv:49  %resultLeft_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_11: tmp_31 (127)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:69  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 48)

ST_11: deleted_zeros_1 (133)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:75  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_11: tmp_15 (134)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:76  %tmp_15 = xor i1 %tmp_31, true

ST_11: p_41_i_i1 (135)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:77  %p_41_i_i1 = and i1 %Range2_all_ones_1, %tmp_15

ST_11: deleted_ones_1 (136)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:78  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i_i1, i1 %Range1_all_ones_1

ST_11: p_38_i_i1 (137)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:79  %p_38_i_i1 = and i1 %carry_1, %Range1_all_ones_1

ST_11: p_not_i_i1 (138)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:80  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

ST_11: brmerge_i_i1 (139)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:81  %brmerge_i_i1 = or i1 %newsignbit_1, %p_not_i_i1

ST_11: tmp_16 (140)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58
_ifconv:82  %tmp_16 = xor i1 %signbit_1, true

ST_11: overflow_1 (141)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:83  %overflow_1 = and i1 %brmerge_i_i1, %tmp_16

ST_11: brmerge40_demorgan_i_1 (142)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i_1 = and i1 %newsignbit_1, %deleted_ones_1

ST_11: tmp2_demorgan (143)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node underflow_1)
_ifconv:85  %tmp2_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_1

ST_11: tmp2 (144)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node underflow_1)
_ifconv:86  %tmp2 = xor i1 %tmp2_demorgan, true

ST_11: underflow_1 (145)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:87  %underflow_1 = and i1 %signbit_1, %tmp2

ST_11: brmerge_i_i_i1 (146)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i1 = or i1 %underflow_1, %overflow_1


 <State 12>: 4.14ns
ST_12: StgValue_158 (58)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:56
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

ST_12: tmp3 (147)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:89  %tmp3 = or i1 %brmerge40_demorgan_i_1, %tmp_16

ST_12: underflow_1_not (148)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:90  %underflow_1_not = or i1 %tmp3, %p_38_i_i1

ST_12: p_Val2_9_mux (149)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:91  %p_Val2_9_mux = select i1 %brmerge_i_i_i1, i24 8388607, i24 %p_Val2_9

ST_12: p_Val2_9_5 (150)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:92  %p_Val2_9_5 = select i1 %underflow_1, i24 -8388608, i24 %p_Val2_9

ST_12: resultRight_V (151)  [1/1] 2.07ns  loc: Biquadv2End/biquadv2end.cpp:58 (out node of the LUT)
_ifconv:93  %resultRight_V = select i1 %underflow_1_not, i24 %p_Val2_9_mux, i24 %p_Val2_9_5

ST_12: StgValue_164 (152)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:56
_ifconv:94  br label %0


 <State 13>: 2.32ns
ST_13: array_load (154)  [1/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_13: tmp_4 (155)  [1/1] 0.00ns
:1  %tmp_4 = trunc i27 %array_load to i24

ST_13: array_load_1 (160)  [1/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8

ST_13: tmp_17 (161)  [1/1] 0.00ns
:7  %tmp_17 = trunc i27 %array_load_1 to i24

ST_13: array_load_2 (165)  [2/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_13: array_load_3 (171)  [2/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4


 <State 14>: 2.32ns
ST_14: samples_V_load11_tru (156)  [1/1] 0.00ns
:2  %samples_V_load11_tru = zext i24 %tmp_4 to i27

ST_14: StgValue_172 (157)  [1/1] 2.32ns
:3  store i27 %samples_V_load11_tru, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 9), align 4

ST_14: p_Val2_trunc (158)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:57
:4  %p_Val2_trunc = zext i24 %p_Val2_s to i27

ST_14: StgValue_174 (159)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:57
:5  store i27 %p_Val2_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_14: array_load_2 (165)  [1/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_14: tmp_18 (166)  [1/1] 0.00ns
:12  %tmp_18 = trunc i27 %array_load_2 to i24

ST_14: array_load_3 (171)  [1/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_14: tmp_19 (172)  [1/1] 0.00ns
:18  %tmp_19 = trunc i27 %array_load_3 to i24


 <State 15>: 2.32ns
ST_15: samples_V_load_114_t (162)  [1/1] 0.00ns
:8  %samples_V_load_114_t = zext i24 %tmp_17 to i27

ST_15: StgValue_180 (163)  [1/1] 2.32ns
:9  store i27 %samples_V_load_114_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 7), align 4

ST_15: StgValue_181 (164)  [1/1] 2.32ns
:10  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 16>: 2.32ns
ST_16: samples_V_load_217_t (167)  [1/1] 0.00ns
:13  %samples_V_load_217_t = zext i24 %tmp_18 to i27

ST_16: StgValue_183 (168)  [1/1] 2.32ns
:14  store i27 %samples_V_load_217_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 14), align 8

ST_16: p_Val2_5_trunc (169)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:58
:15  %p_Val2_5_trunc = zext i24 %p_Val2_5 to i27

ST_16: StgValue_185 (170)  [1/1] 2.32ns  loc: Biquadv2End/biquadv2end.cpp:58
:16  store i27 %p_Val2_5_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_16: StgValue_186 (176)  [1/1] 1.00ns  loc: Biquadv2End/biquadv2end.cpp:74
:22  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outDataLeft_V, i24 %p_Val2_s)

ST_16: StgValue_187 (177)  [1/1] 1.00ns  loc: Biquadv2End/biquadv2end.cpp:75
:23  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outDataRight_V, i24 %p_Val2_5)


 <State 17>: 2.32ns
ST_17: samples_V_load_320_t (173)  [1/1] 0.00ns
:19  %samples_V_load_320_t = zext i24 %tmp_19 to i27

ST_17: StgValue_189 (174)  [1/1] 2.32ns
:20  store i27 %samples_V_load_320_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 12), align 16

ST_17: StgValue_190 (175)  [1/1] 2.32ns
:21  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_17: StgValue_191 (178)  [1/1] 0.00ns  loc: Biquadv2End/biquadv2end.cpp:76
:24  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b0_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inDataLeft_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ inDataRight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ outDataLeft_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outDataRight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ array_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inDataRight_V_read     (read             ) [ 001110000000000000]
inDataLeft_V_read      (read             ) [ 001110000000000000]
a2_a0_V_read           (read             ) [ 001100000000000000]
a1_a0_V_read           (read             ) [ 001000000000000000]
b2_a0_V_read           (read             ) [ 001000000000000000]
b1_a0_V_read           (read             ) [ 000000000000000000]
b0_a0_V_read           (read             ) [ 000000000000000000]
StgValue_25            (store            ) [ 000000000000000000]
StgValue_26            (store            ) [ 000000000000000000]
StgValue_27            (store            ) [ 000000000000000000]
StgValue_28            (store            ) [ 000000000000000000]
StgValue_29            (store            ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
StgValue_33            (specbitsmap      ) [ 000000000000000000]
StgValue_34            (specbitsmap      ) [ 000000000000000000]
StgValue_35            (specbitsmap      ) [ 000000000000000000]
StgValue_36            (specbitsmap      ) [ 000000000000000000]
StgValue_37            (specbitsmap      ) [ 000000000000000000]
StgValue_38            (specbitsmap      ) [ 000000000000000000]
StgValue_39            (spectopmodule    ) [ 000000000000000000]
StgValue_40            (specresourcelimit) [ 000000000000000000]
StgValue_41            (specinterface    ) [ 000000000000000000]
StgValue_42            (specinterface    ) [ 000000000000000000]
StgValue_43            (specinterface    ) [ 000000000000000000]
StgValue_44            (specinterface    ) [ 000000000000000000]
StgValue_45            (specinterface    ) [ 000000000000000000]
StgValue_46            (specinterface    ) [ 000000000000000000]
StgValue_47            (specinterface    ) [ 000000000000000000]
StgValue_48            (specinterface    ) [ 000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000]
StgValue_50            (specinterface    ) [ 000000000000000000]
inDataLeft_V_trunc     (zext             ) [ 000001111111111100]
StgValue_52            (store            ) [ 000000000000000000]
inDataRight_V_trunc    (zext             ) [ 000001111111111111]
StgValue_54            (store            ) [ 000000000000000000]
StgValue_55            (br               ) [ 000011111111100000]
p_Val2_5               (phi              ) [ 000001111110011110]
p_Val2_s               (phi              ) [ 000001111100011110]
p_s                    (phi              ) [ 000001000000000000]
tmp_2                  (icmp             ) [ 000001111111100000]
empty                  (speclooptripcount) [ 000000000000000000]
i_V                    (add              ) [ 000011111111100000]
StgValue_62            (br               ) [ 000000000000000000]
tmp_3                  (zext             ) [ 000000000000000000]
tmp_3_cast             (zext             ) [ 000000100000000000]
array_addr             (getelementptr    ) [ 000000100000000000]
addr5                  (add              ) [ 000000000000000000]
addr5_cast             (zext             ) [ 000000000000000000]
array_addr_1           (getelementptr    ) [ 000000100000000000]
array_load_4           (load             ) [ 000000010000000000]
array_load_5           (load             ) [ 000000000000000000]
tmp_20                 (trunc            ) [ 000000010000000000]
addr1                  (add              ) [ 000000000000000000]
addr1_cast             (zext             ) [ 000000000000000000]
array_addr_2           (getelementptr    ) [ 000000010000000000]
OP1_V                  (sext             ) [ 000000001100000000]
OP2_V                  (sext             ) [ 000000001000000000]
array_load_6           (load             ) [ 000000000000000000]
tmp_26                 (trunc            ) [ 000000001000000000]
p_Val2_1               (mul              ) [ 000000000100000000]
tmp_22                 (bitselect        ) [ 000000000100000000]
OP2_V_1                (sext             ) [ 000000000100000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000]
tmp_8_cast             (sext             ) [ 000000000000000000]
p_Val2_2               (add              ) [ 000000000010000000]
signbit                (bitselect        ) [ 000000000010000000]
p_Val2_3               (partselect       ) [ 000000000000000000]
tmp_5                  (zext             ) [ 000000000000000000]
tmp_23                 (bitselect        ) [ 000000000000000000]
p_Val2_4               (add              ) [ 000000000011000000]
newsignbit             (bitselect        ) [ 000000000010000000]
tmp_s                  (xor              ) [ 000000000000000000]
carry                  (and              ) [ 000000000010000000]
tmp_6                  (partselect       ) [ 000000000000000000]
Range2_all_ones        (icmp             ) [ 000000000010000000]
tmp_7                  (partselect       ) [ 000000000000000000]
Range1_all_ones        (icmp             ) [ 000000000010000000]
Range1_all_zeros       (icmp             ) [ 000000000010000000]
p_Val2_6               (mul              ) [ 000000000010000000]
tmp_28                 (bitselect        ) [ 000000000010000000]
tmp_25                 (bitselect        ) [ 000000000000000000]
deleted_zeros          (select           ) [ 000000000000000000]
tmp_1                  (xor              ) [ 000000000000000000]
p_41_i_i               (and              ) [ 000000000000000000]
deleted_ones           (select           ) [ 000000000000000000]
p_38_i_i               (and              ) [ 000000000001000000]
p_not_i_i              (xor              ) [ 000000000000000000]
brmerge_i_i            (or               ) [ 000000000000000000]
tmp_9                  (xor              ) [ 000000000001000000]
overflow               (and              ) [ 000000000000000000]
brmerge40_demorgan_i   (and              ) [ 000000000001000000]
tmp_demorgan           (or               ) [ 000000000000000000]
tmp                    (xor              ) [ 000000000000000000]
underflow              (and              ) [ 000000000001000000]
brmerge_i_i_i          (or               ) [ 000000000001000000]
tmp_10                 (bitconcatenate   ) [ 000000000000000000]
tmp_13_cast            (sext             ) [ 000000000000000000]
p_Val2_7               (add              ) [ 000000000001000000]
signbit_1              (bitselect        ) [ 000000000001000000]
p_Val2_8               (partselect       ) [ 000000000000000000]
tmp_11                 (zext             ) [ 000000000000000000]
tmp_29                 (bitselect        ) [ 000000000000000000]
p_Val2_9               (add              ) [ 000000000001100000]
newsignbit_1           (bitselect        ) [ 000000000001000000]
tmp_12                 (xor              ) [ 000000000000000000]
carry_1                (and              ) [ 000000000001000000]
tmp_13                 (partselect       ) [ 000000000000000000]
Range2_all_ones_1      (icmp             ) [ 000000000001000000]
tmp_14                 (partselect       ) [ 000000000000000000]
Range1_all_ones_1      (icmp             ) [ 000000000001000000]
Range1_all_zeros_1     (icmp             ) [ 000000000001000000]
tmp1                   (or               ) [ 000000000000000000]
underflow_not          (or               ) [ 000000000000000000]
p_Val2_4_mux           (select           ) [ 000000000000000000]
p_Val2_4_4             (select           ) [ 000000000000000000]
resultLeft_V           (select           ) [ 000011000000100000]
tmp_31                 (bitselect        ) [ 000000000000000000]
deleted_zeros_1        (select           ) [ 000000000000000000]
tmp_15                 (xor              ) [ 000000000000000000]
p_41_i_i1              (and              ) [ 000000000000000000]
deleted_ones_1         (select           ) [ 000000000000000000]
p_38_i_i1              (and              ) [ 000000000000100000]
p_not_i_i1             (xor              ) [ 000000000000000000]
brmerge_i_i1           (or               ) [ 000000000000000000]
tmp_16                 (xor              ) [ 000000000000100000]
overflow_1             (and              ) [ 000000000000000000]
brmerge40_demorgan_i_1 (and              ) [ 000000000000100000]
tmp2_demorgan          (or               ) [ 000000000000000000]
tmp2                   (xor              ) [ 000000000000000000]
underflow_1            (and              ) [ 000000000000100000]
brmerge_i_i_i1         (or               ) [ 000000000000100000]
StgValue_158           (specloopname     ) [ 000000000000000000]
tmp3                   (or               ) [ 000000000000000000]
underflow_1_not        (or               ) [ 000000000000000000]
p_Val2_9_mux           (select           ) [ 000000000000000000]
p_Val2_9_5             (select           ) [ 000000000000000000]
resultRight_V          (select           ) [ 000011111111100000]
StgValue_164           (br               ) [ 000011111111100000]
array_load             (load             ) [ 000000000000000000]
tmp_4                  (trunc            ) [ 000000000000001000]
array_load_1           (load             ) [ 000000000000000000]
tmp_17                 (trunc            ) [ 000000000000001100]
samples_V_load11_tru   (zext             ) [ 000000000000000000]
StgValue_172           (store            ) [ 000000000000000000]
p_Val2_trunc           (zext             ) [ 000000000000000000]
StgValue_174           (store            ) [ 000000000000000000]
array_load_2           (load             ) [ 000000000000000000]
tmp_18                 (trunc            ) [ 000000000000000110]
array_load_3           (load             ) [ 000000000000000000]
tmp_19                 (trunc            ) [ 000000000000000111]
samples_V_load_114_t   (zext             ) [ 000000000000000000]
StgValue_180           (store            ) [ 000000000000000000]
StgValue_181           (store            ) [ 000000000000000000]
samples_V_load_217_t   (zext             ) [ 000000000000000000]
StgValue_183           (store            ) [ 000000000000000000]
p_Val2_5_trunc         (zext             ) [ 000000000000000000]
StgValue_185           (store            ) [ 000000000000000000]
StgValue_186           (write            ) [ 000000000000000000]
StgValue_187           (write            ) [ 000000000000000000]
samples_V_load_320_t   (zext             ) [ 000000000000000000]
StgValue_189           (store            ) [ 000000000000000000]
StgValue_190           (store            ) [ 000000000000000000]
StgValue_191           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b0_a0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_a0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1_a0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b2_a0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a1_a0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a2_a0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inDataLeft_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inDataLeft_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inDataRight_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inDataRight_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outDataLeft_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outDataLeft_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outDataRight_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outDataRight_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="array_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biquadv2end_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i51.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i24P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="inDataRight_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inDataRight_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inDataLeft_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inDataLeft_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="a2_a0_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="27" slack="0"/>
<pin id="148" dir="0" index="1" bw="27" slack="0"/>
<pin id="149" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="a1_a0_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="27" slack="0"/>
<pin id="154" dir="0" index="1" bw="27" slack="0"/>
<pin id="155" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b2_a0_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="27" slack="0"/>
<pin id="160" dir="0" index="1" bw="27" slack="0"/>
<pin id="161" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b1_a0_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="27" slack="0"/>
<pin id="166" dir="0" index="1" bw="27" slack="0"/>
<pin id="167" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="b0_a0_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="27" slack="0"/>
<pin id="172" dir="0" index="1" bw="27" slack="0"/>
<pin id="173" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_a0_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_186_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="24" slack="4"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_186/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="StgValue_187_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="24" slack="0"/>
<pin id="186" dir="0" index="2" bw="24" slack="4"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_187/16 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="27" slack="0"/>
<pin id="192" dir="0" index="1" bw="27" slack="0"/>
<pin id="196" dir="0" index="3" bw="27" slack="0"/>
<pin id="197" dir="0" index="4" bw="27" slack="0"/>
<pin id="193" dir="1" index="2" bw="27" slack="0"/>
<pin id="198" dir="1" index="5" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/1 StgValue_26/1 StgValue_27/2 StgValue_28/2 StgValue_29/3 StgValue_52/4 StgValue_54/4 array_load_4/5 array_load_5/5 array_load/5 array_load_1/5 array_load_6/6 array_load_2/13 array_load_3/13 StgValue_172/14 StgValue_174/14 StgValue_180/15 StgValue_181/15 StgValue_183/16 StgValue_185/16 StgValue_189/17 StgValue_190/17 "/>
</bind>
</comp>

<comp id="206" class="1004" name="array_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="27" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="array_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="27" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="array_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="27" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_Val2_5_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="1"/>
<pin id="242" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_5_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="24" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_Val2_s_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="1"/>
<pin id="255" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_s_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="24" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_s_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="281" dir="0" index="0" bw="27" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/7 p_Val2_6/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="51" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/8 tmp_28/9 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="51" slack="1"/>
<pin id="301" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 p_Val2_6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="inDataLeft_V_trunc_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="3"/>
<pin id="305" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inDataLeft_V_trunc/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="inDataRight_V_trunc_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="3"/>
<pin id="309" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inDataRight_V_trunc/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="addr5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr5/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="addr5_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr5_cast/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_20_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="27" slack="0"/>
<pin id="345" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="addr1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="1"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr1/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="addr1_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr1_cast/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="OP1_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="27" slack="1"/>
<pin id="359" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="OP2_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="1"/>
<pin id="363" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_26_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="0"/>
<pin id="367" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="OP2_V_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="1"/>
<pin id="371" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="48" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="4"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_8_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="48" slack="0"/>
<pin id="383" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_Val2_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="48" slack="0"/>
<pin id="387" dir="0" index="1" bw="51" slack="1"/>
<pin id="388" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="signbit_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="51" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="0" index="1" bw="51" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_23_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="51" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Val2_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="24" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="newsignbit_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="24" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="carry_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="51" slack="0"/>
<pin id="449" dir="0" index="2" bw="7" slack="0"/>
<pin id="450" dir="0" index="3" bw="7" slack="0"/>
<pin id="451" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Range2_all_ones_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="51" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="7" slack="0"/>
<pin id="467" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Range1_all_ones_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="Range1_all_zeros_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_25_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="51" slack="1"/>
<pin id="487" dir="0" index="2" bw="7" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="deleted_zeros_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_41_i_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="deleted_ones_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="1"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_38_i_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_not_i_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="brmerge_i_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_9_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="overflow_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="brmerge40_demorgan_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_demorgan_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_demorgan/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="underflow_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="brmerge_i_i_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_10_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="48" slack="0"/>
<pin id="569" dir="0" index="1" bw="24" slack="5"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_13_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="48" slack="0"/>
<pin id="577" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_Val2_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="48" slack="0"/>
<pin id="581" dir="0" index="1" bw="51" slack="1"/>
<pin id="582" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="signbit_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="51" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_1/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_Val2_8_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="0"/>
<pin id="595" dir="0" index="1" bw="51" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="7" slack="0"/>
<pin id="598" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_11_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_29_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="51" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Val2_9_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="24" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="newsignbit_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="24" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="carry_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_13_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="51" slack="0"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="0" index="3" bw="7" slack="0"/>
<pin id="645" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="Range2_all_ones_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_14_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="0" index="1" bw="51" slack="0"/>
<pin id="659" dir="0" index="2" bw="7" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="Range1_all_ones_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="Range1_all_zeros_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="3" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="1"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="underflow_not_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="1"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_Val2_4_mux_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="0" index="1" bw="24" slack="0"/>
<pin id="690" dir="0" index="2" bw="24" slack="2"/>
<pin id="691" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_mux/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Val2_4_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="24" slack="0"/>
<pin id="696" dir="0" index="2" bw="24" slack="2"/>
<pin id="697" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_4/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="resultLeft_V_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="24" slack="0"/>
<pin id="702" dir="0" index="2" bw="24" slack="0"/>
<pin id="703" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultLeft_V/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_31_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="51" slack="1"/>
<pin id="710" dir="0" index="2" bw="7" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="deleted_zeros_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="0" index="1" bw="1" slack="1"/>
<pin id="717" dir="0" index="2" bw="1" slack="1"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_15_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_41_i_i1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i1/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="deleted_ones_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="1"/>
<pin id="734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_38_i_i1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="1" slack="1"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i1/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_not_i_i1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i1/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="brmerge_i_i1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_16_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="overflow_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="brmerge40_demorgan_i_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_1/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp2_demorgan_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="underflow_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="brmerge_i_i_i1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i1/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="0" index="1" bw="1" slack="1"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="underflow_1_not_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="1"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_1_not/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_Val2_9_mux_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="24" slack="0"/>
<pin id="802" dir="0" index="2" bw="24" slack="2"/>
<pin id="803" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9_mux/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Val2_9_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="24" slack="0"/>
<pin id="808" dir="0" index="2" bw="24" slack="2"/>
<pin id="809" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9_5/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="resultRight_V_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="24" slack="0"/>
<pin id="814" dir="0" index="2" bw="24" slack="0"/>
<pin id="815" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultRight_V/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="27" slack="0"/>
<pin id="821" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_17_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="27" slack="0"/>
<pin id="825" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="samples_V_load11_tru_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="24" slack="1"/>
<pin id="829" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load11_tru/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="p_Val2_trunc_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="24" slack="2"/>
<pin id="833" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_trunc/14 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_18_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="27" slack="0"/>
<pin id="838" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_19_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="27" slack="0"/>
<pin id="842" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="844" class="1004" name="samples_V_load_114_t_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="24" slack="2"/>
<pin id="846" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_114_t/15 "/>
</bind>
</comp>

<comp id="848" class="1004" name="samples_V_load_217_t_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="24" slack="2"/>
<pin id="850" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_217_t/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Val2_5_trunc_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="24" slack="4"/>
<pin id="854" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5_trunc/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="samples_V_load_320_t_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="24" slack="3"/>
<pin id="859" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_320_t/17 "/>
</bind>
</comp>

<comp id="861" class="1005" name="inDataRight_V_read_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="24" slack="3"/>
<pin id="863" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="inDataRight_V_read "/>
</bind>
</comp>

<comp id="866" class="1005" name="inDataLeft_V_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="24" slack="3"/>
<pin id="868" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="inDataLeft_V_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="a2_a0_V_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="27" slack="2"/>
<pin id="873" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="a2_a0_V_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="a1_a0_V_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="27" slack="1"/>
<pin id="878" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="a1_a0_V_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="b2_a0_V_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="27" slack="1"/>
<pin id="883" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="b2_a0_V_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="inDataLeft_V_trunc_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="27" slack="4"/>
<pin id="888" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="inDataLeft_V_trunc "/>
</bind>
</comp>

<comp id="891" class="1005" name="inDataRight_V_trunc_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="27" slack="6"/>
<pin id="893" dir="1" index="1" bw="27" slack="6"/>
</pin_list>
<bind>
<opset="inDataRight_V_trunc "/>
</bind>
</comp>

<comp id="899" class="1005" name="i_V_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_3_cast_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="1"/>
<pin id="906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="909" class="1005" name="array_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="1"/>
<pin id="911" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="array_addr_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="1"/>
<pin id="916" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="array_load_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="27" slack="1"/>
<pin id="921" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="array_load_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_20_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="24" slack="1"/>
<pin id="926" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="929" class="1005" name="array_addr_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="1"/>
<pin id="931" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="OP1_V_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="51" slack="1"/>
<pin id="936" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="939" class="1005" name="OP2_V_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="51" slack="1"/>
<pin id="941" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_26_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="24" slack="1"/>
<pin id="946" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_22_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="954" class="1005" name="OP2_V_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="51" slack="1"/>
<pin id="956" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="p_Val2_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="51" slack="1"/>
<pin id="961" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="signbit_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_Val2_4_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="24" slack="2"/>
<pin id="972" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="976" class="1005" name="newsignbit_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="982" class="1005" name="carry_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="989" class="1005" name="Range2_all_ones_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="994" class="1005" name="Range1_all_ones_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1001" class="1005" name="Range1_all_zeros_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_28_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="p_38_i_i_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_9_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="brmerge40_demorgan_i_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1026" class="1005" name="underflow_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1031" class="1005" name="brmerge_i_i_i_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1036" class="1005" name="p_Val2_7_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="51" slack="1"/>
<pin id="1038" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="signbit_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="p_Val2_9_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="24" slack="2"/>
<pin id="1049" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="newsignbit_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="carry_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="Range2_all_ones_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="Range1_all_ones_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="Range1_all_zeros_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="1"/>
<pin id="1080" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="resultLeft_V_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="24" slack="1"/>
<pin id="1085" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="resultLeft_V "/>
</bind>
</comp>

<comp id="1088" class="1005" name="p_38_i_i1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_16_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="brmerge40_demorgan_i_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="underflow_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_1 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="brmerge_i_i_i1_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i1 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="resultRight_V_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="24" slack="1"/>
<pin id="1115" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="resultRight_V "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_4_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="24" slack="1"/>
<pin id="1120" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_17_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="24" slack="2"/>
<pin id="1125" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_18_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="24" slack="2"/>
<pin id="1130" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_19_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="24" slack="3"/>
<pin id="1135" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="130" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="130" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="170" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="164" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="190" pin=3"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="190" pin=3"/></net>

<net id="232"><net_src comp="120" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="233"><net_src comp="122" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="234"><net_src comp="124" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="235"><net_src comp="126" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="237"><net_src comp="128" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="238"><net_src comp="120" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="239"><net_src comp="132" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="277" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="277" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="315"><net_src comp="270" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="270" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="270" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="331"><net_src comp="270" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="346"><net_src comp="190" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="368"><net_src comp="190" pin="5"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="253" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="299" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="88" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="385" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="417"><net_src comp="82" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="385" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="399" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="409" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="96" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="412" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="385" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="460"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="104" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="106" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="385" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="108" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="110" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="462" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="108" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="500"><net_src comp="484" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="521"><net_src comp="491" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="98" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="98" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="523" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="507" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="513" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="533" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="240" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="62" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="299" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="88" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="599"><net_src comp="90" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="579" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="94" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="611"><net_src comp="82" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="579" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="94" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="593" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="603" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="96" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="84" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="606" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="579" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="88" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="654"><net_src comp="640" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="104" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="106" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="579" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="108" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="88" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="670"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="110" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="656" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="112" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="114" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="682" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="687" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="693" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="82" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="108" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="723"><net_src comp="707" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="98" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="744"><net_src comp="714" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="98" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="98" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="746" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="730" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="736" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="98" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="756" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="798"><net_src comp="790" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="804"><net_src comp="112" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="114" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="794" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="799" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="805" pin="3"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="190" pin="5"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="190" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="834"><net_src comp="253" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="839"><net_src comp="190" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="190" pin="5"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="844" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="851"><net_src comp="848" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="855"><net_src comp="240" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="864"><net_src comp="134" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="869"><net_src comp="140" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="874"><net_src comp="146" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="879"><net_src comp="152" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="884"><net_src comp="158" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="889"><net_src comp="303" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="894"><net_src comp="307" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="902"><net_src comp="317" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="907"><net_src comp="328" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="912"><net_src comp="206" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="917"><net_src comp="214" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="922"><net_src comp="190" pin="5"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="927"><net_src comp="343" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="932"><net_src comp="224" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="937"><net_src comp="357" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="942"><net_src comp="361" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="947"><net_src comp="365" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="952"><net_src comp="291" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="957"><net_src comp="369" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="962"><net_src comp="385" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="967"><net_src comp="391" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="973"><net_src comp="420" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="979"><net_src comp="426" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="985"><net_src comp="440" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="992"><net_src comp="456" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="997"><net_src comp="472" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1004"><net_src comp="478" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1009"><net_src comp="291" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1014"><net_src comp="513" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1019"><net_src comp="528" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1024"><net_src comp="539" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1029"><net_src comp="556" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1034"><net_src comp="561" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1039"><net_src comp="579" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1044"><net_src comp="585" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1050"><net_src comp="614" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1056"><net_src comp="620" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1062"><net_src comp="634" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1069"><net_src comp="650" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1074"><net_src comp="666" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1081"><net_src comp="672" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1086"><net_src comp="699" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1091"><net_src comp="736" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1096"><net_src comp="751" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1101"><net_src comp="762" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1106"><net_src comp="779" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1111"><net_src comp="784" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1116"><net_src comp="811" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1121"><net_src comp="819" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1126"><net_src comp="823" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1131"><net_src comp="836" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1136"><net_src comp="840" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="857" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outDataLeft_V | {16 }
	Port: outDataRight_V | {16 }
	Port: array_r | {1 2 3 4 14 15 16 17 }
 - Input state : 
	Port: biquadv2end : b0_a0_V | {1 }
	Port: biquadv2end : b1_a0_V | {1 }
	Port: biquadv2end : b2_a0_V | {1 }
	Port: biquadv2end : a1_a0_V | {1 }
	Port: biquadv2end : a2_a0_V | {1 }
	Port: biquadv2end : inDataLeft_V | {1 }
	Port: biquadv2end : inDataRight_V | {1 }
	Port: biquadv2end : array_r | {5 6 7 13 14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		StgValue_52 : 1
		StgValue_54 : 1
	State 5
		tmp_2 : 1
		i_V : 1
		StgValue_62 : 2
		tmp_3 : 1
		tmp_3_cast : 1
		array_addr : 2
		array_load_4 : 3
		addr5 : 2
		addr5_cast : 3
		array_addr_1 : 4
		array_load_5 : 5
	State 6
		tmp_20 : 1
		addr1_cast : 1
		array_addr_2 : 2
		array_load_6 : 3
	State 7
		p_Val2_1 : 1
		tmp_26 : 1
	State 8
		tmp_22 : 1
		p_Val2_6 : 1
	State 9
		tmp_8_cast : 1
		p_Val2_2 : 2
		signbit : 3
		p_Val2_3 : 3
		tmp_23 : 3
		p_Val2_4 : 4
		newsignbit : 5
		tmp_s : 6
		carry : 6
		tmp_6 : 3
		Range2_all_ones : 4
		tmp_7 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		tmp_28 : 1
	State 10
		tmp_1 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_not_i_i : 1
		brmerge_i_i : 1
		overflow : 1
		brmerge40_demorgan_i : 2
		tmp_demorgan : 2
		tmp : 2
		underflow : 2
		brmerge_i_i_i : 2
		tmp_13_cast : 1
		p_Val2_7 : 2
		signbit_1 : 3
		p_Val2_8 : 3
		tmp_29 : 3
		p_Val2_9 : 4
		newsignbit_1 : 5
		tmp_12 : 6
		carry_1 : 6
		tmp_13 : 3
		Range2_all_ones_1 : 4
		tmp_14 : 3
		Range1_all_ones_1 : 4
		Range1_all_zeros_1 : 4
	State 11
		tmp_15 : 1
		p_41_i_i1 : 1
		deleted_ones_1 : 1
		p_not_i_i1 : 1
		brmerge_i_i1 : 1
		overflow_1 : 1
		brmerge40_demorgan_i_1 : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow_1 : 2
		brmerge_i_i_i1 : 2
	State 12
	State 13
		tmp_4 : 1
		tmp_17 : 1
	State 14
		StgValue_172 : 1
		StgValue_174 : 1
		tmp_18 : 1
		tmp_19 : 1
	State 15
		StgValue_180 : 1
	State 16
		StgValue_183 : 1
		StgValue_185 : 1
	State 17
		StgValue_189 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_V_fu_317           |    0    |    14   |    9    |
|          |          addr5_fu_332          |    0    |    17   |    9    |
|          |          addr1_fu_347          |    0    |    17   |    9    |
|    add   |         p_Val2_2_fu_385        |    0    |   158   |    56   |
|          |         p_Val2_4_fu_420        |    0    |    77   |    29   |
|          |         p_Val2_7_fu_579        |    0    |   158   |    56   |
|          |         p_Val2_9_fu_614        |    0    |    77   |    29   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_277           |    3    |   165   |   180   |
|----------|--------------------------------|---------|---------|---------|
|          |      deleted_zeros_fu_491      |    0    |    0    |    2    |
|          |       deleted_ones_fu_507      |    0    |    0    |    2    |
|          |       p_Val2_4_mux_fu_687      |    0    |    0    |    24   |
|          |        p_Val2_4_4_fu_693       |    0    |    0    |    24   |
|  select  |       resultLeft_V_fu_699      |    0    |    0    |    24   |
|          |     deleted_zeros_1_fu_714     |    0    |    0    |    2    |
|          |      deleted_ones_1_fu_730     |    0    |    0    |    2    |
|          |       p_Val2_9_mux_fu_799      |    0    |    0    |    24   |
|          |        p_Val2_9_5_fu_805       |    0    |    0    |    24   |
|          |      resultRight_V_fu_811      |    0    |    0    |    24   |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_440          |    0    |    0    |    2    |
|          |         p_41_i_i_fu_502        |    0    |    0    |    2    |
|          |         p_38_i_i_fu_513        |    0    |    0    |    2    |
|          |         overflow_fu_533        |    0    |    0    |    2    |
|          |   brmerge40_demorgan_i_fu_539  |    0    |    0    |    2    |
|    and   |        underflow_fu_556        |    0    |    0    |    2    |
|          |         carry_1_fu_634         |    0    |    0    |    2    |
|          |        p_41_i_i1_fu_725        |    0    |    0    |    2    |
|          |        p_38_i_i1_fu_736        |    0    |    0    |    2    |
|          |        overflow_1_fu_756       |    0    |    0    |    2    |
|          |  brmerge40_demorgan_i_1_fu_762 |    0    |    0    |    2    |
|          |       underflow_1_fu_779       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_434          |    0    |    0    |    2    |
|          |          tmp_1_fu_496          |    0    |    0    |    2    |
|          |        p_not_i_i_fu_517        |    0    |    0    |    2    |
|          |          tmp_9_fu_528          |    0    |    0    |    2    |
|    xor   |           tmp_fu_550           |    0    |    0    |    2    |
|          |          tmp_12_fu_628         |    0    |    0    |    2    |
|          |          tmp_15_fu_719         |    0    |    0    |    2    |
|          |        p_not_i_i1_fu_740       |    0    |    0    |    2    |
|          |          tmp_16_fu_751         |    0    |    0    |    2    |
|          |           tmp2_fu_773          |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |       brmerge_i_i_fu_523       |    0    |    0    |    2    |
|          |       tmp_demorgan_fu_544      |    0    |    0    |    2    |
|          |      brmerge_i_i_i_fu_561      |    0    |    0    |    2    |
|          |           tmp1_fu_678          |    0    |    0    |    2    |
|    or    |      underflow_not_fu_682      |    0    |    0    |    2    |
|          |       brmerge_i_i1_fu_746      |    0    |    0    |    2    |
|          |      tmp2_demorgan_fu_767      |    0    |    0    |    2    |
|          |      brmerge_i_i_i1_fu_784     |    0    |    0    |    2    |
|          |           tmp3_fu_790          |    0    |    0    |    2    |
|          |     underflow_1_not_fu_794     |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_311          |    0    |    0    |    1    |
|          |     Range2_all_ones_fu_456     |    0    |    0    |    1    |
|          |     Range1_all_ones_fu_472     |    0    |    0    |    1    |
|   icmp   |     Range1_all_zeros_fu_478    |    0    |    0    |    1    |
|          |    Range2_all_ones_1_fu_650    |    0    |    0    |    1    |
|          |    Range1_all_ones_1_fu_666    |    0    |    0    |    1    |
|          |    Range1_all_zeros_1_fu_672   |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          | inDataRight_V_read_read_fu_134 |    0    |    0    |    0    |
|          |  inDataLeft_V_read_read_fu_140 |    0    |    0    |    0    |
|          |    a2_a0_V_read_read_fu_146    |    0    |    0    |    0    |
|   read   |    a1_a0_V_read_read_fu_152    |    0    |    0    |    0    |
|          |    b2_a0_V_read_read_fu_158    |    0    |    0    |    0    |
|          |    b1_a0_V_read_read_fu_164    |    0    |    0    |    0    |
|          |    b0_a0_V_read_read_fu_170    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_186_write_fu_176   |    0    |    0    |    0    |
|          |    StgValue_187_write_fu_183   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_291           |    0    |    0    |    0    |
|          |         signbit_fu_391         |    0    |    0    |    0    |
|          |          tmp_23_fu_412         |    0    |    0    |    0    |
|          |        newsignbit_fu_426       |    0    |    0    |    0    |
| bitselect|          tmp_25_fu_484         |    0    |    0    |    0    |
|          |        signbit_1_fu_585        |    0    |    0    |    0    |
|          |          tmp_29_fu_606         |    0    |    0    |    0    |
|          |       newsignbit_1_fu_620      |    0    |    0    |    0    |
|          |          tmp_31_fu_707         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    inDataLeft_V_trunc_fu_303   |    0    |    0    |    0    |
|          |   inDataRight_V_trunc_fu_307   |    0    |    0    |    0    |
|          |          tmp_3_fu_323          |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_328       |    0    |    0    |    0    |
|          |        addr5_cast_fu_338       |    0    |    0    |    0    |
|          |        addr1_cast_fu_352       |    0    |    0    |    0    |
|   zext   |          tmp_5_fu_409          |    0    |    0    |    0    |
|          |          tmp_11_fu_603         |    0    |    0    |    0    |
|          |   samples_V_load11_tru_fu_827  |    0    |    0    |    0    |
|          |       p_Val2_trunc_fu_831      |    0    |    0    |    0    |
|          |   samples_V_load_114_t_fu_844  |    0    |    0    |    0    |
|          |   samples_V_load_217_t_fu_848  |    0    |    0    |    0    |
|          |      p_Val2_5_trunc_fu_852     |    0    |    0    |    0    |
|          |   samples_V_load_320_t_fu_857  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_20_fu_343         |    0    |    0    |    0    |
|          |          tmp_26_fu_365         |    0    |    0    |    0    |
|   trunc  |          tmp_4_fu_819          |    0    |    0    |    0    |
|          |          tmp_17_fu_823         |    0    |    0    |    0    |
|          |          tmp_18_fu_836         |    0    |    0    |    0    |
|          |          tmp_19_fu_840         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          OP1_V_fu_357          |    0    |    0    |    0    |
|          |          OP2_V_fu_361          |    0    |    0    |    0    |
|   sext   |         OP2_V_1_fu_369         |    0    |    0    |    0    |
|          |        tmp_8_cast_fu_381       |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_575       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_8_fu_373          |    0    |    0    |    0    |
|          |          tmp_10_fu_567         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_3_fu_399        |    0    |    0    |    0    |
|          |          tmp_6_fu_446          |    0    |    0    |    0    |
|partselect|          tmp_7_fu_462          |    0    |    0    |    0    |
|          |         p_Val2_8_fu_593        |    0    |    0    |    0    |
|          |          tmp_13_fu_640         |    0    |    0    |    0    |
|          |          tmp_14_fu_656         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |   683   |   600   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|array_r|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    2   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         OP1_V_reg_934         |   51   |
|        OP2_V_1_reg_954        |   51   |
|         OP2_V_reg_939         |   51   |
|   Range1_all_ones_1_reg_1071  |    1   |
|    Range1_all_ones_reg_994    |    1   |
|  Range1_all_zeros_1_reg_1078  |    1   |
|   Range1_all_zeros_reg_1001   |    1   |
|   Range2_all_ones_1_reg_1066  |    1   |
|    Range2_all_ones_reg_989    |    1   |
|      a1_a0_V_read_reg_876     |   27   |
|      a2_a0_V_read_reg_871     |   27   |
|      array_addr_1_reg_914     |    4   |
|      array_addr_2_reg_929     |    4   |
|       array_addr_reg_909      |    4   |
|      array_load_4_reg_919     |   27   |
|      b2_a0_V_read_reg_881     |   27   |
|brmerge40_demorgan_i_1_reg_1098|    1   |
| brmerge40_demorgan_i_reg_1021 |    1   |
|    brmerge_i_i_i1_reg_1108    |    1   |
|     brmerge_i_i_i_reg_1031    |    1   |
|        carry_1_reg_1059       |    1   |
|         carry_reg_982         |    1   |
|          i_V_reg_899          |    3   |
|   inDataLeft_V_read_reg_866   |   24   |
|   inDataLeft_V_trunc_reg_886  |   27   |
|   inDataRight_V_read_reg_861  |   24   |
|  inDataRight_V_trunc_reg_891  |   27   |
|     newsignbit_1_reg_1053     |    1   |
|       newsignbit_reg_976      |    1   |
|       p_38_i_i1_reg_1088      |    1   |
|       p_38_i_i_reg_1011       |    1   |
|        p_Val2_2_reg_959       |   51   |
|        p_Val2_4_reg_970       |   24   |
|        p_Val2_5_reg_240       |   24   |
|       p_Val2_7_reg_1036       |   51   |
|       p_Val2_9_reg_1047       |   24   |
|        p_Val2_s_reg_253       |   24   |
|          p_s_reg_266          |    3   |
|            reg_299            |   51   |
|     resultLeft_V_reg_1083     |   24   |
|     resultRight_V_reg_1113    |   24   |
|       signbit_1_reg_1041      |    1   |
|        signbit_reg_964        |    1   |
|        tmp_16_reg_1093        |    1   |
|        tmp_17_reg_1123        |   24   |
|        tmp_18_reg_1128        |   24   |
|        tmp_19_reg_1133        |   24   |
|         tmp_20_reg_924        |   24   |
|         tmp_22_reg_949        |    1   |
|         tmp_26_reg_944        |   24   |
|        tmp_28_reg_1006        |    1   |
|       tmp_3_cast_reg_904      |    4   |
|         tmp_4_reg_1118        |   24   |
|         tmp_9_reg_1016        |    1   |
|      underflow_1_reg_1103     |    1   |
|       underflow_reg_1026      |    1   |
+-------------------------------+--------+
|             Total             |   850  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |  12  |  27  |   324  ||    33   |
| grp_access_fu_190 |  p1  |   8  |  27  |   216  ||    45   |
| grp_access_fu_190 |  p3  |  11  |  27  |   297  ||    40   |
| grp_access_fu_190 |  p4  |   7  |  27  |   189  ||    40   |
|  p_Val2_5_reg_240 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_s_reg_253 |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_277    |  p0  |   2  |  27  |   54   ||    9    |
|     grp_fu_277    |  p1  |   4  |  24  |   96   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1272  ||  17.091 ||   206   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   683  |   600  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   206  |
|  Register |    -   |    -   |    -   |   850  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   17   |  1533  |   806  |
+-----------+--------+--------+--------+--------+--------+
