
030_HAL_PIR_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004950  08004950  00014950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a84  08004a84  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004a84  08004a84  00014a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a8c  08004a8c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a8c  08004a8c  00014a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a90  08004a90  00014a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004a94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000318  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000324  20000324  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c009  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cfb  00000000  00000000  0002c045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c28  00000000  00000000  0002dd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b80  00000000  00000000  0002e968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020ceb  00000000  00000000  0002f4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d5e1  00000000  00000000  000501d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9d2f  00000000  00000000  0005d7b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001274e3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032e4  00000000  00000000  00127534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004938 	.word	0x08004938

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004938 	.word	0x08004938

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e0:	f001 ff3e 	bl	8002360 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e4:	f000 f864 	bl	80005b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e8:	f000 f97a 	bl	80007e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80004ec:	f000 f958 	bl	80007a0 <MX_DMA_Init>
  MX_SPI2_Init();
 80004f0:	f000 f8c8 	bl	8000684 <MX_SPI2_Init>
  MX_TIM2_Init();
 80004f4:	f000 f8fc 	bl	80006f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80004f8:	2100      	movs	r1, #0
 80004fa:	4829      	ldr	r0, [pc, #164]	; (80005a0 <main+0xc4>)
 80004fc:	f003 fd74 	bl	8003fe8 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000506:	4827      	ldr	r0, [pc, #156]	; (80005a4 <main+0xc8>)
 8000508:	f002 fdf6 	bl	80030f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800050c:	2201      	movs	r2, #1
 800050e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000512:	4824      	ldr	r0, [pc, #144]	; (80005a4 <main+0xc8>)
 8000514:	f002 fdf0 	bl	80030f8 <HAL_GPIO_WritePin>
  nokia5110_Init();
 8000518:	f000 f9d5 	bl	80008c6 <nokia5110_Init>
  nokia5110_Clear();
 800051c:	f000 faac 	bl	8000a78 <nokia5110_Clear>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6))
 8000520:	2140      	movs	r1, #64	; 0x40
 8000522:	4821      	ldr	r0, [pc, #132]	; (80005a8 <main+0xcc>)
 8000524:	f002 fdd0 	bl	80030c8 <HAL_GPIO_ReadPin>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d021      	beq.n	8000572 <main+0x96>
	  {
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, GPIO_PIN_SET);
 800052e:	2201      	movs	r2, #1
 8000530:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000534:	481b      	ldr	r0, [pc, #108]	; (80005a4 <main+0xc8>)
 8000536:	f002 fddf 	bl	80030f8 <HAL_GPIO_WritePin>
		  nokia5110_WriteCharacter("HAREKET TESPIT EDILDI");
 800053a:	481c      	ldr	r0, [pc, #112]	; (80005ac <main+0xd0>)
 800053c:	f000 fb12 	bl	8000b64 <nokia5110_WriteCharacter>
		  HAL_Delay(1000);
 8000540:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000544:	f001 ff7e 	bl	8002444 <HAL_Delay>
		  nokia5110_Update();
 8000548:	f000 fa0c 	bl	8000964 <nokia5110_Update>
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <main+0xc4>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000554:	635a      	str	r2, [r3, #52]	; 0x34
	  		HAL_Delay(1000);
 8000556:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800055a:	f001 ff73 	bl	8002444 <HAL_Delay>
	  		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 2500);
 800055e:	4b10      	ldr	r3, [pc, #64]	; (80005a0 <main+0xc4>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000566:	635a      	str	r2, [r3, #52]	; 0x34
	  		HAL_Delay(1000);
 8000568:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800056c:	f001 ff6a 	bl	8002444 <HAL_Delay>
 8000570:	e7d6      	b.n	8000520 <main+0x44>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000578:	480a      	ldr	r0, [pc, #40]	; (80005a4 <main+0xc8>)
 800057a:	f002 fdbd 	bl	80030f8 <HAL_GPIO_WritePin>
		  nokia5110_Clear();
 800057e:	f000 fa7b 	bl	8000a78 <nokia5110_Clear>
		  HAL_Delay(1000);
 8000582:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000586:	f001 ff5d 	bl	8002444 <HAL_Delay>
		  nokia5110_Update();
 800058a:	f000 f9eb 	bl	8000964 <nokia5110_Update>
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 800058e:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <main+0xc4>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000596:	635a      	str	r2, [r3, #52]	; 0x34
		  HAL_Delay(100);
 8000598:	2064      	movs	r0, #100	; 0x64
 800059a:	f001 ff53 	bl	8002444 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6))
 800059e:	e7bf      	b.n	8000520 <main+0x44>
 80005a0:	200000e0 	.word	0x200000e0
 80005a4:	40020c00 	.word	0x40020c00
 80005a8:	40021000 	.word	0x40021000
 80005ac:	08004950 	.word	0x08004950

080005b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b094      	sub	sp, #80	; 0x50
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	2230      	movs	r2, #48	; 0x30
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f004 f9b2 	bl	8004928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	f107 030c 	add.w	r3, r7, #12
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d4:	2300      	movs	r3, #0
 80005d6:	60bb      	str	r3, [r7, #8]
 80005d8:	4b28      	ldr	r3, [pc, #160]	; (800067c <SystemClock_Config+0xcc>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005dc:	4a27      	ldr	r2, [pc, #156]	; (800067c <SystemClock_Config+0xcc>)
 80005de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005e2:	6413      	str	r3, [r2, #64]	; 0x40
 80005e4:	4b25      	ldr	r3, [pc, #148]	; (800067c <SystemClock_Config+0xcc>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ec:	60bb      	str	r3, [r7, #8]
 80005ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f0:	2300      	movs	r3, #0
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	4b22      	ldr	r3, [pc, #136]	; (8000680 <SystemClock_Config+0xd0>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a21      	ldr	r2, [pc, #132]	; (8000680 <SystemClock_Config+0xd0>)
 80005fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005fe:	6013      	str	r3, [r2, #0]
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060c:	2302      	movs	r3, #2
 800060e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000614:	2310      	movs	r3, #16
 8000616:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000618:	2302      	movs	r3, #2
 800061a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061c:	2300      	movs	r3, #0
 800061e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000620:	2308      	movs	r3, #8
 8000622:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000624:	23a8      	movs	r3, #168	; 0xa8
 8000626:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000628:	2302      	movs	r3, #2
 800062a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800062c:	2307      	movs	r3, #7
 800062e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000630:	f107 0320 	add.w	r3, r7, #32
 8000634:	4618      	mov	r0, r3
 8000636:	f002 fd79 	bl	800312c <HAL_RCC_OscConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000640:	f000 f93c 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000644:	230f      	movs	r3, #15
 8000646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000648:	2302      	movs	r3, #2
 800064a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000650:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800065a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2105      	movs	r1, #5
 8000662:	4618      	mov	r0, r3
 8000664:	f002 ffda 	bl	800361c <HAL_RCC_ClockConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800066e:	f000 f925 	bl	80008bc <Error_Handler>
  }
}
 8000672:	bf00      	nop
 8000674:	3750      	adds	r7, #80	; 0x50
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40023800 	.word	0x40023800
 8000680:	40007000 	.word	0x40007000

08000684 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000688:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <MX_SPI2_Init+0x64>)
 800068a:	4a18      	ldr	r2, [pc, #96]	; (80006ec <MX_SPI2_Init+0x68>)
 800068c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <MX_SPI2_Init+0x64>)
 8000690:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000694:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000696:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_SPI2_Init+0x64>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_SPI2_Init+0x64>)
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006b6:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006bc:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006be:	2200      	movs	r2, #0
 80006c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006d0:	220a      	movs	r2, #10
 80006d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006d4:	4804      	ldr	r0, [pc, #16]	; (80006e8 <MX_SPI2_Init+0x64>)
 80006d6:	f003 f98d 	bl	80039f4 <HAL_SPI_Init>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80006e0:	f000 f8ec 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000028 	.word	0x20000028
 80006ec:	40003800 	.word	0x40003800

080006f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	; 0x28
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	611a      	str	r2, [r3, #16]
 800070e:	615a      	str	r2, [r3, #20]
 8000710:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000712:	4b22      	ldr	r3, [pc, #136]	; (800079c <MX_TIM2_Init+0xac>)
 8000714:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000718:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_TIM2_Init+0xac>)
 800071c:	2253      	movs	r2, #83	; 0x53
 800071e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_TIM2_Init+0xac>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_TIM2_Init+0xac>)
 8000728:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800072c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800072e:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_TIM2_Init+0xac>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <MX_TIM2_Init+0xac>)
 8000736:	2200      	movs	r2, #0
 8000738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800073a:	4818      	ldr	r0, [pc, #96]	; (800079c <MX_TIM2_Init+0xac>)
 800073c:	f003 fc04 	bl	8003f48 <HAL_TIM_PWM_Init>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000746:	f000 f8b9 	bl	80008bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074e:	2300      	movs	r3, #0
 8000750:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000752:	f107 0320 	add.w	r3, r7, #32
 8000756:	4619      	mov	r1, r3
 8000758:	4810      	ldr	r0, [pc, #64]	; (800079c <MX_TIM2_Init+0xac>)
 800075a:	f004 f845 	bl	80047e8 <HAL_TIMEx_MasterConfigSynchronization>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000764:	f000 f8aa 	bl	80008bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000768:	2360      	movs	r3, #96	; 0x60
 800076a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000770:	2300      	movs	r3, #0
 8000772:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000774:	2304      	movs	r3, #4
 8000776:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	2200      	movs	r2, #0
 800077c:	4619      	mov	r1, r3
 800077e:	4807      	ldr	r0, [pc, #28]	; (800079c <MX_TIM2_Init+0xac>)
 8000780:	f003 fcfa 	bl	8004178 <HAL_TIM_PWM_ConfigChannel>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800078a:	f000 f897 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800078e:	4803      	ldr	r0, [pc, #12]	; (800079c <MX_TIM2_Init+0xac>)
 8000790:	f001 fd3e 	bl	8002210 <HAL_TIM_MspPostInit>

}
 8000794:	bf00      	nop
 8000796:	3728      	adds	r7, #40	; 0x28
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	200000e0 	.word	0x200000e0

080007a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_DMA_Init+0x3c>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a0b      	ldr	r2, [pc, #44]	; (80007dc <MX_DMA_Init+0x3c>)
 80007b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_DMA_Init+0x3c>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	200f      	movs	r0, #15
 80007c8:	f001 ff3b 	bl	8002642 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80007cc:	200f      	movs	r0, #15
 80007ce:	f001 ff54 	bl	800267a <HAL_NVIC_EnableIRQ>

}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08a      	sub	sp, #40	; 0x28
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	f107 0314 	add.w	r3, r7, #20
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
 80007fa:	4b2d      	ldr	r3, [pc, #180]	; (80008b0 <MX_GPIO_Init+0xd0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a2c      	ldr	r2, [pc, #176]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b2a      	ldr	r3, [pc, #168]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	4b26      	ldr	r3, [pc, #152]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a25      	ldr	r2, [pc, #148]	; (80008b0 <MX_GPIO_Init+0xd0>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b23      	ldr	r3, [pc, #140]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a1e      	ldr	r2, [pc, #120]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000838:	f043 0302 	orr.w	r3, r3, #2
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b18      	ldr	r3, [pc, #96]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a17      	ldr	r2, [pc, #92]	; (80008b0 <MX_GPIO_Init+0xd0>)
 8000854:	f043 0308 	orr.w	r3, r3, #8
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_GPIO_Init+0xd0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0308 	and.w	r3, r3, #8
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 4177 	mov.w	r1, #63232	; 0xf700
 800086c:	4811      	ldr	r0, [pc, #68]	; (80008b4 <MX_GPIO_Init+0xd4>)
 800086e:	f002 fc43 	bl	80030f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000872:	2340      	movs	r3, #64	; 0x40
 8000874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4619      	mov	r1, r3
 8000884:	480c      	ldr	r0, [pc, #48]	; (80008b8 <MX_GPIO_Init+0xd8>)
 8000886:	f002 fa83 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD12
                           PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 800088a:	f44f 4377 	mov.w	r3, #63232	; 0xf700
 800088e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	2301      	movs	r3, #1
 8000892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4619      	mov	r1, r3
 80008a2:	4804      	ldr	r0, [pc, #16]	; (80008b4 <MX_GPIO_Init+0xd4>)
 80008a4:	f002 fa74 	bl	8002d90 <HAL_GPIO_Init>

}
 80008a8:	bf00      	nop
 80008aa:	3728      	adds	r7, #40	; 0x28
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020c00 	.word	0x40020c00
 80008b8:	40021000 	.word	0x40021000

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <Error_Handler+0x8>

080008c6 <nokia5110_Init>:
#include "nokia5110.h"



bool nokia5110_Init(void)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	af00      	add	r7, sp, #0
	nokia5110_Reset();
 80008ca:	f000 f86f 	bl	80009ac <nokia5110_Reset>

	if(!(nokia5110_Write(0x21, 0)))
 80008ce:	2100      	movs	r1, #0
 80008d0:	2021      	movs	r0, #33	; 0x21
 80008d2:	f000 f8ed 	bl	8000ab0 <nokia5110_Write>
 80008d6:	4603      	mov	r3, r0
 80008d8:	f083 0301 	eor.w	r3, r3, #1
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <nokia5110_Init+0x20>
	{
		return false;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e03c      	b.n	8000960 <nokia5110_Init+0x9a>
	}
	if(!(nokia5110_Write(0xC0, 0)))
 80008e6:	2100      	movs	r1, #0
 80008e8:	20c0      	movs	r0, #192	; 0xc0
 80008ea:	f000 f8e1 	bl	8000ab0 <nokia5110_Write>
 80008ee:	4603      	mov	r3, r0
 80008f0:	f083 0301 	eor.w	r3, r3, #1
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <nokia5110_Init+0x38>
	{
		return false;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e030      	b.n	8000960 <nokia5110_Init+0x9a>
	}
	if(!(nokia5110_Write(0x07, 0)))
 80008fe:	2100      	movs	r1, #0
 8000900:	2007      	movs	r0, #7
 8000902:	f000 f8d5 	bl	8000ab0 <nokia5110_Write>
 8000906:	4603      	mov	r3, r0
 8000908:	f083 0301 	eor.w	r3, r3, #1
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <nokia5110_Init+0x50>
	{
		return false;
 8000912:	2300      	movs	r3, #0
 8000914:	e024      	b.n	8000960 <nokia5110_Init+0x9a>
	}
	if(!(nokia5110_Write(0x13, 0)))
 8000916:	2100      	movs	r1, #0
 8000918:	2013      	movs	r0, #19
 800091a:	f000 f8c9 	bl	8000ab0 <nokia5110_Write>
 800091e:	4603      	mov	r3, r0
 8000920:	f083 0301 	eor.w	r3, r3, #1
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <nokia5110_Init+0x68>
	{
		return false;
 800092a:	2300      	movs	r3, #0
 800092c:	e018      	b.n	8000960 <nokia5110_Init+0x9a>
	}
	if(!(nokia5110_Write(0x20, 0)))
 800092e:	2100      	movs	r1, #0
 8000930:	2020      	movs	r0, #32
 8000932:	f000 f8bd 	bl	8000ab0 <nokia5110_Write>
 8000936:	4603      	mov	r3, r0
 8000938:	f083 0301 	eor.w	r3, r3, #1
 800093c:	b2db      	uxtb	r3, r3
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <nokia5110_Init+0x80>
	{
		return false;
 8000942:	2300      	movs	r3, #0
 8000944:	e00c      	b.n	8000960 <nokia5110_Init+0x9a>
	}
	if(!(nokia5110_Write(0x0C, 0)))
 8000946:	2100      	movs	r1, #0
 8000948:	200c      	movs	r0, #12
 800094a:	f000 f8b1 	bl	8000ab0 <nokia5110_Write>
 800094e:	4603      	mov	r3, r0
 8000950:	f083 0301 	eor.w	r3, r3, #1
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <nokia5110_Init+0x98>
	{
		return false;
 800095a:	2300      	movs	r3, #0
 800095c:	e000      	b.n	8000960 <nokia5110_Init+0x9a>
	}

	return true;
 800095e:	2301      	movs	r3, #1
}
 8000960:	4618      	mov	r0, r3
 8000962:	bd80      	pop	{r7, pc}

08000964 <nokia5110_Update>:

bool nokia5110_Update(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0

	if(!(nokia5110_Write(0x80, 0))) // move to x = 0
 8000968:	2100      	movs	r1, #0
 800096a:	2080      	movs	r0, #128	; 0x80
 800096c:	f000 f8a0 	bl	8000ab0 <nokia5110_Write>
 8000970:	4603      	mov	r3, r0
 8000972:	f083 0301 	eor.w	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <nokia5110_Update+0x1c>
	{
		return false;
 800097c:	2300      	movs	r3, #0
 800097e:	e011      	b.n	80009a4 <nokia5110_Update+0x40>
	}

	if(!(nokia5110_Write(0x40, 0))) // move to y = 0
 8000980:	2100      	movs	r1, #0
 8000982:	2040      	movs	r0, #64	; 0x40
 8000984:	f000 f894 	bl	8000ab0 <nokia5110_Write>
 8000988:	4603      	mov	r3, r0
 800098a:	f083 0301 	eor.w	r3, r3, #1
 800098e:	b2db      	uxtb	r3, r3
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <nokia5110_Update+0x34>
	{
		return false;
 8000994:	2300      	movs	r3, #0
 8000996:	e005      	b.n	80009a4 <nokia5110_Update+0x40>
	}

	nokia_bufferWrite(frameBuff, 504);
 8000998:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 800099c:	4802      	ldr	r0, [pc, #8]	; (80009a8 <nokia5110_Update+0x44>)
 800099e:	f000 f8c1 	bl	8000b24 <nokia_bufferWrite>

	return true;
 80009a2:	2301      	movs	r3, #1
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000128 	.word	0x20000128

080009ac <nokia5110_Reset>:


void nokia5110_Reset(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET); // reset is low
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b6:	4807      	ldr	r0, [pc, #28]	; (80009d4 <nokia5110_Reset+0x28>)
 80009b8:	f002 fb9e 	bl	80030f8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009bc:	2064      	movs	r0, #100	; 0x64
 80009be:	f001 fd41 	bl	8002444 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET); // reset is high
 80009c2:	2201      	movs	r2, #1
 80009c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <nokia5110_Reset+0x28>)
 80009ca:	f002 fb95 	bl	80030f8 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020c00 	.word	0x40020c00

080009d8 <nokia5110_SetPixel>:


void nokia5110_SetPixel(uint8_t x, uint8_t y, bool set)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
 80009e2:	460b      	mov	r3, r1
 80009e4:	71bb      	strb	r3, [r7, #6]
 80009e6:	4613      	mov	r3, r2
 80009e8:	717b      	strb	r3, [r7, #5]
	uint8_t Bi;
	uint16_t By;

	if(x  < 0 || x >= 84 || y < 0 || y >= 84 )
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	2b53      	cmp	r3, #83	; 0x53
 80009ee:	d83b      	bhi.n	8000a68 <nokia5110_SetPixel+0x90>
 80009f0:	79bb      	ldrb	r3, [r7, #6]
 80009f2:	2b53      	cmp	r3, #83	; 0x53
 80009f4:	d838      	bhi.n	8000a68 <nokia5110_SetPixel+0x90>
		return;


	By = (y / 8) * 84 + x;
 80009f6:	79bb      	ldrb	r3, [r7, #6]
 80009f8:	08db      	lsrs	r3, r3, #3
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	461a      	mov	r2, r3
 8000a00:	0052      	lsls	r2, r2, #1
 8000a02:	4413      	add	r3, r2
 8000a04:	461a      	mov	r2, r3
 8000a06:	00d2      	lsls	r2, r2, #3
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	4413      	add	r3, r2
 8000a14:	81fb      	strh	r3, [r7, #14]
	Bi = y % 8;
 8000a16:	79bb      	ldrb	r3, [r7, #6]
 8000a18:	f003 0307 	and.w	r3, r3, #7
 8000a1c:	737b      	strb	r3, [r7, #13]

	if(set)
 8000a1e:	797b      	ldrb	r3, [r7, #5]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00f      	beq.n	8000a44 <nokia5110_SetPixel+0x6c>
	{
		frameBuff[By] |= (1 << Bi);
 8000a24:	89fb      	ldrh	r3, [r7, #14]
 8000a26:	4a13      	ldr	r2, [pc, #76]	; (8000a74 <nokia5110_SetPixel+0x9c>)
 8000a28:	5cd3      	ldrb	r3, [r2, r3]
 8000a2a:	b25a      	sxtb	r2, r3
 8000a2c:	7b7b      	ldrb	r3, [r7, #13]
 8000a2e:	2101      	movs	r1, #1
 8000a30:	fa01 f303 	lsl.w	r3, r1, r3
 8000a34:	b25b      	sxtb	r3, r3
 8000a36:	4313      	orrs	r3, r2
 8000a38:	b25a      	sxtb	r2, r3
 8000a3a:	89fb      	ldrh	r3, [r7, #14]
 8000a3c:	b2d1      	uxtb	r1, r2
 8000a3e:	4a0d      	ldr	r2, [pc, #52]	; (8000a74 <nokia5110_SetPixel+0x9c>)
 8000a40:	54d1      	strb	r1, [r2, r3]
 8000a42:	e012      	b.n	8000a6a <nokia5110_SetPixel+0x92>
	}
	else
	{
		frameBuff[By] &= ~(1 << Bi);
 8000a44:	89fb      	ldrh	r3, [r7, #14]
 8000a46:	4a0b      	ldr	r2, [pc, #44]	; (8000a74 <nokia5110_SetPixel+0x9c>)
 8000a48:	5cd3      	ldrb	r3, [r2, r3]
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7b7b      	ldrb	r3, [r7, #13]
 8000a4e:	2101      	movs	r1, #1
 8000a50:	fa01 f303 	lsl.w	r3, r1, r3
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	b25b      	sxtb	r3, r3
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	b25a      	sxtb	r2, r3
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	b2d1      	uxtb	r1, r2
 8000a62:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <nokia5110_SetPixel+0x9c>)
 8000a64:	54d1      	strb	r1, [r2, r3]
 8000a66:	e000      	b.n	8000a6a <nokia5110_SetPixel+0x92>
		return;
 8000a68:	bf00      	nop
	}
}
 8000a6a:	3714      	adds	r7, #20
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	20000128 	.word	0x20000128

08000a78 <nokia5110_Clear>:


void nokia5110_Clear(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 504; i++)
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	e007      	b.n	8000a94 <nokia5110_Clear+0x1c>
	{
		frameBuff[i] = 0x00;
 8000a84:	4a09      	ldr	r2, [pc, #36]	; (8000aac <nokia5110_Clear+0x34>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4413      	add	r3, r2
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 504; i++)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3301      	adds	r3, #1
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000a9a:	dbf3      	blt.n	8000a84 <nokia5110_Clear+0xc>
	}
}
 8000a9c:	bf00      	nop
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	20000128 	.word	0x20000128

08000ab0 <nokia5110_Write>:




bool nokia5110_Write(uint8_t data, uint8_t mode)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	460a      	mov	r2, r1
 8000aba:	71fb      	strb	r3, [r7, #7]
 8000abc:	4613      	mov	r3, r2
 8000abe:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET); // CE is low
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac6:	4815      	ldr	r0, [pc, #84]	; (8000b1c <nokia5110_Write+0x6c>)
 8000ac8:	f002 fb16 	bl	80030f8 <HAL_GPIO_WritePin>

	if( mode == 0)
 8000acc:	79bb      	ldrb	r3, [r7, #6]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d106      	bne.n	8000ae0 <nokia5110_Write+0x30>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET); // DC is low
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ad8:	4810      	ldr	r0, [pc, #64]	; (8000b1c <nokia5110_Write+0x6c>)
 8000ada:	f002 fb0d 	bl	80030f8 <HAL_GPIO_WritePin>
 8000ade:	e011      	b.n	8000b04 <nokia5110_Write+0x54>
	}
	else if( mode == 1)
 8000ae0:	79bb      	ldrb	r3, [r7, #6]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d106      	bne.n	8000af4 <nokia5110_Write+0x44>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET); // DC is high
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aec:	480b      	ldr	r0, [pc, #44]	; (8000b1c <nokia5110_Write+0x6c>)
 8000aee:	f002 fb03 	bl	80030f8 <HAL_GPIO_WritePin>
 8000af2:	e007      	b.n	8000b04 <nokia5110_Write+0x54>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET); // CE is high
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000afa:	4808      	ldr	r0, [pc, #32]	; (8000b1c <nokia5110_Write+0x6c>)
 8000afc:	f002 fafc 	bl	80030f8 <HAL_GPIO_WritePin>
		return false;
 8000b00:	2300      	movs	r3, #0
 8000b02:	e006      	b.n	8000b12 <nokia5110_Write+0x62>
	}

	HAL_SPI_Transmit_DMA(&hspi2, &data, 1);
 8000b04:	1dfb      	adds	r3, r7, #7
 8000b06:	2201      	movs	r2, #1
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4805      	ldr	r0, [pc, #20]	; (8000b20 <nokia5110_Write+0x70>)
 8000b0c:	f002 fffc 	bl	8003b08 <HAL_SPI_Transmit_DMA>


	return true;
 8000b10:	2301      	movs	r3, #1
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40020c00 	.word	0x40020c00
 8000b20:	20000028 	.word	0x20000028

08000b24 <nokia_bufferWrite>:


void nokia_bufferWrite(uint8_t* data, uint16_t length)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET); // CE is low
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b36:	4809      	ldr	r0, [pc, #36]	; (8000b5c <nokia_bufferWrite+0x38>)
 8000b38:	f002 fade 	bl	80030f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET); // DC is high
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b42:	4806      	ldr	r0, [pc, #24]	; (8000b5c <nokia_bufferWrite+0x38>)
 8000b44:	f002 fad8 	bl	80030f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, data, length);
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	6879      	ldr	r1, [r7, #4]
 8000b4e:	4804      	ldr	r0, [pc, #16]	; (8000b60 <nokia_bufferWrite+0x3c>)
 8000b50:	f002 ffda 	bl	8003b08 <HAL_SPI_Transmit_DMA>

}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40020c00 	.word	0x40020c00
 8000b60:	20000028 	.word	0x20000028

08000b64 <nokia5110_WriteCharacter>:


void nokia5110_WriteCharacter(char word[])
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
    uint8_t x = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	75fb      	strb	r3, [r7, #23]
    uint8_t y = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	75bb      	strb	r3, [r7, #22]

	for(int i = 0; i< strlen(word); i++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
 8000b78:	f001 ba79 	b.w	800206e <nokia5110_WriteCharacter+0x150a>
	{
		char character = word[i];
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	73fb      	strb	r3, [r7, #15]
		character = toupper(character);
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	73bb      	strb	r3, [r7, #14]
 8000b8a:	7bbb      	ldrb	r3, [r7, #14]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	4ac2      	ldr	r2, [pc, #776]	; (8000e98 <nokia5110_WriteCharacter+0x334>)
 8000b90:	4413      	add	r3, r2
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d102      	bne.n	8000ba2 <nokia5110_WriteCharacter+0x3e>
 8000b9c:	7bbb      	ldrb	r3, [r7, #14]
 8000b9e:	3b20      	subs	r3, #32
 8000ba0:	e000      	b.n	8000ba4 <nokia5110_WriteCharacter+0x40>
 8000ba2:	7bbb      	ldrb	r3, [r7, #14]
 8000ba4:	73fb      	strb	r3, [r7, #15]

	switch(character)
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	3b41      	subs	r3, #65	; 0x41
 8000baa:	2b19      	cmp	r3, #25
 8000bac:	f201 824d 	bhi.w	800204a <nokia5110_WriteCharacter+0x14e6>
 8000bb0:	a201      	add	r2, pc, #4	; (adr r2, 8000bb8 <nokia5110_WriteCharacter+0x54>)
 8000bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb6:	bf00      	nop
 8000bb8:	08000c21 	.word	0x08000c21
 8000bbc:	08000cfd 	.word	0x08000cfd
 8000bc0:	08000df9 	.word	0x08000df9
 8000bc4:	08000e9d 	.word	0x08000e9d
 8000bc8:	08000f71 	.word	0x08000f71
 8000bcc:	08001055 	.word	0x08001055
 8000bd0:	080010fd 	.word	0x080010fd
 8000bd4:	080011d9 	.word	0x080011d9
 8000bd8:	080012b1 	.word	0x080012b1
 8000bdc:	08001315 	.word	0x08001315
 8000be0:	080013c9 	.word	0x080013c9
 8000be4:	08001479 	.word	0x08001479
 8000be8:	08001505 	.word	0x08001505
 8000bec:	08001619 	.word	0x08001619
 8000bf0:	08001705 	.word	0x08001705
 8000bf4:	080017e1 	.word	0x080017e1
 8000bf8:	0800188b 	.word	0x0800188b
 8000bfc:	08001979 	.word	0x08001979
 8000c00:	08001a4b 	.word	0x08001a4b
 8000c04:	08001b25 	.word	0x08001b25
 8000c08:	08001bc3 	.word	0x08001bc3
 8000c0c:	08001c75 	.word	0x08001c75
 8000c10:	08001d4f 	.word	0x08001d4f
 8000c14:	08001e4d 	.word	0x08001e4d
 8000c18:	08001ef3 	.word	0x08001ef3
 8000c1c:	08001f75 	.word	0x08001f75
	{
	case 'A':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8000c20:	7dfb      	ldrb	r3, [r7, #23]
 8000c22:	3301      	adds	r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	7db9      	ldrb	r1, [r7, #22]
 8000c28:	2201      	movs	r2, #1
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fed4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8000c30:	7dfb      	ldrb	r3, [r7, #23]
 8000c32:	3302      	adds	r3, #2
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	7db9      	ldrb	r1, [r7, #22]
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fecc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8000c40:	7dbb      	ldrb	r3, [r7, #22]
 8000c42:	3301      	adds	r3, #1
 8000c44:	b2d9      	uxtb	r1, r3
 8000c46:	7dfb      	ldrb	r3, [r7, #23]
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fec4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8000c50:	7dfb      	ldrb	r3, [r7, #23]
 8000c52:	3303      	adds	r3, #3
 8000c54:	b2d8      	uxtb	r0, r3
 8000c56:	7dbb      	ldrb	r3, [r7, #22]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f7ff feba 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8000c64:	7dbb      	ldrb	r3, [r7, #22]
 8000c66:	3302      	adds	r3, #2
 8000c68:	b2d9      	uxtb	r1, r3
 8000c6a:	7dfb      	ldrb	r3, [r7, #23]
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff feb2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8000c74:	7dfb      	ldrb	r3, [r7, #23]
 8000c76:	3301      	adds	r3, #1
 8000c78:	b2d8      	uxtb	r0, r3
 8000c7a:	7dbb      	ldrb	r3, [r7, #22]
 8000c7c:	3302      	adds	r3, #2
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2201      	movs	r2, #1
 8000c82:	4619      	mov	r1, r3
 8000c84:	f7ff fea8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8000c88:	7dfb      	ldrb	r3, [r7, #23]
 8000c8a:	3302      	adds	r3, #2
 8000c8c:	b2d8      	uxtb	r0, r3
 8000c8e:	7dbb      	ldrb	r3, [r7, #22]
 8000c90:	3302      	adds	r3, #2
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2201      	movs	r2, #1
 8000c96:	4619      	mov	r1, r3
 8000c98:	f7ff fe9e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8000c9c:	7dfb      	ldrb	r3, [r7, #23]
 8000c9e:	3303      	adds	r3, #3
 8000ca0:	b2d8      	uxtb	r0, r3
 8000ca2:	7dbb      	ldrb	r3, [r7, #22]
 8000ca4:	3302      	adds	r3, #2
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4619      	mov	r1, r3
 8000cac:	f7ff fe94 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8000cb0:	7dbb      	ldrb	r3, [r7, #22]
 8000cb2:	3303      	adds	r3, #3
 8000cb4:	b2d9      	uxtb	r1, r3
 8000cb6:	7dfb      	ldrb	r3, [r7, #23]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fe8c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8000cc0:	7dfb      	ldrb	r3, [r7, #23]
 8000cc2:	3303      	adds	r3, #3
 8000cc4:	b2d8      	uxtb	r0, r3
 8000cc6:	7dbb      	ldrb	r3, [r7, #22]
 8000cc8:	3303      	adds	r3, #3
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	2201      	movs	r2, #1
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f7ff fe82 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8000cd4:	7dbb      	ldrb	r3, [r7, #22]
 8000cd6:	3304      	adds	r3, #4
 8000cd8:	b2d9      	uxtb	r1, r3
 8000cda:	7dfb      	ldrb	r3, [r7, #23]
 8000cdc:	2201      	movs	r2, #1
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fe7a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8000ce4:	7dfb      	ldrb	r3, [r7, #23]
 8000ce6:	3303      	adds	r3, #3
 8000ce8:	b2d8      	uxtb	r0, r3
 8000cea:	7dbb      	ldrb	r3, [r7, #22]
 8000cec:	3304      	adds	r3, #4
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f7ff fe70 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8000cf8:	f001 b9a8 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>

	}
	case 'B':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8000cfc:	7db9      	ldrb	r1, [r7, #22]
 8000cfe:	7dfb      	ldrb	r3, [r7, #23]
 8000d00:	2201      	movs	r2, #1
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fe68 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8000d08:	7dfb      	ldrb	r3, [r7, #23]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	7db9      	ldrb	r1, [r7, #22]
 8000d10:	2201      	movs	r2, #1
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fe60 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8000d18:	7dfb      	ldrb	r3, [r7, #23]
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	7db9      	ldrb	r1, [r7, #22]
 8000d20:	2201      	movs	r2, #1
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fe58 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8000d28:	7dbb      	ldrb	r3, [r7, #22]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2d9      	uxtb	r1, r3
 8000d2e:	7dfb      	ldrb	r3, [r7, #23]
 8000d30:	2201      	movs	r2, #1
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fe50 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8000d38:	7dfb      	ldrb	r3, [r7, #23]
 8000d3a:	3303      	adds	r3, #3
 8000d3c:	b2d8      	uxtb	r0, r3
 8000d3e:	7dbb      	ldrb	r3, [r7, #22]
 8000d40:	3301      	adds	r3, #1
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	2201      	movs	r2, #1
 8000d46:	4619      	mov	r1, r3
 8000d48:	f7ff fe46 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8000d4c:	7dbb      	ldrb	r3, [r7, #22]
 8000d4e:	3302      	adds	r3, #2
 8000d50:	b2d9      	uxtb	r1, r3
 8000d52:	7dfb      	ldrb	r3, [r7, #23]
 8000d54:	2201      	movs	r2, #1
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fe3e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8000d5c:	7dfb      	ldrb	r3, [r7, #23]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	b2d8      	uxtb	r0, r3
 8000d62:	7dbb      	ldrb	r3, [r7, #22]
 8000d64:	3302      	adds	r3, #2
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f7ff fe34 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8000d70:	7dfb      	ldrb	r3, [r7, #23]
 8000d72:	3302      	adds	r3, #2
 8000d74:	b2d8      	uxtb	r0, r3
 8000d76:	7dbb      	ldrb	r3, [r7, #22]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f7ff fe2a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8000d84:	7dfb      	ldrb	r3, [r7, #23]
 8000d86:	3303      	adds	r3, #3
 8000d88:	b2d8      	uxtb	r0, r3
 8000d8a:	7dbb      	ldrb	r3, [r7, #22]
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2201      	movs	r2, #1
 8000d92:	4619      	mov	r1, r3
 8000d94:	f7ff fe20 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8000d98:	7dbb      	ldrb	r3, [r7, #22]
 8000d9a:	3303      	adds	r3, #3
 8000d9c:	b2d9      	uxtb	r1, r3
 8000d9e:	7dfb      	ldrb	r3, [r7, #23]
 8000da0:	2201      	movs	r2, #1
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fe18 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8000da8:	7dfb      	ldrb	r3, [r7, #23]
 8000daa:	3303      	adds	r3, #3
 8000dac:	b2d8      	uxtb	r0, r3
 8000dae:	7dbb      	ldrb	r3, [r7, #22]
 8000db0:	3303      	adds	r3, #3
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2201      	movs	r2, #1
 8000db6:	4619      	mov	r1, r3
 8000db8:	f7ff fe0e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8000dbc:	7dbb      	ldrb	r3, [r7, #22]
 8000dbe:	3304      	adds	r3, #4
 8000dc0:	b2d9      	uxtb	r1, r3
 8000dc2:	7dfb      	ldrb	r3, [r7, #23]
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fe06 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8000dcc:	7dfb      	ldrb	r3, [r7, #23]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	b2d8      	uxtb	r0, r3
 8000dd2:	7dbb      	ldrb	r3, [r7, #22]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2201      	movs	r2, #1
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f7ff fdfc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8000de0:	7dfb      	ldrb	r3, [r7, #23]
 8000de2:	3302      	adds	r3, #2
 8000de4:	b2d8      	uxtb	r0, r3
 8000de6:	7dbb      	ldrb	r3, [r7, #22]
 8000de8:	3304      	adds	r3, #4
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	2201      	movs	r2, #1
 8000dee:	4619      	mov	r1, r3
 8000df0:	f7ff fdf2 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8000df4:	f001 b92a 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>

	}
	case 'C':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8000df8:	7dfb      	ldrb	r3, [r7, #23]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	7db9      	ldrb	r1, [r7, #22]
 8000e00:	2201      	movs	r2, #1
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fde8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8000e08:	7dfb      	ldrb	r3, [r7, #23]
 8000e0a:	3302      	adds	r3, #2
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	7db9      	ldrb	r1, [r7, #22]
 8000e10:	2201      	movs	r2, #1
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fde0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8000e18:	7dfb      	ldrb	r3, [r7, #23]
 8000e1a:	3303      	adds	r3, #3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	7db9      	ldrb	r1, [r7, #22]
 8000e20:	2201      	movs	r2, #1
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff fdd8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8000e28:	7dbb      	ldrb	r3, [r7, #22]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	b2d9      	uxtb	r1, r3
 8000e2e:	7dfb      	ldrb	r3, [r7, #23]
 8000e30:	2201      	movs	r2, #1
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fdd0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8000e38:	7dbb      	ldrb	r3, [r7, #22]
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	b2d9      	uxtb	r1, r3
 8000e3e:	7dfb      	ldrb	r3, [r7, #23]
 8000e40:	2201      	movs	r2, #1
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fdc8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8000e48:	7dbb      	ldrb	r3, [r7, #22]
 8000e4a:	3303      	adds	r3, #3
 8000e4c:	b2d9      	uxtb	r1, r3
 8000e4e:	7dfb      	ldrb	r3, [r7, #23]
 8000e50:	2201      	movs	r2, #1
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fdc0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8000e58:	7dfb      	ldrb	r3, [r7, #23]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	b2d8      	uxtb	r0, r3
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	3304      	adds	r3, #4
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2201      	movs	r2, #1
 8000e66:	4619      	mov	r1, r3
 8000e68:	f7ff fdb6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8000e6c:	7dfb      	ldrb	r3, [r7, #23]
 8000e6e:	3302      	adds	r3, #2
 8000e70:	b2d8      	uxtb	r0, r3
 8000e72:	7dbb      	ldrb	r3, [r7, #22]
 8000e74:	3304      	adds	r3, #4
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f7ff fdac 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8000e80:	7dfb      	ldrb	r3, [r7, #23]
 8000e82:	3303      	adds	r3, #3
 8000e84:	b2d8      	uxtb	r0, r3
 8000e86:	7dbb      	ldrb	r3, [r7, #22]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f7ff fda2 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8000e94:	f001 b8da 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
 8000e98:	08004980 	.word	0x08004980
	}

	case 'D':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8000e9c:	7db9      	ldrb	r1, [r7, #22]
 8000e9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fd98 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8000ea8:	7dfb      	ldrb	r3, [r7, #23]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	7db9      	ldrb	r1, [r7, #22]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fd90 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8000eb8:	7dfb      	ldrb	r3, [r7, #23]
 8000eba:	3302      	adds	r3, #2
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	7db9      	ldrb	r1, [r7, #22]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fd88 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b2d9      	uxtb	r1, r3
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fd80 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8000ed8:	7dfb      	ldrb	r3, [r7, #23]
 8000eda:	3303      	adds	r3, #3
 8000edc:	b2d8      	uxtb	r0, r3
 8000ede:	7dbb      	ldrb	r3, [r7, #22]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f7ff fd76 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8000eec:	7dbb      	ldrb	r3, [r7, #22]
 8000eee:	3302      	adds	r3, #2
 8000ef0:	b2d9      	uxtb	r1, r3
 8000ef2:	7dfb      	ldrb	r3, [r7, #23]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fd6e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8000efc:	7dfb      	ldrb	r3, [r7, #23]
 8000efe:	3303      	adds	r3, #3
 8000f00:	b2d8      	uxtb	r0, r3
 8000f02:	7dbb      	ldrb	r3, [r7, #22]
 8000f04:	3302      	adds	r3, #2
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	f7ff fd64 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8000f10:	7dbb      	ldrb	r3, [r7, #22]
 8000f12:	3303      	adds	r3, #3
 8000f14:	b2d9      	uxtb	r1, r3
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	2201      	movs	r2, #1
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fd5c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8000f20:	7dfb      	ldrb	r3, [r7, #23]
 8000f22:	3303      	adds	r3, #3
 8000f24:	b2d8      	uxtb	r0, r3
 8000f26:	7dbb      	ldrb	r3, [r7, #22]
 8000f28:	3303      	adds	r3, #3
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f7ff fd52 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8000f34:	7dbb      	ldrb	r3, [r7, #22]
 8000f36:	3304      	adds	r3, #4
 8000f38:	b2d9      	uxtb	r1, r3
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fd4a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	3301      	adds	r3, #1
 8000f48:	b2d8      	uxtb	r0, r3
 8000f4a:	7dbb      	ldrb	r3, [r7, #22]
 8000f4c:	3304      	adds	r3, #4
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2201      	movs	r2, #1
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff fd40 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	b2d8      	uxtb	r0, r3
 8000f5e:	7dbb      	ldrb	r3, [r7, #22]
 8000f60:	3304      	adds	r3, #4
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2201      	movs	r2, #1
 8000f66:	4619      	mov	r1, r3
 8000f68:	f7ff fd36 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8000f6c:	f001 b86e 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'E':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8000f70:	7db9      	ldrb	r1, [r7, #22]
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	2201      	movs	r2, #1
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fd2e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8000f7c:	7dfb      	ldrb	r3, [r7, #23]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	7db9      	ldrb	r1, [r7, #22]
 8000f84:	2201      	movs	r2, #1
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fd26 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8000f8c:	7dfb      	ldrb	r3, [r7, #23]
 8000f8e:	3302      	adds	r3, #2
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	7db9      	ldrb	r1, [r7, #22]
 8000f94:	2201      	movs	r2, #1
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fd1e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
 8000f9e:	3303      	adds	r3, #3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	7db9      	ldrb	r1, [r7, #22]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fd16 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8000fac:	7dbb      	ldrb	r3, [r7, #22]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	b2d9      	uxtb	r1, r3
 8000fb2:	7dfb      	ldrb	r3, [r7, #23]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fd0e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8000fbc:	7dbb      	ldrb	r3, [r7, #22]
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	b2d9      	uxtb	r1, r3
 8000fc2:	7dfb      	ldrb	r3, [r7, #23]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fd06 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b2d8      	uxtb	r0, r3
 8000fd2:	7dbb      	ldrb	r3, [r7, #22]
 8000fd4:	3302      	adds	r3, #2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f7ff fcfc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
 8000fe2:	3302      	adds	r3, #2
 8000fe4:	b2d8      	uxtb	r0, r3
 8000fe6:	7dbb      	ldrb	r3, [r7, #22]
 8000fe8:	3302      	adds	r3, #2
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2201      	movs	r2, #1
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f7ff fcf2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8000ff4:	7dbb      	ldrb	r3, [r7, #22]
 8000ff6:	3303      	adds	r3, #3
 8000ff8:	b2d9      	uxtb	r1, r3
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fcea 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	3304      	adds	r3, #4
 8001008:	b2d9      	uxtb	r1, r3
 800100a:	7dfb      	ldrb	r3, [r7, #23]
 800100c:	2201      	movs	r2, #1
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fce2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001014:	7dfb      	ldrb	r3, [r7, #23]
 8001016:	3301      	adds	r3, #1
 8001018:	b2d8      	uxtb	r0, r3
 800101a:	7dbb      	ldrb	r3, [r7, #22]
 800101c:	3304      	adds	r3, #4
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2201      	movs	r2, #1
 8001022:	4619      	mov	r1, r3
 8001024:	f7ff fcd8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001028:	7dfb      	ldrb	r3, [r7, #23]
 800102a:	3302      	adds	r3, #2
 800102c:	b2d8      	uxtb	r0, r3
 800102e:	7dbb      	ldrb	r3, [r7, #22]
 8001030:	3304      	adds	r3, #4
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff fcce 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	3303      	adds	r3, #3
 8001040:	b2d8      	uxtb	r0, r3
 8001042:	7dbb      	ldrb	r3, [r7, #22]
 8001044:	3304      	adds	r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2201      	movs	r2, #1
 800104a:	4619      	mov	r1, r3
 800104c:	f7ff fcc4 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001050:	f000 bffc 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'F':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001054:	7db9      	ldrb	r1, [r7, #22]
 8001056:	7dfb      	ldrb	r3, [r7, #23]
 8001058:	2201      	movs	r2, #1
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fcbc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001060:	7dbb      	ldrb	r3, [r7, #22]
 8001062:	3301      	adds	r3, #1
 8001064:	b2d9      	uxtb	r1, r3
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	2201      	movs	r2, #1
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fcb4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001070:	7dbb      	ldrb	r3, [r7, #22]
 8001072:	3302      	adds	r3, #2
 8001074:	b2d9      	uxtb	r1, r3
 8001076:	7dfb      	ldrb	r3, [r7, #23]
 8001078:	2201      	movs	r2, #1
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fcac 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001080:	7dbb      	ldrb	r3, [r7, #22]
 8001082:	3303      	adds	r3, #3
 8001084:	b2d9      	uxtb	r1, r3
 8001086:	7dfb      	ldrb	r3, [r7, #23]
 8001088:	2201      	movs	r2, #1
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fca4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001090:	7dbb      	ldrb	r3, [r7, #22]
 8001092:	3304      	adds	r3, #4
 8001094:	b2d9      	uxtb	r1, r3
 8001096:	7dfb      	ldrb	r3, [r7, #23]
 8001098:	2201      	movs	r2, #1
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fc9c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	3301      	adds	r3, #1
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	7db9      	ldrb	r1, [r7, #22]
 80010a8:	2201      	movs	r2, #1
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fc94 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 80010b0:	7dfb      	ldrb	r3, [r7, #23]
 80010b2:	3302      	adds	r3, #2
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	7db9      	ldrb	r1, [r7, #22]
 80010b8:	2201      	movs	r2, #1
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fc8c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 80010c0:	7dfb      	ldrb	r3, [r7, #23]
 80010c2:	3303      	adds	r3, #3
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	7db9      	ldrb	r1, [r7, #22]
 80010c8:	2201      	movs	r2, #1
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fc84 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 80010d0:	7dfb      	ldrb	r3, [r7, #23]
 80010d2:	3301      	adds	r3, #1
 80010d4:	b2d8      	uxtb	r0, r3
 80010d6:	7dbb      	ldrb	r3, [r7, #22]
 80010d8:	3302      	adds	r3, #2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2201      	movs	r2, #1
 80010de:	4619      	mov	r1, r3
 80010e0:	f7ff fc7a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 80010e4:	7dfb      	ldrb	r3, [r7, #23]
 80010e6:	3302      	adds	r3, #2
 80010e8:	b2d8      	uxtb	r0, r3
 80010ea:	7dbb      	ldrb	r3, [r7, #22]
 80010ec:	3302      	adds	r3, #2
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	2201      	movs	r2, #1
 80010f2:	4619      	mov	r1, r3
 80010f4:	f7ff fc70 	bl	80009d8 <nokia5110_SetPixel>
		break;
 80010f8:	f000 bfa8 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'G':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 80010fc:	7dfb      	ldrb	r3, [r7, #23]
 80010fe:	3301      	adds	r3, #1
 8001100:	b2db      	uxtb	r3, r3
 8001102:	7db9      	ldrb	r1, [r7, #22]
 8001104:	2201      	movs	r2, #1
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fc66 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	3302      	adds	r3, #2
 8001110:	b2db      	uxtb	r3, r3
 8001112:	7db9      	ldrb	r1, [r7, #22]
 8001114:	2201      	movs	r2, #1
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fc5e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 800111c:	7dfb      	ldrb	r3, [r7, #23]
 800111e:	3303      	adds	r3, #3
 8001120:	b2db      	uxtb	r3, r3
 8001122:	7db9      	ldrb	r1, [r7, #22]
 8001124:	2201      	movs	r2, #1
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fc56 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 800112c:	7dbb      	ldrb	r3, [r7, #22]
 800112e:	3301      	adds	r3, #1
 8001130:	b2d9      	uxtb	r1, r3
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	2201      	movs	r2, #1
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fc4e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 800113c:	7dbb      	ldrb	r3, [r7, #22]
 800113e:	3302      	adds	r3, #2
 8001140:	b2d9      	uxtb	r1, r3
 8001142:	7dfb      	ldrb	r3, [r7, #23]
 8001144:	2201      	movs	r2, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fc46 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 800114c:	7dfb      	ldrb	r3, [r7, #23]
 800114e:	3302      	adds	r3, #2
 8001150:	b2d8      	uxtb	r0, r3
 8001152:	7dbb      	ldrb	r3, [r7, #22]
 8001154:	3302      	adds	r3, #2
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2201      	movs	r2, #1
 800115a:	4619      	mov	r1, r3
 800115c:	f7ff fc3c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	3303      	adds	r3, #3
 8001164:	b2d8      	uxtb	r0, r3
 8001166:	7dbb      	ldrb	r3, [r7, #22]
 8001168:	3302      	adds	r3, #2
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2201      	movs	r2, #1
 800116e:	4619      	mov	r1, r3
 8001170:	f7ff fc32 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001174:	7dbb      	ldrb	r3, [r7, #22]
 8001176:	3303      	adds	r3, #3
 8001178:	b2d9      	uxtb	r1, r3
 800117a:	7dfb      	ldrb	r3, [r7, #23]
 800117c:	2201      	movs	r2, #1
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fc2a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001184:	7dfb      	ldrb	r3, [r7, #23]
 8001186:	3303      	adds	r3, #3
 8001188:	b2d8      	uxtb	r0, r3
 800118a:	7dbb      	ldrb	r3, [r7, #22]
 800118c:	3303      	adds	r3, #3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fc20 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	3301      	adds	r3, #1
 800119c:	b2d8      	uxtb	r0, r3
 800119e:	7dbb      	ldrb	r3, [r7, #22]
 80011a0:	3304      	adds	r3, #4
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2201      	movs	r2, #1
 80011a6:	4619      	mov	r1, r3
 80011a8:	f7ff fc16 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 80011ac:	7dfb      	ldrb	r3, [r7, #23]
 80011ae:	3302      	adds	r3, #2
 80011b0:	b2d8      	uxtb	r0, r3
 80011b2:	7dbb      	ldrb	r3, [r7, #22]
 80011b4:	3304      	adds	r3, #4
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	f7ff fc0c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
 80011c2:	3303      	adds	r3, #3
 80011c4:	b2d8      	uxtb	r0, r3
 80011c6:	7dbb      	ldrb	r3, [r7, #22]
 80011c8:	3304      	adds	r3, #4
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2201      	movs	r2, #1
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fc02 	bl	80009d8 <nokia5110_SetPixel>
		break;
 80011d4:	f000 bf3a 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'H':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 80011d8:	7db9      	ldrb	r1, [r7, #22]
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	2201      	movs	r2, #1
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fbfa 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	3303      	adds	r3, #3
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	7db9      	ldrb	r1, [r7, #22]
 80011ec:	2201      	movs	r2, #1
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fbf2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 80011f4:	7dbb      	ldrb	r3, [r7, #22]
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2d9      	uxtb	r1, r3
 80011fa:	7dfb      	ldrb	r3, [r7, #23]
 80011fc:	2201      	movs	r2, #1
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fbea 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001204:	7dfb      	ldrb	r3, [r7, #23]
 8001206:	3303      	adds	r3, #3
 8001208:	b2d8      	uxtb	r0, r3
 800120a:	7dbb      	ldrb	r3, [r7, #22]
 800120c:	3301      	adds	r3, #1
 800120e:	b2db      	uxtb	r3, r3
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	f7ff fbe0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001218:	7dbb      	ldrb	r3, [r7, #22]
 800121a:	3302      	adds	r3, #2
 800121c:	b2d9      	uxtb	r1, r3
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	2201      	movs	r2, #1
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fbd8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8001228:	7dfb      	ldrb	r3, [r7, #23]
 800122a:	3301      	adds	r3, #1
 800122c:	b2d8      	uxtb	r0, r3
 800122e:	7dbb      	ldrb	r3, [r7, #22]
 8001230:	3302      	adds	r3, #2
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2201      	movs	r2, #1
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff fbce 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 800123c:	7dfb      	ldrb	r3, [r7, #23]
 800123e:	3302      	adds	r3, #2
 8001240:	b2d8      	uxtb	r0, r3
 8001242:	7dbb      	ldrb	r3, [r7, #22]
 8001244:	3302      	adds	r3, #2
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff fbc4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	3303      	adds	r3, #3
 8001254:	b2d8      	uxtb	r0, r3
 8001256:	7dbb      	ldrb	r3, [r7, #22]
 8001258:	3302      	adds	r3, #2
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2201      	movs	r2, #1
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fbba 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001264:	7dbb      	ldrb	r3, [r7, #22]
 8001266:	3303      	adds	r3, #3
 8001268:	b2d9      	uxtb	r1, r3
 800126a:	7dfb      	ldrb	r3, [r7, #23]
 800126c:	2201      	movs	r2, #1
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fbb2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001274:	7dfb      	ldrb	r3, [r7, #23]
 8001276:	3303      	adds	r3, #3
 8001278:	b2d8      	uxtb	r0, r3
 800127a:	7dbb      	ldrb	r3, [r7, #22]
 800127c:	3303      	adds	r3, #3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2201      	movs	r2, #1
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fba8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001288:	7dbb      	ldrb	r3, [r7, #22]
 800128a:	3304      	adds	r3, #4
 800128c:	b2d9      	uxtb	r1, r3
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	2201      	movs	r2, #1
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fba0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8001298:	7dfb      	ldrb	r3, [r7, #23]
 800129a:	3303      	adds	r3, #3
 800129c:	b2d8      	uxtb	r0, r3
 800129e:	7dbb      	ldrb	r3, [r7, #22]
 80012a0:	3304      	adds	r3, #4
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2201      	movs	r2, #1
 80012a6:	4619      	mov	r1, r3
 80012a8:	f7ff fb96 	bl	80009d8 <nokia5110_SetPixel>
		break;
 80012ac:	f000 bece 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'I':
	{
	    nokia5110_SetPixel(x + 2, y + 0, 1);
 80012b0:	7dfb      	ldrb	r3, [r7, #23]
 80012b2:	3302      	adds	r3, #2
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	7db9      	ldrb	r1, [r7, #22]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fb8c 	bl	80009d8 <nokia5110_SetPixel>
	    nokia5110_SetPixel(x + 2, y + 1, 1);
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	3302      	adds	r3, #2
 80012c4:	b2d8      	uxtb	r0, r3
 80012c6:	7dbb      	ldrb	r3, [r7, #22]
 80012c8:	3301      	adds	r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2201      	movs	r2, #1
 80012ce:	4619      	mov	r1, r3
 80012d0:	f7ff fb82 	bl	80009d8 <nokia5110_SetPixel>
	    nokia5110_SetPixel(x + 2, y + 2, 1);
 80012d4:	7dfb      	ldrb	r3, [r7, #23]
 80012d6:	3302      	adds	r3, #2
 80012d8:	b2d8      	uxtb	r0, r3
 80012da:	7dbb      	ldrb	r3, [r7, #22]
 80012dc:	3302      	adds	r3, #2
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2201      	movs	r2, #1
 80012e2:	4619      	mov	r1, r3
 80012e4:	f7ff fb78 	bl	80009d8 <nokia5110_SetPixel>
	    nokia5110_SetPixel(x + 2, y + 3, 1);
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	3302      	adds	r3, #2
 80012ec:	b2d8      	uxtb	r0, r3
 80012ee:	7dbb      	ldrb	r3, [r7, #22]
 80012f0:	3303      	adds	r3, #3
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2201      	movs	r2, #1
 80012f6:	4619      	mov	r1, r3
 80012f8:	f7ff fb6e 	bl	80009d8 <nokia5110_SetPixel>
	    nokia5110_SetPixel(x + 2, y + 4, 1);
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	3302      	adds	r3, #2
 8001300:	b2d8      	uxtb	r0, r3
 8001302:	7dbb      	ldrb	r3, [r7, #22]
 8001304:	3304      	adds	r3, #4
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fb64 	bl	80009d8 <nokia5110_SetPixel>
	    break;
 8001310:	f000 be9c 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'J':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001314:	7db9      	ldrb	r1, [r7, #22]
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	2201      	movs	r2, #1
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fb5c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001320:	7dfb      	ldrb	r3, [r7, #23]
 8001322:	3301      	adds	r3, #1
 8001324:	b2db      	uxtb	r3, r3
 8001326:	7db9      	ldrb	r1, [r7, #22]
 8001328:	2201      	movs	r2, #1
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fb54 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001330:	7dfb      	ldrb	r3, [r7, #23]
 8001332:	3302      	adds	r3, #2
 8001334:	b2db      	uxtb	r3, r3
 8001336:	7db9      	ldrb	r1, [r7, #22]
 8001338:	2201      	movs	r2, #1
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff fb4c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001340:	7dfb      	ldrb	r3, [r7, #23]
 8001342:	3303      	adds	r3, #3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	7db9      	ldrb	r1, [r7, #22]
 8001348:	2201      	movs	r2, #1
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fb44 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	3303      	adds	r3, #3
 8001354:	b2d8      	uxtb	r0, r3
 8001356:	7dbb      	ldrb	r3, [r7, #22]
 8001358:	3301      	adds	r3, #1
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2201      	movs	r2, #1
 800135e:	4619      	mov	r1, r3
 8001360:	f7ff fb3a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	3303      	adds	r3, #3
 8001368:	b2d8      	uxtb	r0, r3
 800136a:	7dbb      	ldrb	r3, [r7, #22]
 800136c:	3302      	adds	r3, #2
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2201      	movs	r2, #1
 8001372:	4619      	mov	r1, r3
 8001374:	f7ff fb30 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001378:	7dbb      	ldrb	r3, [r7, #22]
 800137a:	3303      	adds	r3, #3
 800137c:	b2d9      	uxtb	r1, r3
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	2201      	movs	r2, #1
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fb28 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001388:	7dfb      	ldrb	r3, [r7, #23]
 800138a:	3303      	adds	r3, #3
 800138c:	b2d8      	uxtb	r0, r3
 800138e:	7dbb      	ldrb	r3, [r7, #22]
 8001390:	3303      	adds	r3, #3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2201      	movs	r2, #1
 8001396:	4619      	mov	r1, r3
 8001398:	f7ff fb1e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	3301      	adds	r3, #1
 80013a0:	b2d8      	uxtb	r0, r3
 80013a2:	7dbb      	ldrb	r3, [r7, #22]
 80013a4:	3304      	adds	r3, #4
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2201      	movs	r2, #1
 80013aa:	4619      	mov	r1, r3
 80013ac:	f7ff fb14 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 80013b0:	7dfb      	ldrb	r3, [r7, #23]
 80013b2:	3302      	adds	r3, #2
 80013b4:	b2d8      	uxtb	r0, r3
 80013b6:	7dbb      	ldrb	r3, [r7, #22]
 80013b8:	3304      	adds	r3, #4
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2201      	movs	r2, #1
 80013be:	4619      	mov	r1, r3
 80013c0:	f7ff fb0a 	bl	80009d8 <nokia5110_SetPixel>
		break;
 80013c4:	f000 be42 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'K':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 80013c8:	7db9      	ldrb	r1, [r7, #22]
 80013ca:	7dfb      	ldrb	r3, [r7, #23]
 80013cc:	2201      	movs	r2, #1
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fb02 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 80013d4:	7dbb      	ldrb	r3, [r7, #22]
 80013d6:	3301      	adds	r3, #1
 80013d8:	b2d9      	uxtb	r1, r3
 80013da:	7dfb      	ldrb	r3, [r7, #23]
 80013dc:	2201      	movs	r2, #1
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fafa 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 80013e4:	7dbb      	ldrb	r3, [r7, #22]
 80013e6:	3302      	adds	r3, #2
 80013e8:	b2d9      	uxtb	r1, r3
 80013ea:	7dfb      	ldrb	r3, [r7, #23]
 80013ec:	2201      	movs	r2, #1
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff faf2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 80013f4:	7dbb      	ldrb	r3, [r7, #22]
 80013f6:	3303      	adds	r3, #3
 80013f8:	b2d9      	uxtb	r1, r3
 80013fa:	7dfb      	ldrb	r3, [r7, #23]
 80013fc:	2201      	movs	r2, #1
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff faea 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001404:	7dbb      	ldrb	r3, [r7, #22]
 8001406:	3304      	adds	r3, #4
 8001408:	b2d9      	uxtb	r1, r3
 800140a:	7dfb      	ldrb	r3, [r7, #23]
 800140c:	2201      	movs	r2, #1
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fae2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	3301      	adds	r3, #1
 8001418:	b2d8      	uxtb	r0, r3
 800141a:	7dbb      	ldrb	r3, [r7, #22]
 800141c:	3302      	adds	r3, #2
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2201      	movs	r2, #1
 8001422:	4619      	mov	r1, r3
 8001424:	f7ff fad8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 1, 1);
 8001428:	7dfb      	ldrb	r3, [r7, #23]
 800142a:	3302      	adds	r3, #2
 800142c:	b2d8      	uxtb	r0, r3
 800142e:	7dbb      	ldrb	r3, [r7, #22]
 8001430:	3301      	adds	r3, #1
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2201      	movs	r2, #1
 8001436:	4619      	mov	r1, r3
 8001438:	f7ff face 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 3, 1);
 800143c:	7dfb      	ldrb	r3, [r7, #23]
 800143e:	3302      	adds	r3, #2
 8001440:	b2d8      	uxtb	r0, r3
 8001442:	7dbb      	ldrb	r3, [r7, #22]
 8001444:	3303      	adds	r3, #3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2201      	movs	r2, #1
 800144a:	4619      	mov	r1, r3
 800144c:	f7ff fac4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001450:	7dfb      	ldrb	r3, [r7, #23]
 8001452:	3303      	adds	r3, #3
 8001454:	b2db      	uxtb	r3, r3
 8001456:	7db9      	ldrb	r1, [r7, #22]
 8001458:	2201      	movs	r2, #1
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fabc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8001460:	7dfb      	ldrb	r3, [r7, #23]
 8001462:	3303      	adds	r3, #3
 8001464:	b2d8      	uxtb	r0, r3
 8001466:	7dbb      	ldrb	r3, [r7, #22]
 8001468:	3304      	adds	r3, #4
 800146a:	b2db      	uxtb	r3, r3
 800146c:	2201      	movs	r2, #1
 800146e:	4619      	mov	r1, r3
 8001470:	f7ff fab2 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001474:	f000 bdea 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'L':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001478:	7db9      	ldrb	r1, [r7, #22]
 800147a:	7dfb      	ldrb	r3, [r7, #23]
 800147c:	2201      	movs	r2, #1
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff faaa 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001484:	7dbb      	ldrb	r3, [r7, #22]
 8001486:	3301      	adds	r3, #1
 8001488:	b2d9      	uxtb	r1, r3
 800148a:	7dfb      	ldrb	r3, [r7, #23]
 800148c:	2201      	movs	r2, #1
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff faa2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001494:	7dbb      	ldrb	r3, [r7, #22]
 8001496:	3302      	adds	r3, #2
 8001498:	b2d9      	uxtb	r1, r3
 800149a:	7dfb      	ldrb	r3, [r7, #23]
 800149c:	2201      	movs	r2, #1
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fa9a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 80014a4:	7dbb      	ldrb	r3, [r7, #22]
 80014a6:	3303      	adds	r3, #3
 80014a8:	b2d9      	uxtb	r1, r3
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
 80014ac:	2201      	movs	r2, #1
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fa92 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 80014b4:	7dbb      	ldrb	r3, [r7, #22]
 80014b6:	3304      	adds	r3, #4
 80014b8:	b2d9      	uxtb	r1, r3
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
 80014bc:	2201      	movs	r2, #1
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fa8a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 80014c4:	7dfb      	ldrb	r3, [r7, #23]
 80014c6:	3301      	adds	r3, #1
 80014c8:	b2d8      	uxtb	r0, r3
 80014ca:	7dbb      	ldrb	r3, [r7, #22]
 80014cc:	3304      	adds	r3, #4
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2201      	movs	r2, #1
 80014d2:	4619      	mov	r1, r3
 80014d4:	f7ff fa80 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 80014d8:	7dfb      	ldrb	r3, [r7, #23]
 80014da:	3302      	adds	r3, #2
 80014dc:	b2d8      	uxtb	r0, r3
 80014de:	7dbb      	ldrb	r3, [r7, #22]
 80014e0:	3304      	adds	r3, #4
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2201      	movs	r2, #1
 80014e6:	4619      	mov	r1, r3
 80014e8:	f7ff fa76 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 80014ec:	7dfb      	ldrb	r3, [r7, #23]
 80014ee:	3303      	adds	r3, #3
 80014f0:	b2d8      	uxtb	r0, r3
 80014f2:	7dbb      	ldrb	r3, [r7, #22]
 80014f4:	3304      	adds	r3, #4
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2201      	movs	r2, #1
 80014fa:	4619      	mov	r1, r3
 80014fc:	f7ff fa6c 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001500:	f000 bda4 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'M':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001504:	7db9      	ldrb	r1, [r7, #22]
 8001506:	7dfb      	ldrb	r3, [r7, #23]
 8001508:	2201      	movs	r2, #1
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fa64 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001510:	7dbb      	ldrb	r3, [r7, #22]
 8001512:	3301      	adds	r3, #1
 8001514:	b2d9      	uxtb	r1, r3
 8001516:	7dfb      	ldrb	r3, [r7, #23]
 8001518:	2201      	movs	r2, #1
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fa5c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001520:	7dbb      	ldrb	r3, [r7, #22]
 8001522:	3302      	adds	r3, #2
 8001524:	b2d9      	uxtb	r1, r3
 8001526:	7dfb      	ldrb	r3, [r7, #23]
 8001528:	2201      	movs	r2, #1
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fa54 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001530:	7dbb      	ldrb	r3, [r7, #22]
 8001532:	3303      	adds	r3, #3
 8001534:	b2d9      	uxtb	r1, r3
 8001536:	7dfb      	ldrb	r3, [r7, #23]
 8001538:	2201      	movs	r2, #1
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fa4c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001540:	7dbb      	ldrb	r3, [r7, #22]
 8001542:	3304      	adds	r3, #4
 8001544:	b2d9      	uxtb	r1, r3
 8001546:	7dfb      	ldrb	r3, [r7, #23]
 8001548:	2201      	movs	r2, #1
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fa44 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 6, y + 0, 1);
 8001550:	7dfb      	ldrb	r3, [r7, #23]
 8001552:	3306      	adds	r3, #6
 8001554:	b2db      	uxtb	r3, r3
 8001556:	7db9      	ldrb	r1, [r7, #22]
 8001558:	2201      	movs	r2, #1
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fa3c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 6, y + 1, 1);
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	3306      	adds	r3, #6
 8001564:	b2d8      	uxtb	r0, r3
 8001566:	7dbb      	ldrb	r3, [r7, #22]
 8001568:	3301      	adds	r3, #1
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2201      	movs	r2, #1
 800156e:	4619      	mov	r1, r3
 8001570:	f7ff fa32 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 6, y + 2, 1);
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	3306      	adds	r3, #6
 8001578:	b2d8      	uxtb	r0, r3
 800157a:	7dbb      	ldrb	r3, [r7, #22]
 800157c:	3302      	adds	r3, #2
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2201      	movs	r2, #1
 8001582:	4619      	mov	r1, r3
 8001584:	f7ff fa28 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 6, y + 3, 1);
 8001588:	7dfb      	ldrb	r3, [r7, #23]
 800158a:	3306      	adds	r3, #6
 800158c:	b2d8      	uxtb	r0, r3
 800158e:	7dbb      	ldrb	r3, [r7, #22]
 8001590:	3303      	adds	r3, #3
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2201      	movs	r2, #1
 8001596:	4619      	mov	r1, r3
 8001598:	f7ff fa1e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 6, y + 4, 1);
 800159c:	7dfb      	ldrb	r3, [r7, #23]
 800159e:	3306      	adds	r3, #6
 80015a0:	b2d8      	uxtb	r0, r3
 80015a2:	7dbb      	ldrb	r3, [r7, #22]
 80015a4:	3304      	adds	r3, #4
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2201      	movs	r2, #1
 80015aa:	4619      	mov	r1, r3
 80015ac:	f7ff fa14 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 1, 1);
 80015b0:	7dfb      	ldrb	r3, [r7, #23]
 80015b2:	3301      	adds	r3, #1
 80015b4:	b2d8      	uxtb	r0, r3
 80015b6:	7dbb      	ldrb	r3, [r7, #22]
 80015b8:	3301      	adds	r3, #1
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2201      	movs	r2, #1
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fa0a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 5, y + 1, 1);
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
 80015c6:	3305      	adds	r3, #5
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	7dbb      	ldrb	r3, [r7, #22]
 80015cc:	3301      	adds	r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2201      	movs	r2, #1
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fa00 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 80015d8:	7dfb      	ldrb	r3, [r7, #23]
 80015da:	3302      	adds	r3, #2
 80015dc:	b2d8      	uxtb	r0, r3
 80015de:	7dbb      	ldrb	r3, [r7, #22]
 80015e0:	3302      	adds	r3, #2
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2201      	movs	r2, #1
 80015e6:	4619      	mov	r1, r3
 80015e8:	f7ff f9f6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	3304      	adds	r3, #4
 80015f0:	b2d8      	uxtb	r0, r3
 80015f2:	7dbb      	ldrb	r3, [r7, #22]
 80015f4:	3302      	adds	r3, #2
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2201      	movs	r2, #1
 80015fa:	4619      	mov	r1, r3
 80015fc:	f7ff f9ec 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001600:	7dfb      	ldrb	r3, [r7, #23]
 8001602:	3303      	adds	r3, #3
 8001604:	b2d8      	uxtb	r0, r3
 8001606:	7dbb      	ldrb	r3, [r7, #22]
 8001608:	3303      	adds	r3, #3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2201      	movs	r2, #1
 800160e:	4619      	mov	r1, r3
 8001610:	f7ff f9e2 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001614:	f000 bd1a 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'N':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001618:	7db9      	ldrb	r1, [r7, #22]
 800161a:	7dfb      	ldrb	r3, [r7, #23]
 800161c:	2201      	movs	r2, #1
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff f9da 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001624:	7dbb      	ldrb	r3, [r7, #22]
 8001626:	3301      	adds	r3, #1
 8001628:	b2d9      	uxtb	r1, r3
 800162a:	7dfb      	ldrb	r3, [r7, #23]
 800162c:	2201      	movs	r2, #1
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff f9d2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001634:	7dbb      	ldrb	r3, [r7, #22]
 8001636:	3302      	adds	r3, #2
 8001638:	b2d9      	uxtb	r1, r3
 800163a:	7dfb      	ldrb	r3, [r7, #23]
 800163c:	2201      	movs	r2, #1
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff f9ca 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001644:	7dbb      	ldrb	r3, [r7, #22]
 8001646:	3303      	adds	r3, #3
 8001648:	b2d9      	uxtb	r1, r3
 800164a:	7dfb      	ldrb	r3, [r7, #23]
 800164c:	2201      	movs	r2, #1
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff f9c2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001654:	7dbb      	ldrb	r3, [r7, #22]
 8001656:	3304      	adds	r3, #4
 8001658:	b2d9      	uxtb	r1, r3
 800165a:	7dfb      	ldrb	r3, [r7, #23]
 800165c:	2201      	movs	r2, #1
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff f9ba 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001664:	7dfb      	ldrb	r3, [r7, #23]
 8001666:	3304      	adds	r3, #4
 8001668:	b2db      	uxtb	r3, r3
 800166a:	7db9      	ldrb	r1, [r7, #22]
 800166c:	2201      	movs	r2, #1
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff f9b2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 1, 1);
 8001674:	7dfb      	ldrb	r3, [r7, #23]
 8001676:	3304      	adds	r3, #4
 8001678:	b2d8      	uxtb	r0, r3
 800167a:	7dbb      	ldrb	r3, [r7, #22]
 800167c:	3301      	adds	r3, #1
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2201      	movs	r2, #1
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff f9a8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	3304      	adds	r3, #4
 800168c:	b2d8      	uxtb	r0, r3
 800168e:	7dbb      	ldrb	r3, [r7, #22]
 8001690:	3302      	adds	r3, #2
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2201      	movs	r2, #1
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff f99e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 3, 1);
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	3304      	adds	r3, #4
 80016a0:	b2d8      	uxtb	r0, r3
 80016a2:	7dbb      	ldrb	r3, [r7, #22]
 80016a4:	3303      	adds	r3, #3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2201      	movs	r2, #1
 80016aa:	4619      	mov	r1, r3
 80016ac:	f7ff f994 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 4, 1);
 80016b0:	7dfb      	ldrb	r3, [r7, #23]
 80016b2:	3304      	adds	r3, #4
 80016b4:	b2d8      	uxtb	r0, r3
 80016b6:	7dbb      	ldrb	r3, [r7, #22]
 80016b8:	3304      	adds	r3, #4
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2201      	movs	r2, #1
 80016be:	4619      	mov	r1, r3
 80016c0:	f7ff f98a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 1, 1);
 80016c4:	7dfb      	ldrb	r3, [r7, #23]
 80016c6:	3301      	adds	r3, #1
 80016c8:	b2d8      	uxtb	r0, r3
 80016ca:	7dbb      	ldrb	r3, [r7, #22]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2201      	movs	r2, #1
 80016d2:	4619      	mov	r1, r3
 80016d4:	f7ff f980 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 80016d8:	7dfb      	ldrb	r3, [r7, #23]
 80016da:	3302      	adds	r3, #2
 80016dc:	b2d8      	uxtb	r0, r3
 80016de:	7dbb      	ldrb	r3, [r7, #22]
 80016e0:	3302      	adds	r3, #2
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2201      	movs	r2, #1
 80016e6:	4619      	mov	r1, r3
 80016e8:	f7ff f976 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 80016ec:	7dfb      	ldrb	r3, [r7, #23]
 80016ee:	3303      	adds	r3, #3
 80016f0:	b2d8      	uxtb	r0, r3
 80016f2:	7dbb      	ldrb	r3, [r7, #22]
 80016f4:	3303      	adds	r3, #3
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2201      	movs	r2, #1
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff f96c 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001700:	f000 bca4 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'O':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001704:	7dfb      	ldrb	r3, [r7, #23]
 8001706:	3301      	adds	r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	7db9      	ldrb	r1, [r7, #22]
 800170c:	2201      	movs	r2, #1
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff f962 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001714:	7dfb      	ldrb	r3, [r7, #23]
 8001716:	3302      	adds	r3, #2
 8001718:	b2db      	uxtb	r3, r3
 800171a:	7db9      	ldrb	r1, [r7, #22]
 800171c:	2201      	movs	r2, #1
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff f95a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001724:	7dfb      	ldrb	r3, [r7, #23]
 8001726:	3303      	adds	r3, #3
 8001728:	b2db      	uxtb	r3, r3
 800172a:	7db9      	ldrb	r1, [r7, #22]
 800172c:	2201      	movs	r2, #1
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff f952 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001734:	7dbb      	ldrb	r3, [r7, #22]
 8001736:	3301      	adds	r3, #1
 8001738:	b2d9      	uxtb	r1, r3
 800173a:	7dfb      	ldrb	r3, [r7, #23]
 800173c:	2201      	movs	r2, #1
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff f94a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 1, 1);
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	3304      	adds	r3, #4
 8001748:	b2d8      	uxtb	r0, r3
 800174a:	7dbb      	ldrb	r3, [r7, #22]
 800174c:	3301      	adds	r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2201      	movs	r2, #1
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff f940 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001758:	7dbb      	ldrb	r3, [r7, #22]
 800175a:	3302      	adds	r3, #2
 800175c:	b2d9      	uxtb	r1, r3
 800175e:	7dfb      	ldrb	r3, [r7, #23]
 8001760:	2201      	movs	r2, #1
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff f938 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 8001768:	7dfb      	ldrb	r3, [r7, #23]
 800176a:	3304      	adds	r3, #4
 800176c:	b2d8      	uxtb	r0, r3
 800176e:	7dbb      	ldrb	r3, [r7, #22]
 8001770:	3302      	adds	r3, #2
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2201      	movs	r2, #1
 8001776:	4619      	mov	r1, r3
 8001778:	f7ff f92e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 800177c:	7dbb      	ldrb	r3, [r7, #22]
 800177e:	3303      	adds	r3, #3
 8001780:	b2d9      	uxtb	r1, r3
 8001782:	7dfb      	ldrb	r3, [r7, #23]
 8001784:	2201      	movs	r2, #1
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff f926 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 3, 1);
 800178c:	7dfb      	ldrb	r3, [r7, #23]
 800178e:	3304      	adds	r3, #4
 8001790:	b2d8      	uxtb	r0, r3
 8001792:	7dbb      	ldrb	r3, [r7, #22]
 8001794:	3303      	adds	r3, #3
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2201      	movs	r2, #1
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff f91c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 80017a0:	7dfb      	ldrb	r3, [r7, #23]
 80017a2:	3301      	adds	r3, #1
 80017a4:	b2d8      	uxtb	r0, r3
 80017a6:	7dbb      	ldrb	r3, [r7, #22]
 80017a8:	3304      	adds	r3, #4
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2201      	movs	r2, #1
 80017ae:	4619      	mov	r1, r3
 80017b0:	f7ff f912 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	3302      	adds	r3, #2
 80017b8:	b2d8      	uxtb	r0, r3
 80017ba:	7dbb      	ldrb	r3, [r7, #22]
 80017bc:	3304      	adds	r3, #4
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2201      	movs	r2, #1
 80017c2:	4619      	mov	r1, r3
 80017c4:	f7ff f908 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	3303      	adds	r3, #3
 80017cc:	b2d8      	uxtb	r0, r3
 80017ce:	7dbb      	ldrb	r3, [r7, #22]
 80017d0:	3304      	adds	r3, #4
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2201      	movs	r2, #1
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f8fe 	bl	80009d8 <nokia5110_SetPixel>
		break;
 80017dc:	f000 bc36 	b.w	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'P':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 80017e0:	7db9      	ldrb	r1, [r7, #22]
 80017e2:	7dfb      	ldrb	r3, [r7, #23]
 80017e4:	2201      	movs	r2, #1
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff f8f6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	3301      	adds	r3, #1
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	7db9      	ldrb	r1, [r7, #22]
 80017f4:	2201      	movs	r2, #1
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff f8ee 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	3302      	adds	r3, #2
 8001800:	b2db      	uxtb	r3, r3
 8001802:	7db9      	ldrb	r1, [r7, #22]
 8001804:	2201      	movs	r2, #1
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff f8e6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 800180c:	7dbb      	ldrb	r3, [r7, #22]
 800180e:	3301      	adds	r3, #1
 8001810:	b2d9      	uxtb	r1, r3
 8001812:	7dfb      	ldrb	r3, [r7, #23]
 8001814:	2201      	movs	r2, #1
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff f8de 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 800181c:	7dfb      	ldrb	r3, [r7, #23]
 800181e:	3303      	adds	r3, #3
 8001820:	b2d8      	uxtb	r0, r3
 8001822:	7dbb      	ldrb	r3, [r7, #22]
 8001824:	3301      	adds	r3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2201      	movs	r2, #1
 800182a:	4619      	mov	r1, r3
 800182c:	f7ff f8d4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001830:	7dbb      	ldrb	r3, [r7, #22]
 8001832:	3302      	adds	r3, #2
 8001834:	b2d9      	uxtb	r1, r3
 8001836:	7dfb      	ldrb	r3, [r7, #23]
 8001838:	2201      	movs	r2, #1
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff f8cc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	3301      	adds	r3, #1
 8001844:	b2d8      	uxtb	r0, r3
 8001846:	7dbb      	ldrb	r3, [r7, #22]
 8001848:	3302      	adds	r3, #2
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2201      	movs	r2, #1
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff f8c2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001854:	7dfb      	ldrb	r3, [r7, #23]
 8001856:	3302      	adds	r3, #2
 8001858:	b2d8      	uxtb	r0, r3
 800185a:	7dbb      	ldrb	r3, [r7, #22]
 800185c:	3302      	adds	r3, #2
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2201      	movs	r2, #1
 8001862:	4619      	mov	r1, r3
 8001864:	f7ff f8b8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001868:	7dbb      	ldrb	r3, [r7, #22]
 800186a:	3303      	adds	r3, #3
 800186c:	b2d9      	uxtb	r1, r3
 800186e:	7dfb      	ldrb	r3, [r7, #23]
 8001870:	2201      	movs	r2, #1
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff f8b0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001878:	7dbb      	ldrb	r3, [r7, #22]
 800187a:	3304      	adds	r3, #4
 800187c:	b2d9      	uxtb	r1, r3
 800187e:	7dfb      	ldrb	r3, [r7, #23]
 8001880:	2201      	movs	r2, #1
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff f8a8 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001888:	e3e0      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'Q':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 800188a:	7dfb      	ldrb	r3, [r7, #23]
 800188c:	3301      	adds	r3, #1
 800188e:	b2db      	uxtb	r3, r3
 8001890:	7db9      	ldrb	r1, [r7, #22]
 8001892:	2201      	movs	r2, #1
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff f89f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 800189a:	7dfb      	ldrb	r3, [r7, #23]
 800189c:	3302      	adds	r3, #2
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	7db9      	ldrb	r1, [r7, #22]
 80018a2:	2201      	movs	r2, #1
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff f897 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 80018aa:	7dfb      	ldrb	r3, [r7, #23]
 80018ac:	3303      	adds	r3, #3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	7db9      	ldrb	r1, [r7, #22]
 80018b2:	2201      	movs	r2, #1
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff f88f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 80018ba:	7dbb      	ldrb	r3, [r7, #22]
 80018bc:	3301      	adds	r3, #1
 80018be:	b2d9      	uxtb	r1, r3
 80018c0:	7dfb      	ldrb	r3, [r7, #23]
 80018c2:	2201      	movs	r2, #1
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff f887 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 1, 1);
 80018ca:	7dfb      	ldrb	r3, [r7, #23]
 80018cc:	3304      	adds	r3, #4
 80018ce:	b2d8      	uxtb	r0, r3
 80018d0:	7dbb      	ldrb	r3, [r7, #22]
 80018d2:	3301      	adds	r3, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2201      	movs	r2, #1
 80018d8:	4619      	mov	r1, r3
 80018da:	f7ff f87d 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 80018de:	7dbb      	ldrb	r3, [r7, #22]
 80018e0:	3302      	adds	r3, #2
 80018e2:	b2d9      	uxtb	r1, r3
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
 80018e6:	2201      	movs	r2, #1
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff f875 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 80018ee:	7dfb      	ldrb	r3, [r7, #23]
 80018f0:	3304      	adds	r3, #4
 80018f2:	b2d8      	uxtb	r0, r3
 80018f4:	7dbb      	ldrb	r3, [r7, #22]
 80018f6:	3302      	adds	r3, #2
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2201      	movs	r2, #1
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f86b 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001902:	7dbb      	ldrb	r3, [r7, #22]
 8001904:	3303      	adds	r3, #3
 8001906:	b2d9      	uxtb	r1, r3
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2201      	movs	r2, #1
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff f863 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001912:	7dfb      	ldrb	r3, [r7, #23]
 8001914:	3303      	adds	r3, #3
 8001916:	b2d8      	uxtb	r0, r3
 8001918:	7dbb      	ldrb	r3, [r7, #22]
 800191a:	3303      	adds	r3, #3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2201      	movs	r2, #1
 8001920:	4619      	mov	r1, r3
 8001922:	f7ff f859 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001926:	7dfb      	ldrb	r3, [r7, #23]
 8001928:	3301      	adds	r3, #1
 800192a:	b2d8      	uxtb	r0, r3
 800192c:	7dbb      	ldrb	r3, [r7, #22]
 800192e:	3304      	adds	r3, #4
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2201      	movs	r2, #1
 8001934:	4619      	mov	r1, r3
 8001936:	f7ff f84f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 800193a:	7dfb      	ldrb	r3, [r7, #23]
 800193c:	3302      	adds	r3, #2
 800193e:	b2d8      	uxtb	r0, r3
 8001940:	7dbb      	ldrb	r3, [r7, #22]
 8001942:	3304      	adds	r3, #4
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2201      	movs	r2, #1
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f845 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 800194e:	7dfb      	ldrb	r3, [r7, #23]
 8001950:	3303      	adds	r3, #3
 8001952:	b2d8      	uxtb	r0, r3
 8001954:	7dbb      	ldrb	r3, [r7, #22]
 8001956:	3304      	adds	r3, #4
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2201      	movs	r2, #1
 800195c:	4619      	mov	r1, r3
 800195e:	f7ff f83b 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 4, 1);
 8001962:	7dfb      	ldrb	r3, [r7, #23]
 8001964:	3304      	adds	r3, #4
 8001966:	b2d8      	uxtb	r0, r3
 8001968:	7dbb      	ldrb	r3, [r7, #22]
 800196a:	3304      	adds	r3, #4
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2201      	movs	r2, #1
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f831 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001976:	e369      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'R':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001978:	7db9      	ldrb	r1, [r7, #22]
 800197a:	7dfb      	ldrb	r3, [r7, #23]
 800197c:	2201      	movs	r2, #1
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff f82a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001984:	7dfb      	ldrb	r3, [r7, #23]
 8001986:	3301      	adds	r3, #1
 8001988:	b2db      	uxtb	r3, r3
 800198a:	7db9      	ldrb	r1, [r7, #22]
 800198c:	2201      	movs	r2, #1
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff f822 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	3302      	adds	r3, #2
 8001998:	b2db      	uxtb	r3, r3
 800199a:	7db9      	ldrb	r1, [r7, #22]
 800199c:	2201      	movs	r2, #1
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f81a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 80019a4:	7dbb      	ldrb	r3, [r7, #22]
 80019a6:	3301      	adds	r3, #1
 80019a8:	b2d9      	uxtb	r1, r3
 80019aa:	7dfb      	ldrb	r3, [r7, #23]
 80019ac:	2201      	movs	r2, #1
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f812 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 1, 1);
 80019b4:	7dfb      	ldrb	r3, [r7, #23]
 80019b6:	3304      	adds	r3, #4
 80019b8:	b2d8      	uxtb	r0, r3
 80019ba:	7dbb      	ldrb	r3, [r7, #22]
 80019bc:	3301      	adds	r3, #1
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2201      	movs	r2, #1
 80019c2:	4619      	mov	r1, r3
 80019c4:	f7ff f808 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 80019c8:	7dbb      	ldrb	r3, [r7, #22]
 80019ca:	3302      	adds	r3, #2
 80019cc:	b2d9      	uxtb	r1, r3
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2201      	movs	r2, #1
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff f800 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	3304      	adds	r3, #4
 80019dc:	b2d8      	uxtb	r0, r3
 80019de:	7dbb      	ldrb	r3, [r7, #22]
 80019e0:	3302      	adds	r3, #2
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2201      	movs	r2, #1
 80019e6:	4619      	mov	r1, r3
 80019e8:	f7fe fff6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 80019ec:	7dbb      	ldrb	r3, [r7, #22]
 80019ee:	3303      	adds	r3, #3
 80019f0:	b2d9      	uxtb	r1, r3
 80019f2:	7dfb      	ldrb	r3, [r7, #23]
 80019f4:	2201      	movs	r2, #1
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7fe ffee 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 3, 1);
 80019fc:	7dfb      	ldrb	r3, [r7, #23]
 80019fe:	3301      	adds	r3, #1
 8001a00:	b2d8      	uxtb	r0, r3
 8001a02:	7dbb      	ldrb	r3, [r7, #22]
 8001a04:	3303      	adds	r3, #3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2201      	movs	r2, #1
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7fe ffe4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 3, 1);
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	3302      	adds	r3, #2
 8001a14:	b2d8      	uxtb	r0, r3
 8001a16:	7dbb      	ldrb	r3, [r7, #22]
 8001a18:	3303      	adds	r3, #3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f7fe ffda 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001a24:	7dbb      	ldrb	r3, [r7, #22]
 8001a26:	3304      	adds	r3, #4
 8001a28:	b2d9      	uxtb	r1, r3
 8001a2a:	7dfb      	ldrb	r3, [r7, #23]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe ffd2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8001a34:	7dfb      	ldrb	r3, [r7, #23]
 8001a36:	3303      	adds	r3, #3
 8001a38:	b2d8      	uxtb	r0, r3
 8001a3a:	7dbb      	ldrb	r3, [r7, #22]
 8001a3c:	3304      	adds	r3, #4
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2201      	movs	r2, #1
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7fe ffc8 	bl	80009d8 <nokia5110_SetPixel>

		break;
 8001a48:	e300      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'S':
	{
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	7db9      	ldrb	r1, [r7, #22]
 8001a52:	2201      	movs	r2, #1
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe ffbf 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001a5a:	7dfb      	ldrb	r3, [r7, #23]
 8001a5c:	3302      	adds	r3, #2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	7db9      	ldrb	r1, [r7, #22]
 8001a62:	2201      	movs	r2, #1
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe ffb7 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001a6a:	7dfb      	ldrb	r3, [r7, #23]
 8001a6c:	3303      	adds	r3, #3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	7db9      	ldrb	r1, [r7, #22]
 8001a72:	2201      	movs	r2, #1
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe ffaf 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001a7a:	7dbb      	ldrb	r3, [r7, #22]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	b2d9      	uxtb	r1, r3
 8001a80:	7dfb      	ldrb	r3, [r7, #23]
 8001a82:	2201      	movs	r2, #1
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe ffa7 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001a8a:	7dbb      	ldrb	r3, [r7, #22]
 8001a8c:	3302      	adds	r3, #2
 8001a8e:	b2d9      	uxtb	r1, r3
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2201      	movs	r2, #1
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe ff9f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 2, 1);
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b2d8      	uxtb	r0, r3
 8001aa0:	7dbb      	ldrb	r3, [r7, #22]
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f7fe ff95 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001aae:	7dfb      	ldrb	r3, [r7, #23]
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	b2d8      	uxtb	r0, r3
 8001ab4:	7dbb      	ldrb	r3, [r7, #22]
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2201      	movs	r2, #1
 8001abc:	4619      	mov	r1, r3
 8001abe:	f7fe ff8b 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
 8001ac4:	3303      	adds	r3, #3
 8001ac6:	b2d8      	uxtb	r0, r3
 8001ac8:	7dbb      	ldrb	r3, [r7, #22]
 8001aca:	3302      	adds	r3, #2
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2201      	movs	r2, #1
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7fe ff81 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
 8001ad8:	3303      	adds	r3, #3
 8001ada:	b2d8      	uxtb	r0, r3
 8001adc:	7dbb      	ldrb	r3, [r7, #22]
 8001ade:	3303      	adds	r3, #3
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f7fe ff77 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001aea:	7dbb      	ldrb	r3, [r7, #22]
 8001aec:	3304      	adds	r3, #4
 8001aee:	b2d9      	uxtb	r1, r3
 8001af0:	7dfb      	ldrb	r3, [r7, #23]
 8001af2:	2201      	movs	r2, #1
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe ff6f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001afa:	7dfb      	ldrb	r3, [r7, #23]
 8001afc:	3301      	adds	r3, #1
 8001afe:	b2d8      	uxtb	r0, r3
 8001b00:	7dbb      	ldrb	r3, [r7, #22]
 8001b02:	3304      	adds	r3, #4
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2201      	movs	r2, #1
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f7fe ff65 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001b0e:	7dfb      	ldrb	r3, [r7, #23]
 8001b10:	3302      	adds	r3, #2
 8001b12:	b2d8      	uxtb	r0, r3
 8001b14:	7dbb      	ldrb	r3, [r7, #22]
 8001b16:	3304      	adds	r3, #4
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f7fe ff5b 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001b22:	e293      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'T':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001b24:	7db9      	ldrb	r1, [r7, #22]
 8001b26:	7dfb      	ldrb	r3, [r7, #23]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe ff54 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	3301      	adds	r3, #1
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	7db9      	ldrb	r1, [r7, #22]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe ff4c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
 8001b42:	3302      	adds	r3, #2
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	7db9      	ldrb	r1, [r7, #22]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe ff44 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001b50:	7dfb      	ldrb	r3, [r7, #23]
 8001b52:	3303      	adds	r3, #3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	7db9      	ldrb	r1, [r7, #22]
 8001b58:	2201      	movs	r2, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe ff3c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001b60:	7dfb      	ldrb	r3, [r7, #23]
 8001b62:	3304      	adds	r3, #4
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	7db9      	ldrb	r1, [r7, #22]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe ff34 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 1, 1);
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	3302      	adds	r3, #2
 8001b74:	b2d8      	uxtb	r0, r3
 8001b76:	7dbb      	ldrb	r3, [r7, #22]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f7fe ff2a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001b84:	7dfb      	ldrb	r3, [r7, #23]
 8001b86:	3302      	adds	r3, #2
 8001b88:	b2d8      	uxtb	r0, r3
 8001b8a:	7dbb      	ldrb	r3, [r7, #22]
 8001b8c:	3302      	adds	r3, #2
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2201      	movs	r2, #1
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7fe ff20 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 3, 1);
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	b2d8      	uxtb	r0, r3
 8001b9e:	7dbb      	ldrb	r3, [r7, #22]
 8001ba0:	3303      	adds	r3, #3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7fe ff16 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	3302      	adds	r3, #2
 8001bb0:	b2d8      	uxtb	r0, r3
 8001bb2:	7dbb      	ldrb	r3, [r7, #22]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2201      	movs	r2, #1
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7fe ff0c 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001bc0:	e244      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'U':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001bc2:	7db9      	ldrb	r1, [r7, #22]
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe ff05 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001bce:	7dfb      	ldrb	r3, [r7, #23]
 8001bd0:	3303      	adds	r3, #3
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	7db9      	ldrb	r1, [r7, #22]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fefd 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001bde:	7dbb      	ldrb	r3, [r7, #22]
 8001be0:	3301      	adds	r3, #1
 8001be2:	b2d9      	uxtb	r1, r3
 8001be4:	7dfb      	ldrb	r3, [r7, #23]
 8001be6:	2201      	movs	r2, #1
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fef5 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001bee:	7dfb      	ldrb	r3, [r7, #23]
 8001bf0:	3303      	adds	r3, #3
 8001bf2:	b2d8      	uxtb	r0, r3
 8001bf4:	7dbb      	ldrb	r3, [r7, #22]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f7fe feeb 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001c02:	7dbb      	ldrb	r3, [r7, #22]
 8001c04:	3302      	adds	r3, #2
 8001c06:	b2d9      	uxtb	r1, r3
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fee3 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001c12:	7dfb      	ldrb	r3, [r7, #23]
 8001c14:	3303      	adds	r3, #3
 8001c16:	b2d8      	uxtb	r0, r3
 8001c18:	7dbb      	ldrb	r3, [r7, #22]
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2201      	movs	r2, #1
 8001c20:	4619      	mov	r1, r3
 8001c22:	f7fe fed9 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001c26:	7dbb      	ldrb	r3, [r7, #22]
 8001c28:	3303      	adds	r3, #3
 8001c2a:	b2d9      	uxtb	r1, r3
 8001c2c:	7dfb      	ldrb	r3, [r7, #23]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fed1 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001c36:	7dfb      	ldrb	r3, [r7, #23]
 8001c38:	3303      	adds	r3, #3
 8001c3a:	b2d8      	uxtb	r0, r3
 8001c3c:	7dbb      	ldrb	r3, [r7, #22]
 8001c3e:	3303      	adds	r3, #3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2201      	movs	r2, #1
 8001c44:	4619      	mov	r1, r3
 8001c46:	f7fe fec7 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001c4a:	7dfb      	ldrb	r3, [r7, #23]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	b2d8      	uxtb	r0, r3
 8001c50:	7dbb      	ldrb	r3, [r7, #22]
 8001c52:	3304      	adds	r3, #4
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2201      	movs	r2, #1
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f7fe febd 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001c5e:	7dfb      	ldrb	r3, [r7, #23]
 8001c60:	3302      	adds	r3, #2
 8001c62:	b2d8      	uxtb	r0, r3
 8001c64:	7dbb      	ldrb	r3, [r7, #22]
 8001c66:	3304      	adds	r3, #4
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f7fe feb3 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001c72:	e1eb      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'V':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001c74:	7db9      	ldrb	r1, [r7, #22]
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe feac 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001c80:	7dfb      	ldrb	r3, [r7, #23]
 8001c82:	3303      	adds	r3, #3
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	7db9      	ldrb	r1, [r7, #22]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fea4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001c90:	7dbb      	ldrb	r3, [r7, #22]
 8001c92:	3301      	adds	r3, #1
 8001c94:	b2d9      	uxtb	r1, r3
 8001c96:	7dfb      	ldrb	r3, [r7, #23]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fe9c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001ca0:	7dfb      	ldrb	r3, [r7, #23]
 8001ca2:	3303      	adds	r3, #3
 8001ca4:	b2d8      	uxtb	r0, r3
 8001ca6:	7dbb      	ldrb	r3, [r7, #22]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2201      	movs	r2, #1
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f7fe fe92 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001cb4:	7dbb      	ldrb	r3, [r7, #22]
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	b2d9      	uxtb	r1, r3
 8001cba:	7dfb      	ldrb	r3, [r7, #23]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7fe fe8a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 2, 1);
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
 8001cc6:	3303      	adds	r3, #3
 8001cc8:	b2d8      	uxtb	r0, r3
 8001cca:	7dbb      	ldrb	r3, [r7, #22]
 8001ccc:	3302      	adds	r3, #2
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f7fe fe80 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001cd8:	7dbb      	ldrb	r3, [r7, #22]
 8001cda:	3303      	adds	r3, #3
 8001cdc:	b2d9      	uxtb	r1, r3
 8001cde:	7dfb      	ldrb	r3, [r7, #23]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fe78 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
 8001cea:	3303      	adds	r3, #3
 8001cec:	b2d8      	uxtb	r0, r3
 8001cee:	7dbb      	ldrb	r3, [r7, #22]
 8001cf0:	3303      	adds	r3, #3
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f7fe fe6e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	b2d8      	uxtb	r0, r3
 8001d02:	7dbb      	ldrb	r3, [r7, #22]
 8001d04:	3304      	adds	r3, #4
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2201      	movs	r2, #1
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7fe fe64 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001d10:	7dfb      	ldrb	r3, [r7, #23]
 8001d12:	3302      	adds	r3, #2
 8001d14:	b2d8      	uxtb	r0, r3
 8001d16:	7dbb      	ldrb	r3, [r7, #22]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f7fe fe5a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 5, 1);
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	3301      	adds	r3, #1
 8001d28:	b2d8      	uxtb	r0, r3
 8001d2a:	7dbb      	ldrb	r3, [r7, #22]
 8001d2c:	3305      	adds	r3, #5
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2201      	movs	r2, #1
 8001d32:	4619      	mov	r1, r3
 8001d34:	f7fe fe50 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 5, 1);
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	b2d8      	uxtb	r0, r3
 8001d3e:	7dbb      	ldrb	r3, [r7, #22]
 8001d40:	3305      	adds	r3, #5
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2201      	movs	r2, #1
 8001d46:	4619      	mov	r1, r3
 8001d48:	f7fe fe46 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001d4c:	e17e      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'W':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001d4e:	7db9      	ldrb	r1, [r7, #22]
 8001d50:	7dfb      	ldrb	r3, [r7, #23]
 8001d52:	2201      	movs	r2, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fe3f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001d5a:	7dfb      	ldrb	r3, [r7, #23]
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	7db9      	ldrb	r1, [r7, #22]
 8001d62:	2201      	movs	r2, #1
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fe37 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001d6a:	7dfb      	ldrb	r3, [r7, #23]
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	7db9      	ldrb	r1, [r7, #22]
 8001d72:	2201      	movs	r2, #1
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fe2f 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 1, 1);
 8001d7a:	7dbb      	ldrb	r3, [r7, #22]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b2d9      	uxtb	r1, r3
 8001d80:	7dfb      	ldrb	r3, [r7, #23]
 8001d82:	2201      	movs	r2, #1
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7fe fe27 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 1, 1);
 8001d8a:	7dfb      	ldrb	r3, [r7, #23]
 8001d8c:	3302      	adds	r3, #2
 8001d8e:	b2d8      	uxtb	r0, r3
 8001d90:	7dbb      	ldrb	r3, [r7, #22]
 8001d92:	3301      	adds	r3, #1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2201      	movs	r2, #1
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f7fe fe1d 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 1, 1);
 8001d9e:	7dfb      	ldrb	r3, [r7, #23]
 8001da0:	3304      	adds	r3, #4
 8001da2:	b2d8      	uxtb	r0, r3
 8001da4:	7dbb      	ldrb	r3, [r7, #22]
 8001da6:	3301      	adds	r3, #1
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2201      	movs	r2, #1
 8001dac:	4619      	mov	r1, r3
 8001dae:	f7fe fe13 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 2, 1);
 8001db2:	7dbb      	ldrb	r3, [r7, #22]
 8001db4:	3302      	adds	r3, #2
 8001db6:	b2d9      	uxtb	r1, r3
 8001db8:	7dfb      	ldrb	r3, [r7, #23]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fe0b 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001dc2:	7dfb      	ldrb	r3, [r7, #23]
 8001dc4:	3302      	adds	r3, #2
 8001dc6:	b2d8      	uxtb	r0, r3
 8001dc8:	7dbb      	ldrb	r3, [r7, #22]
 8001dca:	3302      	adds	r3, #2
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f7fe fe01 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 2, 1);
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	3304      	adds	r3, #4
 8001dda:	b2d8      	uxtb	r0, r3
 8001ddc:	7dbb      	ldrb	r3, [r7, #22]
 8001dde:	3302      	adds	r3, #2
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2201      	movs	r2, #1
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe fdf7 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 3, 1);
 8001dea:	7dbb      	ldrb	r3, [r7, #22]
 8001dec:	3303      	adds	r3, #3
 8001dee:	b2d9      	uxtb	r1, r3
 8001df0:	7dfb      	ldrb	r3, [r7, #23]
 8001df2:	2201      	movs	r2, #1
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fdef 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 3, 1);
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	b2d8      	uxtb	r0, r3
 8001e00:	7dbb      	ldrb	r3, [r7, #22]
 8001e02:	3303      	adds	r3, #3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2201      	movs	r2, #1
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe fde5 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 3, 1);
 8001e0e:	7dfb      	ldrb	r3, [r7, #23]
 8001e10:	3304      	adds	r3, #4
 8001e12:	b2d8      	uxtb	r0, r3
 8001e14:	7dbb      	ldrb	r3, [r7, #22]
 8001e16:	3303      	adds	r3, #3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7fe fddb 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 8001e22:	7dfb      	ldrb	r3, [r7, #23]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2d8      	uxtb	r0, r3
 8001e28:	7dbb      	ldrb	r3, [r7, #22]
 8001e2a:	3304      	adds	r3, #4
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2201      	movs	r2, #1
 8001e30:	4619      	mov	r1, r3
 8001e32:	f7fe fdd1 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
 8001e38:	3303      	adds	r3, #3
 8001e3a:	b2d8      	uxtb	r0, r3
 8001e3c:	7dbb      	ldrb	r3, [r7, #22]
 8001e3e:	3304      	adds	r3, #4
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2201      	movs	r2, #1
 8001e44:	4619      	mov	r1, r3
 8001e46:	f7fe fdc7 	bl	80009d8 <nokia5110_SetPixel>

		break;
 8001e4a:	e0ff      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'X':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001e4c:	7db9      	ldrb	r1, [r7, #22]
 8001e4e:	7dfb      	ldrb	r3, [r7, #23]
 8001e50:	2201      	movs	r2, #1
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fdc0 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001e58:	7dfb      	ldrb	r3, [r7, #23]
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	7db9      	ldrb	r1, [r7, #22]
 8001e60:	2201      	movs	r2, #1
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fdb8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 1, 1);
 8001e68:	7dfb      	ldrb	r3, [r7, #23]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	b2d8      	uxtb	r0, r3
 8001e6e:	7dbb      	ldrb	r3, [r7, #22]
 8001e70:	3301      	adds	r3, #1
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2201      	movs	r2, #1
 8001e76:	4619      	mov	r1, r3
 8001e78:	f7fe fdae 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001e7c:	7dfb      	ldrb	r3, [r7, #23]
 8001e7e:	3303      	adds	r3, #3
 8001e80:	b2d8      	uxtb	r0, r3
 8001e82:	7dbb      	ldrb	r3, [r7, #22]
 8001e84:	3301      	adds	r3, #1
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f7fe fda4 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
 8001e92:	3302      	adds	r3, #2
 8001e94:	b2d8      	uxtb	r0, r3
 8001e96:	7dbb      	ldrb	r3, [r7, #22]
 8001e98:	3302      	adds	r3, #2
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f7fe fd9a 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 3, 1);
 8001ea4:	7dfb      	ldrb	r3, [r7, #23]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	b2d8      	uxtb	r0, r3
 8001eaa:	7dbb      	ldrb	r3, [r7, #22]
 8001eac:	3303      	adds	r3, #3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f7fe fd90 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 3, 1);
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	3303      	adds	r3, #3
 8001ebc:	b2d8      	uxtb	r0, r3
 8001ebe:	7dbb      	ldrb	r3, [r7, #22]
 8001ec0:	3303      	adds	r3, #3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f7fe fd86 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001ecc:	7dbb      	ldrb	r3, [r7, #22]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	b2d9      	uxtb	r1, r3
 8001ed2:	7dfb      	ldrb	r3, [r7, #23]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fd7e 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 4, 1);
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	3304      	adds	r3, #4
 8001ee0:	b2d8      	uxtb	r0, r3
 8001ee2:	7dbb      	ldrb	r3, [r7, #22]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4619      	mov	r1, r3
 8001eec:	f7fe fd74 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001ef0:	e0ac      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'Y':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001ef2:	7db9      	ldrb	r1, [r7, #22]
 8001ef4:	7dfb      	ldrb	r3, [r7, #23]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fd6d 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
 8001f00:	3304      	adds	r3, #4
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	7db9      	ldrb	r1, [r7, #22]
 8001f06:	2201      	movs	r2, #1
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fd65 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 1, 1);
 8001f0e:	7dfb      	ldrb	r3, [r7, #23]
 8001f10:	3301      	adds	r3, #1
 8001f12:	b2d8      	uxtb	r0, r3
 8001f14:	7dbb      	ldrb	r3, [r7, #22]
 8001f16:	3301      	adds	r3, #1
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7fe fd5b 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001f22:	7dfb      	ldrb	r3, [r7, #23]
 8001f24:	3303      	adds	r3, #3
 8001f26:	b2d8      	uxtb	r0, r3
 8001f28:	7dbb      	ldrb	r3, [r7, #22]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4619      	mov	r1, r3
 8001f32:	f7fe fd51 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	3302      	adds	r3, #2
 8001f3a:	b2d8      	uxtb	r0, r3
 8001f3c:	7dbb      	ldrb	r3, [r7, #22]
 8001f3e:	3302      	adds	r3, #2
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2201      	movs	r2, #1
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7fe fd47 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 3, 1);
 8001f4a:	7dfb      	ldrb	r3, [r7, #23]
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	b2d8      	uxtb	r0, r3
 8001f50:	7dbb      	ldrb	r3, [r7, #22]
 8001f52:	3303      	adds	r3, #3
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2201      	movs	r2, #1
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f7fe fd3d 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 4, 1);
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
 8001f60:	3302      	adds	r3, #2
 8001f62:	b2d8      	uxtb	r0, r3
 8001f64:	7dbb      	ldrb	r3, [r7, #22]
 8001f66:	3304      	adds	r3, #4
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f7fe fd33 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8001f72:	e06b      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	case 'Z':
	{
		nokia5110_SetPixel(x + 0, y + 0, 1);
 8001f74:	7db9      	ldrb	r1, [r7, #22]
 8001f76:	7dfb      	ldrb	r3, [r7, #23]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7fe fd2c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 0, 1);
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	3301      	adds	r3, #1
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	7db9      	ldrb	r1, [r7, #22]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fd24 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 0, 1);
 8001f90:	7dfb      	ldrb	r3, [r7, #23]
 8001f92:	3302      	adds	r3, #2
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	7db9      	ldrb	r1, [r7, #22]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fd1c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 0, 1);
 8001fa0:	7dfb      	ldrb	r3, [r7, #23]
 8001fa2:	3303      	adds	r3, #3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	7db9      	ldrb	r1, [r7, #22]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fd14 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 0, 1);
 8001fb0:	7dfb      	ldrb	r3, [r7, #23]
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	7db9      	ldrb	r1, [r7, #22]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7fe fd0c 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 1, 1);
 8001fc0:	7dfb      	ldrb	r3, [r7, #23]
 8001fc2:	3303      	adds	r3, #3
 8001fc4:	b2d8      	uxtb	r0, r3
 8001fc6:	7dbb      	ldrb	r3, [r7, #22]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2201      	movs	r2, #1
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f7fe fd02 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 2, y + 2, 1);
 8001fd4:	7dfb      	ldrb	r3, [r7, #23]
 8001fd6:	3302      	adds	r3, #2
 8001fd8:	b2d8      	uxtb	r0, r3
 8001fda:	7dbb      	ldrb	r3, [r7, #22]
 8001fdc:	3302      	adds	r3, #2
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f7fe fcf8 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 3, 1);
 8001fe8:	7dfb      	ldrb	r3, [r7, #23]
 8001fea:	3301      	adds	r3, #1
 8001fec:	b2d8      	uxtb	r0, r3
 8001fee:	7dbb      	ldrb	r3, [r7, #22]
 8001ff0:	3303      	adds	r3, #3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	f7fe fcee 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 0, y + 4, 1);
 8001ffc:	7dbb      	ldrb	r3, [r7, #22]
 8001ffe:	3304      	adds	r3, #4
 8002000:	b2d9      	uxtb	r1, r3
 8002002:	7dfb      	ldrb	r3, [r7, #23]
 8002004:	2201      	movs	r2, #1
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fce6 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 1, y + 4, 1);
 800200c:	7dfb      	ldrb	r3, [r7, #23]
 800200e:	3301      	adds	r3, #1
 8002010:	b2d8      	uxtb	r0, r3
 8002012:	7dbb      	ldrb	r3, [r7, #22]
 8002014:	3304      	adds	r3, #4
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2201      	movs	r2, #1
 800201a:	4619      	mov	r1, r3
 800201c:	f7fe fcdc 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 3, y + 4, 1);
 8002020:	7dfb      	ldrb	r3, [r7, #23]
 8002022:	3303      	adds	r3, #3
 8002024:	b2d8      	uxtb	r0, r3
 8002026:	7dbb      	ldrb	r3, [r7, #22]
 8002028:	3304      	adds	r3, #4
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2201      	movs	r2, #1
 800202e:	4619      	mov	r1, r3
 8002030:	f7fe fcd2 	bl	80009d8 <nokia5110_SetPixel>
		nokia5110_SetPixel(x + 4, y + 4, 1);
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	3304      	adds	r3, #4
 8002038:	b2d8      	uxtb	r0, r3
 800203a:	7dbb      	ldrb	r3, [r7, #22]
 800203c:	3304      	adds	r3, #4
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2201      	movs	r2, #1
 8002042:	4619      	mov	r1, r3
 8002044:	f7fe fcc8 	bl	80009d8 <nokia5110_SetPixel>
		break;
 8002048:	e000      	b.n	800204c <nokia5110_WriteCharacter+0x14e8>
	}
	default:
	{
		  break;
 800204a:	bf00      	nop
	}
	}

	x += 6;
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	3306      	adds	r3, #6
 8002050:	75fb      	strb	r3, [r7, #23]

    if (x >= 80)
 8002052:	7dfb      	ldrb	r3, [r7, #23]
 8002054:	2b4f      	cmp	r3, #79	; 0x4f
 8002056:	d904      	bls.n	8002062 <nokia5110_WriteCharacter+0x14fe>
    {
        x = 0;
 8002058:	2300      	movs	r3, #0
 800205a:	75fb      	strb	r3, [r7, #23]
        y += 6;
 800205c:	7dbb      	ldrb	r3, [r7, #22]
 800205e:	3306      	adds	r3, #6
 8002060:	75bb      	strb	r3, [r7, #22]
    }

    if (y >= 48)
 8002062:	7dbb      	ldrb	r3, [r7, #22]
 8002064:	2b2f      	cmp	r3, #47	; 0x2f
 8002066:	d80b      	bhi.n	8002080 <nokia5110_WriteCharacter+0x151c>
	for(int i = 0; i< strlen(word); i++)
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	3301      	adds	r3, #1
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7fe f8aa 	bl	80001c8 <strlen>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	429a      	cmp	r2, r3
 800207a:	f63e ad7f 	bhi.w	8000b7c <nokia5110_WriteCharacter+0x18>

        break;
    }

	}
}
 800207e:	e000      	b.n	8002082 <nokia5110_WriteCharacter+0x151e>
        break;
 8002080:	bf00      	nop
}
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop

0800208c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4b10      	ldr	r3, [pc, #64]	; (80020d8 <HAL_MspInit+0x4c>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	4a0f      	ldr	r2, [pc, #60]	; (80020d8 <HAL_MspInit+0x4c>)
 800209c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a0:	6453      	str	r3, [r2, #68]	; 0x44
 80020a2:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <HAL_MspInit+0x4c>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	603b      	str	r3, [r7, #0]
 80020b2:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <HAL_MspInit+0x4c>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	4a08      	ldr	r2, [pc, #32]	; (80020d8 <HAL_MspInit+0x4c>)
 80020b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020bc:	6413      	str	r3, [r2, #64]	; 0x40
 80020be:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <HAL_MspInit+0x4c>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020ca:	2007      	movs	r0, #7
 80020cc:	f000 faae 	bl	800262c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40023800 	.word	0x40023800

080020dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a30      	ldr	r2, [pc, #192]	; (80021bc <HAL_SPI_MspInit+0xe0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d159      	bne.n	80021b2 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	4a2e      	ldr	r2, [pc, #184]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
 800210e:	4b2c      	ldr	r3, [pc, #176]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a27      	ldr	r2, [pc, #156]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <HAL_SPI_MspInit+0xe4>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002136:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002148:	2305      	movs	r3, #5
 800214a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	481c      	ldr	r0, [pc, #112]	; (80021c4 <HAL_SPI_MspInit+0xe8>)
 8002154:	f000 fe1c 	bl	8002d90 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002158:	4b1b      	ldr	r3, [pc, #108]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 800215a:	4a1c      	ldr	r2, [pc, #112]	; (80021cc <HAL_SPI_MspInit+0xf0>)
 800215c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002160:	2200      	movs	r2, #0
 8002162:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002164:	4b18      	ldr	r3, [pc, #96]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002166:	2240      	movs	r2, #64	; 0x40
 8002168:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216a:	4b17      	ldr	r3, [pc, #92]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 800216c:	2200      	movs	r2, #0
 800216e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002170:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002172:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002176:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002178:	4b13      	ldr	r3, [pc, #76]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 800217a:	2200      	movs	r2, #0
 800217c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800217e:	4b12      	ldr	r3, [pc, #72]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002180:	2200      	movs	r2, #0
 8002182:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002184:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002186:	2200      	movs	r2, #0
 8002188:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800218a:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 800218c:	2200      	movs	r2, #0
 800218e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002190:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002192:	2200      	movs	r2, #0
 8002194:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002196:	480c      	ldr	r0, [pc, #48]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 8002198:	f000 fa8a 	bl	80026b0 <HAL_DMA_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80021a2:	f7fe fb8b 	bl	80008bc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 80021aa:	649a      	str	r2, [r3, #72]	; 0x48
 80021ac:	4a06      	ldr	r2, [pc, #24]	; (80021c8 <HAL_SPI_MspInit+0xec>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80021b2:	bf00      	nop
 80021b4:	3728      	adds	r7, #40	; 0x28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40003800 	.word	0x40003800
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40020400 	.word	0x40020400
 80021c8:	20000080 	.word	0x20000080
 80021cc:	40026070 	.word	0x40026070

080021d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e0:	d10d      	bne.n	80021fe <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_TIM_PWM_MspInit+0x3c>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	4a08      	ldr	r2, [pc, #32]	; (800220c <HAL_TIM_PWM_MspInit+0x3c>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6413      	str	r3, [r2, #64]	; 0x40
 80021f2:	4b06      	ldr	r3, [pc, #24]	; (800220c <HAL_TIM_PWM_MspInit+0x3c>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800

08002210 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b088      	sub	sp, #32
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 030c 	add.w	r3, r7, #12
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002230:	d11d      	bne.n	800226e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	4b10      	ldr	r3, [pc, #64]	; (8002278 <HAL_TIM_MspPostInit+0x68>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a0f      	ldr	r2, [pc, #60]	; (8002278 <HAL_TIM_MspPostInit+0x68>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <HAL_TIM_MspPostInit+0x68>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800224e:	2301      	movs	r3, #1
 8002250:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800225e:	2301      	movs	r3, #1
 8002260:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002262:	f107 030c 	add.w	r3, r7, #12
 8002266:	4619      	mov	r1, r3
 8002268:	4804      	ldr	r0, [pc, #16]	; (800227c <HAL_TIM_MspPostInit+0x6c>)
 800226a:	f000 fd91 	bl	8002d90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800226e:	bf00      	nop
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800
 800227c:	40020000 	.word	0x40020000

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <NMI_Handler+0x4>

08002286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800228a:	e7fe      	b.n	800228a <HardFault_Handler+0x4>

0800228c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002290:	e7fe      	b.n	8002290 <MemManage_Handler+0x4>

08002292 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002296:	e7fe      	b.n	8002296 <BusFault_Handler+0x4>

08002298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800229c:	e7fe      	b.n	800229c <UsageFault_Handler+0x4>

0800229e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022cc:	f000 f89a 	bl	8002404 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <DMA1_Stream4_IRQHandler+0x10>)
 80022da:	f000 faef 	bl	80028bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000080 	.word	0x20000080

080022e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022ec:	4b06      	ldr	r3, [pc, #24]	; (8002308 <SystemInit+0x20>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	4a05      	ldr	r2, [pc, #20]	; (8002308 <SystemInit+0x20>)
 80022f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800230c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002344 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002310:	480d      	ldr	r0, [pc, #52]	; (8002348 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002312:	490e      	ldr	r1, [pc, #56]	; (800234c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002314:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002318:	e002      	b.n	8002320 <LoopCopyDataInit>

0800231a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800231a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800231c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800231e:	3304      	adds	r3, #4

08002320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002324:	d3f9      	bcc.n	800231a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002326:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002328:	4c0b      	ldr	r4, [pc, #44]	; (8002358 <LoopFillZerobss+0x26>)
  movs r3, #0
 800232a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800232c:	e001      	b.n	8002332 <LoopFillZerobss>

0800232e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800232e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002330:	3204      	adds	r2, #4

08002332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002334:	d3fb      	bcc.n	800232e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002336:	f7ff ffd7 	bl	80022e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800233a:	f002 fad1 	bl	80048e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800233e:	f7fe f8cd 	bl	80004dc <main>
  bx  lr    
 8002342:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002344:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800234c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002350:	08004a94 	.word	0x08004a94
  ldr r2, =_sbss
 8002354:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002358:	20000324 	.word	0x20000324

0800235c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800235c:	e7fe      	b.n	800235c <ADC_IRQHandler>
	...

08002360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002364:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <HAL_Init+0x40>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0d      	ldr	r2, [pc, #52]	; (80023a0 <HAL_Init+0x40>)
 800236a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800236e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_Init+0x40>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <HAL_Init+0x40>)
 8002376:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800237a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800237c:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <HAL_Init+0x40>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a07      	ldr	r2, [pc, #28]	; (80023a0 <HAL_Init+0x40>)
 8002382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002386:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002388:	2003      	movs	r0, #3
 800238a:	f000 f94f 	bl	800262c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800238e:	2000      	movs	r0, #0
 8002390:	f000 f808 	bl	80023a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002394:	f7ff fe7a 	bl	800208c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40023c00 	.word	0x40023c00

080023a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023ac:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <HAL_InitTick+0x54>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_InitTick+0x58>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	4619      	mov	r1, r3
 80023b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80023be:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 f967 	bl	8002696 <HAL_SYSTICK_Config>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e00e      	b.n	80023f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b0f      	cmp	r3, #15
 80023d6:	d80a      	bhi.n	80023ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023d8:	2200      	movs	r2, #0
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	f04f 30ff 	mov.w	r0, #4294967295
 80023e0:	f000 f92f 	bl	8002642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e4:	4a06      	ldr	r2, [pc, #24]	; (8002400 <HAL_InitTick+0x5c>)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e000      	b.n	80023f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20000000 	.word	0x20000000
 80023fc:	20000008 	.word	0x20000008
 8002400:	20000004 	.word	0x20000004

08002404 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <HAL_IncTick+0x20>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	461a      	mov	r2, r3
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_IncTick+0x24>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4413      	add	r3, r2
 8002414:	4a04      	ldr	r2, [pc, #16]	; (8002428 <HAL_IncTick+0x24>)
 8002416:	6013      	str	r3, [r2, #0]
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20000008 	.word	0x20000008
 8002428:	20000320 	.word	0x20000320

0800242c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return uwTick;
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <HAL_GetTick+0x14>)
 8002432:	681b      	ldr	r3, [r3, #0]
}
 8002434:	4618      	mov	r0, r3
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20000320 	.word	0x20000320

08002444 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800244c:	f7ff ffee 	bl	800242c <HAL_GetTick>
 8002450:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245c:	d005      	beq.n	800246a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800245e:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <HAL_Delay+0x44>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4413      	add	r3, r2
 8002468:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800246a:	bf00      	nop
 800246c:	f7ff ffde 	bl	800242c <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	429a      	cmp	r2, r3
 800247a:	d8f7      	bhi.n	800246c <HAL_Delay+0x28>
  {
  }
}
 800247c:	bf00      	nop
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000008 	.word	0x20000008

0800248c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024a8:	4013      	ands	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024be:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	60d3      	str	r3, [r2, #12]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <__NVIC_GetPriorityGrouping+0x18>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	0a1b      	lsrs	r3, r3, #8
 80024de:	f003 0307 	and.w	r3, r3, #7
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	db0b      	blt.n	800251a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	f003 021f 	and.w	r2, r3, #31
 8002508:	4907      	ldr	r1, [pc, #28]	; (8002528 <__NVIC_EnableIRQ+0x38>)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	2001      	movs	r0, #1
 8002512:	fa00 f202 	lsl.w	r2, r0, r2
 8002516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000e100 	.word	0xe000e100

0800252c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253c:	2b00      	cmp	r3, #0
 800253e:	db0a      	blt.n	8002556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	b2da      	uxtb	r2, r3
 8002544:	490c      	ldr	r1, [pc, #48]	; (8002578 <__NVIC_SetPriority+0x4c>)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	0112      	lsls	r2, r2, #4
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	440b      	add	r3, r1
 8002550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002554:	e00a      	b.n	800256c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4908      	ldr	r1, [pc, #32]	; (800257c <__NVIC_SetPriority+0x50>)
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	3b04      	subs	r3, #4
 8002564:	0112      	lsls	r2, r2, #4
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	440b      	add	r3, r1
 800256a:	761a      	strb	r2, [r3, #24]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000e100 	.word	0xe000e100
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	; 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f1c3 0307 	rsb	r3, r3, #7
 800259a:	2b04      	cmp	r3, #4
 800259c:	bf28      	it	cs
 800259e:	2304      	movcs	r3, #4
 80025a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3304      	adds	r3, #4
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	d902      	bls.n	80025b0 <NVIC_EncodePriority+0x30>
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3b03      	subs	r3, #3
 80025ae:	e000      	b.n	80025b2 <NVIC_EncodePriority+0x32>
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	f04f 32ff 	mov.w	r2, #4294967295
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43da      	mvns	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	401a      	ands	r2, r3
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c8:	f04f 31ff 	mov.w	r1, #4294967295
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	43d9      	mvns	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d8:	4313      	orrs	r3, r2
         );
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3724      	adds	r7, #36	; 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
	...

080025e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025f8:	d301      	bcc.n	80025fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00f      	b.n	800261e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fe:	4a0a      	ldr	r2, [pc, #40]	; (8002628 <SysTick_Config+0x40>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3b01      	subs	r3, #1
 8002604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002606:	210f      	movs	r1, #15
 8002608:	f04f 30ff 	mov.w	r0, #4294967295
 800260c:	f7ff ff8e 	bl	800252c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002610:	4b05      	ldr	r3, [pc, #20]	; (8002628 <SysTick_Config+0x40>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002616:	4b04      	ldr	r3, [pc, #16]	; (8002628 <SysTick_Config+0x40>)
 8002618:	2207      	movs	r2, #7
 800261a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	e000e010 	.word	0xe000e010

0800262c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff29 	bl	800248c <__NVIC_SetPriorityGrouping>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002642:	b580      	push	{r7, lr}
 8002644:	b086      	sub	sp, #24
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002654:	f7ff ff3e 	bl	80024d4 <__NVIC_GetPriorityGrouping>
 8002658:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	6978      	ldr	r0, [r7, #20]
 8002660:	f7ff ff8e 	bl	8002580 <NVIC_EncodePriority>
 8002664:	4602      	mov	r2, r0
 8002666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800266a:	4611      	mov	r1, r2
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff ff5d 	bl	800252c <__NVIC_SetPriority>
}
 8002672:	bf00      	nop
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff31 	bl	80024f0 <__NVIC_EnableIRQ>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7ff ffa2 	bl	80025e8 <SysTick_Config>
 80026a4:	4603      	mov	r3, r0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026bc:	f7ff feb6 	bl	800242c <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e099      	b.n	8002800 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0201 	bic.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ec:	e00f      	b.n	800270e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ee:	f7ff fe9d 	bl	800242c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d908      	bls.n	800270e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2203      	movs	r2, #3
 8002706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e078      	b.n	8002800 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1e8      	bne.n	80026ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4b38      	ldr	r3, [pc, #224]	; (8002808 <HAL_DMA_Init+0x158>)
 8002728:	4013      	ands	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800273a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002746:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002752:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002764:	2b04      	cmp	r3, #4
 8002766:	d107      	bne.n	8002778 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	4313      	orrs	r3, r2
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	4313      	orrs	r3, r2
 8002776:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	f023 0307 	bic.w	r3, r3, #7
 800278e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	4313      	orrs	r3, r2
 8002798:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d117      	bne.n	80027d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00e      	beq.n	80027d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 fa6f 	bl	8002c98 <DMA_CheckFifoParam>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2240      	movs	r2, #64	; 0x40
 80027c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027ce:	2301      	movs	r3, #1
 80027d0:	e016      	b.n	8002800 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 fa26 	bl	8002c2c <DMA_CalcBaseAndBitshift>
 80027e0:	4603      	mov	r3, r0
 80027e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e8:	223f      	movs	r2, #63	; 0x3f
 80027ea:	409a      	lsls	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	f010803f 	.word	0xf010803f

0800280c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
 8002818:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002822:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_DMA_Start_IT+0x26>
 800282e:	2302      	movs	r3, #2
 8002830:	e040      	b.n	80028b4 <HAL_DMA_Start_IT+0xa8>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b01      	cmp	r3, #1
 8002844:	d12f      	bne.n	80028a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2202      	movs	r2, #2
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	68b9      	ldr	r1, [r7, #8]
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 f9b8 	bl	8002bd0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002864:	223f      	movs	r2, #63	; 0x3f
 8002866:	409a      	lsls	r2, r3
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0216 	orr.w	r2, r2, #22
 800287a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	2b00      	cmp	r3, #0
 8002882:	d007      	beq.n	8002894 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0208 	orr.w	r2, r2, #8
 8002892:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0201 	orr.w	r2, r2, #1
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	e005      	b.n	80028b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028ae:	2302      	movs	r3, #2
 80028b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028c8:	4b8e      	ldr	r3, [pc, #568]	; (8002b04 <HAL_DMA_IRQHandler+0x248>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a8e      	ldr	r2, [pc, #568]	; (8002b08 <HAL_DMA_IRQHandler+0x24c>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	0a9b      	lsrs	r3, r3, #10
 80028d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e6:	2208      	movs	r2, #8
 80028e8:	409a      	lsls	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d01a      	beq.n	8002928 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d013      	beq.n	8002928 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 0204 	bic.w	r2, r2, #4
 800290e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002914:	2208      	movs	r2, #8
 8002916:	409a      	lsls	r2, r3
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292c:	2201      	movs	r2, #1
 800292e:	409a      	lsls	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4013      	ands	r3, r2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d012      	beq.n	800295e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00b      	beq.n	800295e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294a:	2201      	movs	r2, #1
 800294c:	409a      	lsls	r2, r3
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002956:	f043 0202 	orr.w	r2, r3, #2
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002962:	2204      	movs	r2, #4
 8002964:	409a      	lsls	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	4013      	ands	r3, r2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d012      	beq.n	8002994 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00b      	beq.n	8002994 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002980:	2204      	movs	r2, #4
 8002982:	409a      	lsls	r2, r3
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800298c:	f043 0204 	orr.w	r2, r3, #4
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002998:	2210      	movs	r2, #16
 800299a:	409a      	lsls	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4013      	ands	r3, r2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d043      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d03c      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b6:	2210      	movs	r2, #16
 80029b8:	409a      	lsls	r2, r3
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d018      	beq.n	80029fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d108      	bne.n	80029ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d024      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	4798      	blx	r3
 80029ea:	e01f      	b.n	8002a2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01b      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	4798      	blx	r3
 80029fc:	e016      	b.n	8002a2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d107      	bne.n	8002a1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0208 	bic.w	r2, r2, #8
 8002a1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a30:	2220      	movs	r2, #32
 8002a32:	409a      	lsls	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 808f 	beq.w	8002b5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0310 	and.w	r3, r3, #16
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 8087 	beq.w	8002b5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a52:	2220      	movs	r2, #32
 8002a54:	409a      	lsls	r2, r3
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b05      	cmp	r3, #5
 8002a64:	d136      	bne.n	8002ad4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 0216 	bic.w	r2, r2, #22
 8002a74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695a      	ldr	r2, [r3, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d103      	bne.n	8002a96 <HAL_DMA_IRQHandler+0x1da>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d007      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0208 	bic.w	r2, r2, #8
 8002aa4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aaa:	223f      	movs	r2, #63	; 0x3f
 8002aac:	409a      	lsls	r2, r3
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d07e      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	4798      	blx	r3
        }
        return;
 8002ad2:	e079      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d01d      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10d      	bne.n	8002b0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d031      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	4798      	blx	r3
 8002b00:	e02c      	b.n	8002b5c <HAL_DMA_IRQHandler+0x2a0>
 8002b02:	bf00      	nop
 8002b04:	20000000 	.word	0x20000000
 8002b08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d023      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	4798      	blx	r3
 8002b1c:	e01e      	b.n	8002b5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10f      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0210 	bic.w	r2, r2, #16
 8002b3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d032      	beq.n	8002bca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d022      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2205      	movs	r2, #5
 8002b74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d307      	bcc.n	8002ba4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1f2      	bne.n	8002b88 <HAL_DMA_IRQHandler+0x2cc>
 8002ba2:	e000      	b.n	8002ba6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ba4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	4798      	blx	r3
 8002bc6:	e000      	b.n	8002bca <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bc8:	bf00      	nop
    }
  }
}
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2b40      	cmp	r3, #64	; 0x40
 8002bfc:	d108      	bne.n	8002c10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c0e:	e007      	b.n	8002c20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68ba      	ldr	r2, [r7, #8]
 8002c16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	60da      	str	r2, [r3, #12]
}
 8002c20:	bf00      	nop
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	3b10      	subs	r3, #16
 8002c3c:	4a14      	ldr	r2, [pc, #80]	; (8002c90 <DMA_CalcBaseAndBitshift+0x64>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	091b      	lsrs	r3, r3, #4
 8002c44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c46:	4a13      	ldr	r2, [pc, #76]	; (8002c94 <DMA_CalcBaseAndBitshift+0x68>)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d909      	bls.n	8002c6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c62:	f023 0303 	bic.w	r3, r3, #3
 8002c66:	1d1a      	adds	r2, r3, #4
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	659a      	str	r2, [r3, #88]	; 0x58
 8002c6c:	e007      	b.n	8002c7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c76:	f023 0303 	bic.w	r3, r3, #3
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	aaaaaaab 	.word	0xaaaaaaab
 8002c94:	08004978 	.word	0x08004978

08002c98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d11f      	bne.n	8002cf2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d856      	bhi.n	8002d66 <DMA_CheckFifoParam+0xce>
 8002cb8:	a201      	add	r2, pc, #4	; (adr r2, 8002cc0 <DMA_CheckFifoParam+0x28>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002cd1 	.word	0x08002cd1
 8002cc4:	08002ce3 	.word	0x08002ce3
 8002cc8:	08002cd1 	.word	0x08002cd1
 8002ccc:	08002d67 	.word	0x08002d67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d046      	beq.n	8002d6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce0:	e043      	b.n	8002d6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cea:	d140      	bne.n	8002d6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf0:	e03d      	b.n	8002d6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cfa:	d121      	bne.n	8002d40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	d837      	bhi.n	8002d72 <DMA_CheckFifoParam+0xda>
 8002d02:	a201      	add	r2, pc, #4	; (adr r2, 8002d08 <DMA_CheckFifoParam+0x70>)
 8002d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d08:	08002d19 	.word	0x08002d19
 8002d0c:	08002d1f 	.word	0x08002d1f
 8002d10:	08002d19 	.word	0x08002d19
 8002d14:	08002d31 	.word	0x08002d31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d1c:	e030      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d025      	beq.n	8002d76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d2e:	e022      	b.n	8002d76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d38:	d11f      	bne.n	8002d7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d3e:	e01c      	b.n	8002d7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d903      	bls.n	8002d4e <DMA_CheckFifoParam+0xb6>
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	d003      	beq.n	8002d54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d4c:	e018      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	73fb      	strb	r3, [r7, #15]
      break;
 8002d52:	e015      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00e      	beq.n	8002d7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
      break;
 8002d64:	e00b      	b.n	8002d7e <DMA_CheckFifoParam+0xe6>
      break;
 8002d66:	bf00      	nop
 8002d68:	e00a      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e008      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;
 8002d6e:	bf00      	nop
 8002d70:	e006      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;
 8002d72:	bf00      	nop
 8002d74:	e004      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;
 8002d76:	bf00      	nop
 8002d78:	e002      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d7a:	bf00      	nop
 8002d7c:	e000      	b.n	8002d80 <DMA_CheckFifoParam+0xe8>
      break;
 8002d7e:	bf00      	nop
    }
  } 
  
  return status; 
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop

08002d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b089      	sub	sp, #36	; 0x24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	61fb      	str	r3, [r7, #28]
 8002daa:	e16b      	b.n	8003084 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dac:	2201      	movs	r2, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	f040 815a 	bne.w	800307e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d005      	beq.n	8002de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d130      	bne.n	8002e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	2203      	movs	r2, #3
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	091b      	lsrs	r3, r3, #4
 8002e2e:	f003 0201 	and.w	r2, r3, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d017      	beq.n	8002e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d123      	bne.n	8002ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	08da      	lsrs	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3208      	adds	r2, #8
 8002e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2203      	movs	r2, #3
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0203 	and.w	r2, r3, #3
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80b4 	beq.w	800307e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b60      	ldr	r3, [pc, #384]	; (800309c <HAL_GPIO_Init+0x30c>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	4a5f      	ldr	r2, [pc, #380]	; (800309c <HAL_GPIO_Init+0x30c>)
 8002f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f24:	6453      	str	r3, [r2, #68]	; 0x44
 8002f26:	4b5d      	ldr	r3, [pc, #372]	; (800309c <HAL_GPIO_Init+0x30c>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f32:	4a5b      	ldr	r2, [pc, #364]	; (80030a0 <HAL_GPIO_Init+0x310>)
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	220f      	movs	r2, #15
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a52      	ldr	r2, [pc, #328]	; (80030a4 <HAL_GPIO_Init+0x314>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d02b      	beq.n	8002fb6 <HAL_GPIO_Init+0x226>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a51      	ldr	r2, [pc, #324]	; (80030a8 <HAL_GPIO_Init+0x318>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d025      	beq.n	8002fb2 <HAL_GPIO_Init+0x222>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a50      	ldr	r2, [pc, #320]	; (80030ac <HAL_GPIO_Init+0x31c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d01f      	beq.n	8002fae <HAL_GPIO_Init+0x21e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a4f      	ldr	r2, [pc, #316]	; (80030b0 <HAL_GPIO_Init+0x320>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d019      	beq.n	8002faa <HAL_GPIO_Init+0x21a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a4e      	ldr	r2, [pc, #312]	; (80030b4 <HAL_GPIO_Init+0x324>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d013      	beq.n	8002fa6 <HAL_GPIO_Init+0x216>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a4d      	ldr	r2, [pc, #308]	; (80030b8 <HAL_GPIO_Init+0x328>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d00d      	beq.n	8002fa2 <HAL_GPIO_Init+0x212>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a4c      	ldr	r2, [pc, #304]	; (80030bc <HAL_GPIO_Init+0x32c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d007      	beq.n	8002f9e <HAL_GPIO_Init+0x20e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a4b      	ldr	r2, [pc, #300]	; (80030c0 <HAL_GPIO_Init+0x330>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d101      	bne.n	8002f9a <HAL_GPIO_Init+0x20a>
 8002f96:	2307      	movs	r3, #7
 8002f98:	e00e      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002f9a:	2308      	movs	r3, #8
 8002f9c:	e00c      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002f9e:	2306      	movs	r3, #6
 8002fa0:	e00a      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002fa2:	2305      	movs	r3, #5
 8002fa4:	e008      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002fa6:	2304      	movs	r3, #4
 8002fa8:	e006      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002faa:	2303      	movs	r3, #3
 8002fac:	e004      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e002      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <HAL_GPIO_Init+0x228>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	69fa      	ldr	r2, [r7, #28]
 8002fba:	f002 0203 	and.w	r2, r2, #3
 8002fbe:	0092      	lsls	r2, r2, #2
 8002fc0:	4093      	lsls	r3, r2
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fc8:	4935      	ldr	r1, [pc, #212]	; (80030a0 <HAL_GPIO_Init+0x310>)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	089b      	lsrs	r3, r3, #2
 8002fce:	3302      	adds	r3, #2
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fd6:	4b3b      	ldr	r3, [pc, #236]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ffa:	4a32      	ldr	r2, [pc, #200]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003000:	4b30      	ldr	r3, [pc, #192]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003024:	4a27      	ldr	r2, [pc, #156]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800302a:	4b26      	ldr	r3, [pc, #152]	; (80030c4 <HAL_GPIO_Init+0x334>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800304e:	4a1d      	ldr	r2, [pc, #116]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003078:	4a12      	ldr	r2, [pc, #72]	; (80030c4 <HAL_GPIO_Init+0x334>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3301      	adds	r3, #1
 8003082:	61fb      	str	r3, [r7, #28]
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	2b0f      	cmp	r3, #15
 8003088:	f67f ae90 	bls.w	8002dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3724      	adds	r7, #36	; 0x24
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	40013800 	.word	0x40013800
 80030a4:	40020000 	.word	0x40020000
 80030a8:	40020400 	.word	0x40020400
 80030ac:	40020800 	.word	0x40020800
 80030b0:	40020c00 	.word	0x40020c00
 80030b4:	40021000 	.word	0x40021000
 80030b8:	40021400 	.word	0x40021400
 80030bc:	40021800 	.word	0x40021800
 80030c0:	40021c00 	.word	0x40021c00
 80030c4:	40013c00 	.word	0x40013c00

080030c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691a      	ldr	r2, [r3, #16]
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	e001      	b.n	80030ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003108:	787b      	ldrb	r3, [r7, #1]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003114:	e003      	b.n	800311e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003116:	887b      	ldrh	r3, [r7, #2]
 8003118:	041a      	lsls	r2, r3, #16
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e267      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d075      	beq.n	8003236 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800314a:	4b88      	ldr	r3, [pc, #544]	; (800336c <HAL_RCC_OscConfig+0x240>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b04      	cmp	r3, #4
 8003154:	d00c      	beq.n	8003170 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003156:	4b85      	ldr	r3, [pc, #532]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800315e:	2b08      	cmp	r3, #8
 8003160:	d112      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003162:	4b82      	ldr	r3, [pc, #520]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800316a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800316e:	d10b      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003170:	4b7e      	ldr	r3, [pc, #504]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d05b      	beq.n	8003234 <HAL_RCC_OscConfig+0x108>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d157      	bne.n	8003234 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e242      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003190:	d106      	bne.n	80031a0 <HAL_RCC_OscConfig+0x74>
 8003192:	4b76      	ldr	r3, [pc, #472]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a75      	ldr	r2, [pc, #468]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e01d      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a8:	d10c      	bne.n	80031c4 <HAL_RCC_OscConfig+0x98>
 80031aa:	4b70      	ldr	r3, [pc, #448]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a6f      	ldr	r2, [pc, #444]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b6d      	ldr	r3, [pc, #436]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6c      	ldr	r2, [pc, #432]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e00b      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031c4:	4b69      	ldr	r3, [pc, #420]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a68      	ldr	r2, [pc, #416]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	4b66      	ldr	r3, [pc, #408]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a65      	ldr	r2, [pc, #404]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80031d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d013      	beq.n	800320c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7ff f922 	bl	800242c <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ec:	f7ff f91e 	bl	800242c <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	; 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e207      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b5b      	ldr	r3, [pc, #364]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0xc0>
 800320a:	e014      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7ff f90e 	bl	800242c <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003214:	f7ff f90a 	bl	800242c <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b64      	cmp	r3, #100	; 0x64
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1f3      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003226:	4b51      	ldr	r3, [pc, #324]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0xe8>
 8003232:	e000      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d063      	beq.n	800330a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003242:	4b4a      	ldr	r3, [pc, #296]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00b      	beq.n	8003266 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800324e:	4b47      	ldr	r3, [pc, #284]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003256:	2b08      	cmp	r3, #8
 8003258:	d11c      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325a:	4b44      	ldr	r3, [pc, #272]	; (800336c <HAL_RCC_OscConfig+0x240>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003266:	4b41      	ldr	r3, [pc, #260]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d001      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e1c7      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327e:	4b3b      	ldr	r3, [pc, #236]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4937      	ldr	r1, [pc, #220]	; (800336c <HAL_RCC_OscConfig+0x240>)
 800328e:	4313      	orrs	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003292:	e03a      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800329c:	4b34      	ldr	r3, [pc, #208]	; (8003370 <HAL_RCC_OscConfig+0x244>)
 800329e:	2201      	movs	r2, #1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7ff f8c3 	bl	800242c <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032aa:	f7ff f8bf 	bl	800242c <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1a8      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032bc:	4b2b      	ldr	r3, [pc, #172]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4b28      	ldr	r3, [pc, #160]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4925      	ldr	r1, [pc, #148]	; (800336c <HAL_RCC_OscConfig+0x240>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	600b      	str	r3, [r1, #0]
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032de:	4b24      	ldr	r3, [pc, #144]	; (8003370 <HAL_RCC_OscConfig+0x244>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7ff f8a2 	bl	800242c <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ec:	f7ff f89e 	bl	800242c <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e187      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fe:	4b1b      	ldr	r3, [pc, #108]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d036      	beq.n	8003384 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d016      	beq.n	800334c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800331e:	4b15      	ldr	r3, [pc, #84]	; (8003374 <HAL_RCC_OscConfig+0x248>)
 8003320:	2201      	movs	r2, #1
 8003322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003324:	f7ff f882 	bl	800242c <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332c:	f7ff f87e 	bl	800242c <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e167      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333e:	4b0b      	ldr	r3, [pc, #44]	; (800336c <HAL_RCC_OscConfig+0x240>)
 8003340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0x200>
 800334a:	e01b      	b.n	8003384 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800334c:	4b09      	ldr	r3, [pc, #36]	; (8003374 <HAL_RCC_OscConfig+0x248>)
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003352:	f7ff f86b 	bl	800242c <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003358:	e00e      	b.n	8003378 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800335a:	f7ff f867 	bl	800242c <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d907      	bls.n	8003378 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e150      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
 800336c:	40023800 	.word	0x40023800
 8003370:	42470000 	.word	0x42470000
 8003374:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003378:	4b88      	ldr	r3, [pc, #544]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800337a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1ea      	bne.n	800335a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 8097 	beq.w	80034c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003396:	4b81      	ldr	r3, [pc, #516]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10f      	bne.n	80033c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	4b7d      	ldr	r3, [pc, #500]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	4a7c      	ldr	r2, [pc, #496]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80033ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b0:	6413      	str	r3, [r2, #64]	; 0x40
 80033b2:	4b7a      	ldr	r3, [pc, #488]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c2:	4b77      	ldr	r3, [pc, #476]	; (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d118      	bne.n	8003400 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ce:	4b74      	ldr	r3, [pc, #464]	; (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a73      	ldr	r2, [pc, #460]	; (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033da:	f7ff f827 	bl	800242c <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e2:	f7ff f823 	bl	800242c <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e10c      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f4:	4b6a      	ldr	r3, [pc, #424]	; (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0f0      	beq.n	80033e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d106      	bne.n	8003416 <HAL_RCC_OscConfig+0x2ea>
 8003408:	4b64      	ldr	r3, [pc, #400]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	4a63      	ldr	r2, [pc, #396]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6713      	str	r3, [r2, #112]	; 0x70
 8003414:	e01c      	b.n	8003450 <HAL_RCC_OscConfig+0x324>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b05      	cmp	r3, #5
 800341c:	d10c      	bne.n	8003438 <HAL_RCC_OscConfig+0x30c>
 800341e:	4b5f      	ldr	r3, [pc, #380]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003422:	4a5e      	ldr	r2, [pc, #376]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003424:	f043 0304 	orr.w	r3, r3, #4
 8003428:	6713      	str	r3, [r2, #112]	; 0x70
 800342a:	4b5c      	ldr	r3, [pc, #368]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342e:	4a5b      	ldr	r2, [pc, #364]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	6713      	str	r3, [r2, #112]	; 0x70
 8003436:	e00b      	b.n	8003450 <HAL_RCC_OscConfig+0x324>
 8003438:	4b58      	ldr	r3, [pc, #352]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343c:	4a57      	ldr	r2, [pc, #348]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	6713      	str	r3, [r2, #112]	; 0x70
 8003444:	4b55      	ldr	r3, [pc, #340]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003448:	4a54      	ldr	r2, [pc, #336]	; (800359c <HAL_RCC_OscConfig+0x470>)
 800344a:	f023 0304 	bic.w	r3, r3, #4
 800344e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d015      	beq.n	8003484 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003458:	f7fe ffe8 	bl	800242c <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345e:	e00a      	b.n	8003476 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003460:	f7fe ffe4 	bl	800242c <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	f241 3288 	movw	r2, #5000	; 0x1388
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e0cb      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003476:	4b49      	ldr	r3, [pc, #292]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0ee      	beq.n	8003460 <HAL_RCC_OscConfig+0x334>
 8003482:	e014      	b.n	80034ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003484:	f7fe ffd2 	bl	800242c <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800348c:	f7fe ffce 	bl	800242c <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	; 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e0b5      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a2:	4b3e      	ldr	r3, [pc, #248]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1ee      	bne.n	800348c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ae:	7dfb      	ldrb	r3, [r7, #23]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d105      	bne.n	80034c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b4:	4b39      	ldr	r3, [pc, #228]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	4a38      	ldr	r2, [pc, #224]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80034ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80a1 	beq.w	800360c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034ca:	4b34      	ldr	r3, [pc, #208]	; (800359c <HAL_RCC_OscConfig+0x470>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	d05c      	beq.n	8003590 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d141      	bne.n	8003562 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034de:	4b31      	ldr	r3, [pc, #196]	; (80035a4 <HAL_RCC_OscConfig+0x478>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e4:	f7fe ffa2 	bl	800242c <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ec:	f7fe ff9e 	bl	800242c <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e087      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fe:	4b27      	ldr	r3, [pc, #156]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f0      	bne.n	80034ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003518:	019b      	lsls	r3, r3, #6
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003520:	085b      	lsrs	r3, r3, #1
 8003522:	3b01      	subs	r3, #1
 8003524:	041b      	lsls	r3, r3, #16
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	491b      	ldr	r1, [pc, #108]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003534:	4b1b      	ldr	r3, [pc, #108]	; (80035a4 <HAL_RCC_OscConfig+0x478>)
 8003536:	2201      	movs	r2, #1
 8003538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353a:	f7fe ff77 	bl	800242c <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003542:	f7fe ff73 	bl	800242c <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e05c      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003554:	4b11      	ldr	r3, [pc, #68]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0f0      	beq.n	8003542 <HAL_RCC_OscConfig+0x416>
 8003560:	e054      	b.n	800360c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003562:	4b10      	ldr	r3, [pc, #64]	; (80035a4 <HAL_RCC_OscConfig+0x478>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fe ff60 	bl	800242c <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003570:	f7fe ff5c 	bl	800242c <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e045      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003582:	4b06      	ldr	r3, [pc, #24]	; (800359c <HAL_RCC_OscConfig+0x470>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x444>
 800358e:	e03d      	b.n	800360c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d107      	bne.n	80035a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e038      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
 800359c:	40023800 	.word	0x40023800
 80035a0:	40007000 	.word	0x40007000
 80035a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035a8:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <HAL_RCC_OscConfig+0x4ec>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d028      	beq.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d121      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d11a      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035d8:	4013      	ands	r3, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d111      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	3b01      	subs	r3, #1
 80035f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d107      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0cc      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003630:	4b68      	ldr	r3, [pc, #416]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d90c      	bls.n	8003658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363e:	4b65      	ldr	r3, [pc, #404]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003646:	4b63      	ldr	r3, [pc, #396]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d001      	beq.n	8003658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e0b8      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d020      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003670:	4b59      	ldr	r3, [pc, #356]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	4a58      	ldr	r2, [pc, #352]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800367a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003688:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	4a52      	ldr	r2, [pc, #328]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003694:	4b50      	ldr	r3, [pc, #320]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	494d      	ldr	r1, [pc, #308]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d044      	beq.n	800373c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ba:	4b47      	ldr	r3, [pc, #284]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d119      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d003      	beq.n	80036da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d107      	bne.n	80036ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036da:	4b3f      	ldr	r3, [pc, #252]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e06f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ea:	4b3b      	ldr	r3, [pc, #236]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e067      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fa:	4b37      	ldr	r3, [pc, #220]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f023 0203 	bic.w	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4934      	ldr	r1, [pc, #208]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800370c:	f7fe fe8e 	bl	800242c <HAL_GetTick>
 8003710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003712:	e00a      	b.n	800372a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003714:	f7fe fe8a 	bl	800242c <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d901      	bls.n	800372a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e04f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372a:	4b2b      	ldr	r3, [pc, #172]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 020c 	and.w	r2, r3, #12
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	429a      	cmp	r2, r3
 800373a:	d1eb      	bne.n	8003714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d20c      	bcs.n	8003764 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003752:	4b20      	ldr	r3, [pc, #128]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e032      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4916      	ldr	r1, [pc, #88]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800378e:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	490e      	ldr	r1, [pc, #56]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037a2:	f000 f821 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 80037a6:	4602      	mov	r2, r0
 80037a8:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	490a      	ldr	r1, [pc, #40]	; (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	5ccb      	ldrb	r3, [r1, r3]
 80037b6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ba:	4a09      	ldr	r2, [pc, #36]	; (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037be:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe fdee 	bl	80023a4 <HAL_InitTick>

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40023c00 	.word	0x40023c00
 80037d8:	40023800 	.word	0x40023800
 80037dc:	08004968 	.word	0x08004968
 80037e0:	20000000 	.word	0x20000000
 80037e4:	20000004 	.word	0x20000004

080037e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ec:	b094      	sub	sp, #80	; 0x50
 80037ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	647b      	str	r3, [r7, #68]	; 0x44
 80037f4:	2300      	movs	r3, #0
 80037f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037f8:	2300      	movs	r3, #0
 80037fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003800:	4b79      	ldr	r3, [pc, #484]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 030c 	and.w	r3, r3, #12
 8003808:	2b08      	cmp	r3, #8
 800380a:	d00d      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x40>
 800380c:	2b08      	cmp	r3, #8
 800380e:	f200 80e1 	bhi.w	80039d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <HAL_RCC_GetSysClockFreq+0x34>
 8003816:	2b04      	cmp	r3, #4
 8003818:	d003      	beq.n	8003822 <HAL_RCC_GetSysClockFreq+0x3a>
 800381a:	e0db      	b.n	80039d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800381c:	4b73      	ldr	r3, [pc, #460]	; (80039ec <HAL_RCC_GetSysClockFreq+0x204>)
 800381e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003820:	e0db      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003822:	4b73      	ldr	r3, [pc, #460]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003824:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003826:	e0d8      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003828:	4b6f      	ldr	r3, [pc, #444]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003830:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003832:	4b6d      	ldr	r3, [pc, #436]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d063      	beq.n	8003906 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800383e:	4b6a      	ldr	r3, [pc, #424]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	099b      	lsrs	r3, r3, #6
 8003844:	2200      	movs	r2, #0
 8003846:	63bb      	str	r3, [r7, #56]	; 0x38
 8003848:	63fa      	str	r2, [r7, #60]	; 0x3c
 800384a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003850:	633b      	str	r3, [r7, #48]	; 0x30
 8003852:	2300      	movs	r3, #0
 8003854:	637b      	str	r3, [r7, #52]	; 0x34
 8003856:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800385a:	4622      	mov	r2, r4
 800385c:	462b      	mov	r3, r5
 800385e:	f04f 0000 	mov.w	r0, #0
 8003862:	f04f 0100 	mov.w	r1, #0
 8003866:	0159      	lsls	r1, r3, #5
 8003868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800386c:	0150      	lsls	r0, r2, #5
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4621      	mov	r1, r4
 8003874:	1a51      	subs	r1, r2, r1
 8003876:	6139      	str	r1, [r7, #16]
 8003878:	4629      	mov	r1, r5
 800387a:	eb63 0301 	sbc.w	r3, r3, r1
 800387e:	617b      	str	r3, [r7, #20]
 8003880:	f04f 0200 	mov.w	r2, #0
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800388c:	4659      	mov	r1, fp
 800388e:	018b      	lsls	r3, r1, #6
 8003890:	4651      	mov	r1, sl
 8003892:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003896:	4651      	mov	r1, sl
 8003898:	018a      	lsls	r2, r1, #6
 800389a:	4651      	mov	r1, sl
 800389c:	ebb2 0801 	subs.w	r8, r2, r1
 80038a0:	4659      	mov	r1, fp
 80038a2:	eb63 0901 	sbc.w	r9, r3, r1
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ba:	4690      	mov	r8, r2
 80038bc:	4699      	mov	r9, r3
 80038be:	4623      	mov	r3, r4
 80038c0:	eb18 0303 	adds.w	r3, r8, r3
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	462b      	mov	r3, r5
 80038c8:	eb49 0303 	adc.w	r3, r9, r3
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	f04f 0200 	mov.w	r2, #0
 80038d2:	f04f 0300 	mov.w	r3, #0
 80038d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038da:	4629      	mov	r1, r5
 80038dc:	024b      	lsls	r3, r1, #9
 80038de:	4621      	mov	r1, r4
 80038e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038e4:	4621      	mov	r1, r4
 80038e6:	024a      	lsls	r2, r1, #9
 80038e8:	4610      	mov	r0, r2
 80038ea:	4619      	mov	r1, r3
 80038ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038ee:	2200      	movs	r2, #0
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80038f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038f8:	f7fc fc6e 	bl	80001d8 <__aeabi_uldivmod>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4613      	mov	r3, r2
 8003902:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003904:	e058      	b.n	80039b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003906:	4b38      	ldr	r3, [pc, #224]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	099b      	lsrs	r3, r3, #6
 800390c:	2200      	movs	r2, #0
 800390e:	4618      	mov	r0, r3
 8003910:	4611      	mov	r1, r2
 8003912:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003916:	623b      	str	r3, [r7, #32]
 8003918:	2300      	movs	r3, #0
 800391a:	627b      	str	r3, [r7, #36]	; 0x24
 800391c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003920:	4642      	mov	r2, r8
 8003922:	464b      	mov	r3, r9
 8003924:	f04f 0000 	mov.w	r0, #0
 8003928:	f04f 0100 	mov.w	r1, #0
 800392c:	0159      	lsls	r1, r3, #5
 800392e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003932:	0150      	lsls	r0, r2, #5
 8003934:	4602      	mov	r2, r0
 8003936:	460b      	mov	r3, r1
 8003938:	4641      	mov	r1, r8
 800393a:	ebb2 0a01 	subs.w	sl, r2, r1
 800393e:	4649      	mov	r1, r9
 8003940:	eb63 0b01 	sbc.w	fp, r3, r1
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003950:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003954:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003958:	ebb2 040a 	subs.w	r4, r2, sl
 800395c:	eb63 050b 	sbc.w	r5, r3, fp
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	00eb      	lsls	r3, r5, #3
 800396a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800396e:	00e2      	lsls	r2, r4, #3
 8003970:	4614      	mov	r4, r2
 8003972:	461d      	mov	r5, r3
 8003974:	4643      	mov	r3, r8
 8003976:	18e3      	adds	r3, r4, r3
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	464b      	mov	r3, r9
 800397c:	eb45 0303 	adc.w	r3, r5, r3
 8003980:	607b      	str	r3, [r7, #4]
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800398e:	4629      	mov	r1, r5
 8003990:	028b      	lsls	r3, r1, #10
 8003992:	4621      	mov	r1, r4
 8003994:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003998:	4621      	mov	r1, r4
 800399a:	028a      	lsls	r2, r1, #10
 800399c:	4610      	mov	r0, r2
 800399e:	4619      	mov	r1, r3
 80039a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039a2:	2200      	movs	r2, #0
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	61fa      	str	r2, [r7, #28]
 80039a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039ac:	f7fc fc14 	bl	80001d8 <__aeabi_uldivmod>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4613      	mov	r3, r2
 80039b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039b8:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	0c1b      	lsrs	r3, r3, #16
 80039be:	f003 0303 	and.w	r3, r3, #3
 80039c2:	3301      	adds	r3, #1
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80039c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80039ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80039d2:	e002      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039d4:	4b05      	ldr	r3, [pc, #20]	; (80039ec <HAL_RCC_GetSysClockFreq+0x204>)
 80039d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80039d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3750      	adds	r7, #80	; 0x50
 80039e0:	46bd      	mov	sp, r7
 80039e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039e6:	bf00      	nop
 80039e8:	40023800 	.word	0x40023800
 80039ec:	00f42400 	.word	0x00f42400
 80039f0:	007a1200 	.word	0x007a1200

080039f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e07b      	b.n	8003afe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d108      	bne.n	8003a20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a16:	d009      	beq.n	8003a2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61da      	str	r2, [r3, #28]
 8003a1e:	e005      	b.n	8003a2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fe fb48 	bl	80020dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab0:	ea42 0103 	orr.w	r1, r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	f003 0104 	and.w	r1, r3, #4
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	f003 0210 	and.w	r2, r3, #16
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69da      	ldr	r2, [r3, #28]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	4613      	mov	r3, r2
 8003b14:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_SPI_Transmit_DMA+0x20>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e09b      	b.n	8003c60 <HAL_SPI_Transmit_DMA+0x158>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d002      	beq.n	8003b42 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b40:	e089      	b.n	8003c56 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <HAL_SPI_Transmit_DMA+0x46>
 8003b48:	88fb      	ldrh	r3, [r7, #6]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d102      	bne.n	8003b54 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b52:	e080      	b.n	8003c56 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2203      	movs	r2, #3
 8003b58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	88fa      	ldrh	r2, [r7, #6]
 8003b6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	88fa      	ldrh	r2, [r7, #6]
 8003b72:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b9a:	d10f      	bne.n	8003bbc <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003baa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bc0:	4a29      	ldr	r2, [pc, #164]	; (8003c68 <HAL_SPI_Transmit_DMA+0x160>)
 8003bc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bc8:	4a28      	ldr	r2, [pc, #160]	; (8003c6c <HAL_SPI_Transmit_DMA+0x164>)
 8003bca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd0:	4a27      	ldr	r2, [pc, #156]	; (8003c70 <HAL_SPI_Transmit_DMA+0x168>)
 8003bd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd8:	2200      	movs	r2, #0
 8003bda:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	4619      	mov	r1, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	330c      	adds	r3, #12
 8003bec:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bf2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003bf4:	f7fe fe0a 	bl	800280c <HAL_DMA_Start_IT>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00c      	beq.n	8003c18 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c02:	f043 0210 	orr.w	r2, r3, #16
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8003c16:	e01e      	b.n	8003c56 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c22:	2b40      	cmp	r3, #64	; 0x40
 8003c24:	d007      	beq.n	8003c36 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c34:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f042 0220 	orr.w	r2, r2, #32
 8003c44:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0202 	orr.w	r2, r2, #2
 8003c54:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	08003d59 	.word	0x08003d59
 8003c6c:	08003cb1 	.word	0x08003cb1
 8003c70:	08003d75 	.word	0x08003d75

08003c74 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cbe:	f7fe fbb5 	bl	800242c <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cd2:	d03b      	beq.n	8003d4c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0220 	bic.w	r2, r2, #32
 8003ce2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0202 	bic.w	r2, r2, #2
 8003cf2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	2164      	movs	r1, #100	; 0x64
 8003cf8:	6978      	ldr	r0, [r7, #20]
 8003cfa:	f000 f8e3 	bl	8003ec4 <SPI_EndRxTxTransaction>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d08:	f043 0220 	orr.w	r2, r3, #32
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10a      	bne.n	8003d2e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2200      	movs	r2, #0
 8003d32:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003d44:	6978      	ldr	r0, [r7, #20]
 8003d46:	f7ff ffa9 	bl	8003c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003d4a:	e002      	b.n	8003d52 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003d4c:	6978      	ldr	r0, [r7, #20]
 8003d4e:	f7ff ff91 	bl	8003c74 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f7ff ff8e 	bl	8003c88 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d6c:	bf00      	nop
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0203 	bic.w	r2, r2, #3
 8003d90:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d96:	f043 0210 	orr.w	r2, r3, #16
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f7ff ff78 	bl	8003c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003dac:	bf00      	nop
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	603b      	str	r3, [r7, #0]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003dc4:	f7fe fb32 	bl	800242c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dd4:	f7fe fb2a 	bl	800242c <HAL_GetTick>
 8003dd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003dda:	4b39      	ldr	r3, [pc, #228]	; (8003ec0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	015b      	lsls	r3, r3, #5
 8003de0:	0d1b      	lsrs	r3, r3, #20
 8003de2:	69fa      	ldr	r2, [r7, #28]
 8003de4:	fb02 f303 	mul.w	r3, r2, r3
 8003de8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dea:	e054      	b.n	8003e96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df2:	d050      	beq.n	8003e96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003df4:	f7fe fb1a 	bl	800242c <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	69fa      	ldr	r2, [r7, #28]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d902      	bls.n	8003e0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d13d      	bne.n	8003e86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e22:	d111      	bne.n	8003e48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e2c:	d004      	beq.n	8003e38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e36:	d107      	bne.n	8003e48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e50:	d10f      	bne.n	8003e72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e017      	b.n	8003eb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	bf0c      	ite	eq
 8003ea6:	2301      	moveq	r3, #1
 8003ea8:	2300      	movne	r3, #0
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	461a      	mov	r2, r3
 8003eae:	79fb      	ldrb	r3, [r7, #7]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d19b      	bne.n	8003dec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3720      	adds	r7, #32
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000000 	.word	0x20000000

08003ec4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af02      	add	r7, sp, #8
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ed0:	4b1b      	ldr	r3, [pc, #108]	; (8003f40 <SPI_EndRxTxTransaction+0x7c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a1b      	ldr	r2, [pc, #108]	; (8003f44 <SPI_EndRxTxTransaction+0x80>)
 8003ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eda:	0d5b      	lsrs	r3, r3, #21
 8003edc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ee0:	fb02 f303 	mul.w	r3, r2, r3
 8003ee4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003eee:	d112      	bne.n	8003f16 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	2180      	movs	r1, #128	; 0x80
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f7ff ff5a 	bl	8003db4 <SPI_WaitFlagStateUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d016      	beq.n	8003f34 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0a:	f043 0220 	orr.w	r2, r3, #32
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e00f      	b.n	8003f36 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2c:	2b80      	cmp	r3, #128	; 0x80
 8003f2e:	d0f2      	beq.n	8003f16 <SPI_EndRxTxTransaction+0x52>
 8003f30:	e000      	b.n	8003f34 <SPI_EndRxTxTransaction+0x70>
        break;
 8003f32:	bf00      	nop
  }

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000000 	.word	0x20000000
 8003f44:	165e9f81 	.word	0x165e9f81

08003f48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e041      	b.n	8003fde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d106      	bne.n	8003f74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7fe f92e 	bl	80021d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3304      	adds	r3, #4
 8003f84:	4619      	mov	r1, r3
 8003f86:	4610      	mov	r0, r2
 8003f88:	f000 f9b8 	bl	80042fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
	...

08003fe8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d109      	bne.n	800400c <HAL_TIM_PWM_Start+0x24>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	bf14      	ite	ne
 8004004:	2301      	movne	r3, #1
 8004006:	2300      	moveq	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	e022      	b.n	8004052 <HAL_TIM_PWM_Start+0x6a>
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b04      	cmp	r3, #4
 8004010:	d109      	bne.n	8004026 <HAL_TIM_PWM_Start+0x3e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	bf14      	ite	ne
 800401e:	2301      	movne	r3, #1
 8004020:	2300      	moveq	r3, #0
 8004022:	b2db      	uxtb	r3, r3
 8004024:	e015      	b.n	8004052 <HAL_TIM_PWM_Start+0x6a>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b08      	cmp	r3, #8
 800402a:	d109      	bne.n	8004040 <HAL_TIM_PWM_Start+0x58>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b01      	cmp	r3, #1
 8004036:	bf14      	ite	ne
 8004038:	2301      	movne	r3, #1
 800403a:	2300      	moveq	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	e008      	b.n	8004052 <HAL_TIM_PWM_Start+0x6a>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b01      	cmp	r3, #1
 800404a:	bf14      	ite	ne
 800404c:	2301      	movne	r3, #1
 800404e:	2300      	moveq	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e07c      	b.n	8004154 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d104      	bne.n	800406a <HAL_TIM_PWM_Start+0x82>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004068:	e013      	b.n	8004092 <HAL_TIM_PWM_Start+0xaa>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b04      	cmp	r3, #4
 800406e:	d104      	bne.n	800407a <HAL_TIM_PWM_Start+0x92>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004078:	e00b      	b.n	8004092 <HAL_TIM_PWM_Start+0xaa>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	2b08      	cmp	r3, #8
 800407e:	d104      	bne.n	800408a <HAL_TIM_PWM_Start+0xa2>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004088:	e003      	b.n	8004092 <HAL_TIM_PWM_Start+0xaa>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2202      	movs	r2, #2
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2201      	movs	r2, #1
 8004098:	6839      	ldr	r1, [r7, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fb7e 	bl	800479c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a2d      	ldr	r2, [pc, #180]	; (800415c <HAL_TIM_PWM_Start+0x174>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d004      	beq.n	80040b4 <HAL_TIM_PWM_Start+0xcc>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a2c      	ldr	r2, [pc, #176]	; (8004160 <HAL_TIM_PWM_Start+0x178>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d101      	bne.n	80040b8 <HAL_TIM_PWM_Start+0xd0>
 80040b4:	2301      	movs	r3, #1
 80040b6:	e000      	b.n	80040ba <HAL_TIM_PWM_Start+0xd2>
 80040b8:	2300      	movs	r3, #0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d007      	beq.n	80040ce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a22      	ldr	r2, [pc, #136]	; (800415c <HAL_TIM_PWM_Start+0x174>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d022      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e0:	d01d      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a1f      	ldr	r2, [pc, #124]	; (8004164 <HAL_TIM_PWM_Start+0x17c>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d018      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a1d      	ldr	r2, [pc, #116]	; (8004168 <HAL_TIM_PWM_Start+0x180>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d013      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a1c      	ldr	r2, [pc, #112]	; (800416c <HAL_TIM_PWM_Start+0x184>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d00e      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a16      	ldr	r2, [pc, #88]	; (8004160 <HAL_TIM_PWM_Start+0x178>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d009      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a18      	ldr	r2, [pc, #96]	; (8004170 <HAL_TIM_PWM_Start+0x188>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d004      	beq.n	800411e <HAL_TIM_PWM_Start+0x136>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a16      	ldr	r2, [pc, #88]	; (8004174 <HAL_TIM_PWM_Start+0x18c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d111      	bne.n	8004142 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2b06      	cmp	r3, #6
 800412e:	d010      	beq.n	8004152 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0201 	orr.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004140:	e007      	b.n	8004152 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f042 0201 	orr.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40010000 	.word	0x40010000
 8004160:	40010400 	.word	0x40010400
 8004164:	40000400 	.word	0x40000400
 8004168:	40000800 	.word	0x40000800
 800416c:	40000c00 	.word	0x40000c00
 8004170:	40014000 	.word	0x40014000
 8004174:	40001800 	.word	0x40001800

08004178 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800418e:	2b01      	cmp	r3, #1
 8004190:	d101      	bne.n	8004196 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004192:	2302      	movs	r3, #2
 8004194:	e0ae      	b.n	80042f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b0c      	cmp	r3, #12
 80041a2:	f200 809f 	bhi.w	80042e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041a6:	a201      	add	r2, pc, #4	; (adr r2, 80041ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ac:	080041e1 	.word	0x080041e1
 80041b0:	080042e5 	.word	0x080042e5
 80041b4:	080042e5 	.word	0x080042e5
 80041b8:	080042e5 	.word	0x080042e5
 80041bc:	08004221 	.word	0x08004221
 80041c0:	080042e5 	.word	0x080042e5
 80041c4:	080042e5 	.word	0x080042e5
 80041c8:	080042e5 	.word	0x080042e5
 80041cc:	08004263 	.word	0x08004263
 80041d0:	080042e5 	.word	0x080042e5
 80041d4:	080042e5 	.word	0x080042e5
 80041d8:	080042e5 	.word	0x080042e5
 80041dc:	080042a3 	.word	0x080042a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68b9      	ldr	r1, [r7, #8]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 f928 	bl	800443c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699a      	ldr	r2, [r3, #24]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0208 	orr.w	r2, r2, #8
 80041fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	699a      	ldr	r2, [r3, #24]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0204 	bic.w	r2, r2, #4
 800420a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6999      	ldr	r1, [r3, #24]
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	691a      	ldr	r2, [r3, #16]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	619a      	str	r2, [r3, #24]
      break;
 800421e:	e064      	b.n	80042ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	4618      	mov	r0, r3
 8004228:	f000 f978 	bl	800451c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800423a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699a      	ldr	r2, [r3, #24]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800424a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6999      	ldr	r1, [r3, #24]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	021a      	lsls	r2, r3, #8
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	619a      	str	r2, [r3, #24]
      break;
 8004260:	e043      	b.n	80042ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68b9      	ldr	r1, [r7, #8]
 8004268:	4618      	mov	r0, r3
 800426a:	f000 f9cd 	bl	8004608 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69da      	ldr	r2, [r3, #28]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0208 	orr.w	r2, r2, #8
 800427c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	69da      	ldr	r2, [r3, #28]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0204 	bic.w	r2, r2, #4
 800428c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69d9      	ldr	r1, [r3, #28]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	691a      	ldr	r2, [r3, #16]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	61da      	str	r2, [r3, #28]
      break;
 80042a0:	e023      	b.n	80042ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68b9      	ldr	r1, [r7, #8]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 fa21 	bl	80046f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69da      	ldr	r2, [r3, #28]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	69da      	ldr	r2, [r3, #28]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	69d9      	ldr	r1, [r3, #28]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	021a      	lsls	r2, r3, #8
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	61da      	str	r2, [r3, #28]
      break;
 80042e2:	e002      	b.n	80042ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	75fb      	strb	r3, [r7, #23]
      break;
 80042e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3718      	adds	r7, #24
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a40      	ldr	r2, [pc, #256]	; (8004410 <TIM_Base_SetConfig+0x114>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d013      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800431a:	d00f      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a3d      	ldr	r2, [pc, #244]	; (8004414 <TIM_Base_SetConfig+0x118>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d00b      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a3c      	ldr	r2, [pc, #240]	; (8004418 <TIM_Base_SetConfig+0x11c>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d007      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a3b      	ldr	r2, [pc, #236]	; (800441c <TIM_Base_SetConfig+0x120>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a3a      	ldr	r2, [pc, #232]	; (8004420 <TIM_Base_SetConfig+0x124>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d108      	bne.n	800434e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a2f      	ldr	r2, [pc, #188]	; (8004410 <TIM_Base_SetConfig+0x114>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d02b      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800435c:	d027      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a2c      	ldr	r2, [pc, #176]	; (8004414 <TIM_Base_SetConfig+0x118>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d023      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a2b      	ldr	r2, [pc, #172]	; (8004418 <TIM_Base_SetConfig+0x11c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d01f      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a2a      	ldr	r2, [pc, #168]	; (800441c <TIM_Base_SetConfig+0x120>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d01b      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a29      	ldr	r2, [pc, #164]	; (8004420 <TIM_Base_SetConfig+0x124>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d017      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a28      	ldr	r2, [pc, #160]	; (8004424 <TIM_Base_SetConfig+0x128>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d013      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a27      	ldr	r2, [pc, #156]	; (8004428 <TIM_Base_SetConfig+0x12c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00f      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a26      	ldr	r2, [pc, #152]	; (800442c <TIM_Base_SetConfig+0x130>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d00b      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a25      	ldr	r2, [pc, #148]	; (8004430 <TIM_Base_SetConfig+0x134>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d007      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a24      	ldr	r2, [pc, #144]	; (8004434 <TIM_Base_SetConfig+0x138>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d003      	beq.n	80043ae <TIM_Base_SetConfig+0xb2>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a23      	ldr	r2, [pc, #140]	; (8004438 <TIM_Base_SetConfig+0x13c>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d108      	bne.n	80043c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a0a      	ldr	r2, [pc, #40]	; (8004410 <TIM_Base_SetConfig+0x114>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d003      	beq.n	80043f4 <TIM_Base_SetConfig+0xf8>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a0c      	ldr	r2, [pc, #48]	; (8004420 <TIM_Base_SetConfig+0x124>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d103      	bne.n	80043fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	615a      	str	r2, [r3, #20]
}
 8004402:	bf00      	nop
 8004404:	3714      	adds	r7, #20
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40010000 	.word	0x40010000
 8004414:	40000400 	.word	0x40000400
 8004418:	40000800 	.word	0x40000800
 800441c:	40000c00 	.word	0x40000c00
 8004420:	40010400 	.word	0x40010400
 8004424:	40014000 	.word	0x40014000
 8004428:	40014400 	.word	0x40014400
 800442c:	40014800 	.word	0x40014800
 8004430:	40001800 	.word	0x40001800
 8004434:	40001c00 	.word	0x40001c00
 8004438:	40002000 	.word	0x40002000

0800443c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	f023 0201 	bic.w	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800446a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f023 0303 	bic.w	r3, r3, #3
 8004472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f023 0302 	bic.w	r3, r3, #2
 8004484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a20      	ldr	r2, [pc, #128]	; (8004514 <TIM_OC1_SetConfig+0xd8>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d003      	beq.n	80044a0 <TIM_OC1_SetConfig+0x64>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a1f      	ldr	r2, [pc, #124]	; (8004518 <TIM_OC1_SetConfig+0xdc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d10c      	bne.n	80044ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f023 0308 	bic.w	r3, r3, #8
 80044a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f023 0304 	bic.w	r3, r3, #4
 80044b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a15      	ldr	r2, [pc, #84]	; (8004514 <TIM_OC1_SetConfig+0xd8>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d003      	beq.n	80044ca <TIM_OC1_SetConfig+0x8e>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a14      	ldr	r2, [pc, #80]	; (8004518 <TIM_OC1_SetConfig+0xdc>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d111      	bne.n	80044ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	621a      	str	r2, [r3, #32]
}
 8004508:	bf00      	nop
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	40010000 	.word	0x40010000
 8004518:	40010400 	.word	0x40010400

0800451c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	f023 0210 	bic.w	r2, r3, #16
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800454a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004552:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	021b      	lsls	r3, r3, #8
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	4313      	orrs	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f023 0320 	bic.w	r3, r3, #32
 8004566:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a22      	ldr	r2, [pc, #136]	; (8004600 <TIM_OC2_SetConfig+0xe4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d003      	beq.n	8004584 <TIM_OC2_SetConfig+0x68>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a21      	ldr	r2, [pc, #132]	; (8004604 <TIM_OC2_SetConfig+0xe8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d10d      	bne.n	80045a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800458a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800459e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a17      	ldr	r2, [pc, #92]	; (8004600 <TIM_OC2_SetConfig+0xe4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d003      	beq.n	80045b0 <TIM_OC2_SetConfig+0x94>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a16      	ldr	r2, [pc, #88]	; (8004604 <TIM_OC2_SetConfig+0xe8>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d113      	bne.n	80045d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	621a      	str	r2, [r3, #32]
}
 80045f2:	bf00      	nop
 80045f4:	371c      	adds	r7, #28
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40010000 	.word	0x40010000
 8004604:	40010400 	.word	0x40010400

08004608 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004608:	b480      	push	{r7}
 800460a:	b087      	sub	sp, #28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 0303 	bic.w	r3, r3, #3
 800463e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a21      	ldr	r2, [pc, #132]	; (80046e8 <TIM_OC3_SetConfig+0xe0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d003      	beq.n	800466e <TIM_OC3_SetConfig+0x66>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a20      	ldr	r2, [pc, #128]	; (80046ec <TIM_OC3_SetConfig+0xe4>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d10d      	bne.n	800468a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004674:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	021b      	lsls	r3, r3, #8
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4313      	orrs	r3, r2
 8004680:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004688:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a16      	ldr	r2, [pc, #88]	; (80046e8 <TIM_OC3_SetConfig+0xe0>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d003      	beq.n	800469a <TIM_OC3_SetConfig+0x92>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a15      	ldr	r2, [pc, #84]	; (80046ec <TIM_OC3_SetConfig+0xe4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d113      	bne.n	80046c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	4313      	orrs	r3, r2
 80046c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	621a      	str	r2, [r3, #32]
}
 80046dc:	bf00      	nop
 80046de:	371c      	adds	r7, #28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	40010000 	.word	0x40010000
 80046ec:	40010400 	.word	0x40010400

080046f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800471e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	021b      	lsls	r3, r3, #8
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	4313      	orrs	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800473a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	031b      	lsls	r3, r3, #12
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a12      	ldr	r2, [pc, #72]	; (8004794 <TIM_OC4_SetConfig+0xa4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d003      	beq.n	8004758 <TIM_OC4_SetConfig+0x68>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a11      	ldr	r2, [pc, #68]	; (8004798 <TIM_OC4_SetConfig+0xa8>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d109      	bne.n	800476c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800475e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	019b      	lsls	r3, r3, #6
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	621a      	str	r2, [r3, #32]
}
 8004786:	bf00      	nop
 8004788:	371c      	adds	r7, #28
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40010000 	.word	0x40010000
 8004798:	40010400 	.word	0x40010400

0800479c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f003 031f 	and.w	r3, r3, #31
 80047ae:	2201      	movs	r2, #1
 80047b0:	fa02 f303 	lsl.w	r3, r2, r3
 80047b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6a1a      	ldr	r2, [r3, #32]
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	43db      	mvns	r3, r3
 80047be:	401a      	ands	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a1a      	ldr	r2, [r3, #32]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 031f 	and.w	r3, r3, #31
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	fa01 f303 	lsl.w	r3, r1, r3
 80047d4:	431a      	orrs	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	621a      	str	r2, [r3, #32]
}
 80047da:	bf00      	nop
 80047dc:	371c      	adds	r7, #28
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
	...

080047e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d101      	bne.n	8004800 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047fc:	2302      	movs	r3, #2
 80047fe:	e05a      	b.n	80048b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004826:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a21      	ldr	r2, [pc, #132]	; (80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d022      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800484c:	d01d      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a1d      	ldr	r2, [pc, #116]	; (80048c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d018      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a1b      	ldr	r2, [pc, #108]	; (80048cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d013      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1a      	ldr	r2, [pc, #104]	; (80048d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00e      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a18      	ldr	r2, [pc, #96]	; (80048d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d009      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a17      	ldr	r2, [pc, #92]	; (80048d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d004      	beq.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a15      	ldr	r2, [pc, #84]	; (80048dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d10c      	bne.n	80048a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004890:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	4313      	orrs	r3, r2
 800489a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40010400 	.word	0x40010400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40001800 	.word	0x40001800

080048e0 <__libc_init_array>:
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	4d0d      	ldr	r5, [pc, #52]	; (8004918 <__libc_init_array+0x38>)
 80048e4:	4c0d      	ldr	r4, [pc, #52]	; (800491c <__libc_init_array+0x3c>)
 80048e6:	1b64      	subs	r4, r4, r5
 80048e8:	10a4      	asrs	r4, r4, #2
 80048ea:	2600      	movs	r6, #0
 80048ec:	42a6      	cmp	r6, r4
 80048ee:	d109      	bne.n	8004904 <__libc_init_array+0x24>
 80048f0:	4d0b      	ldr	r5, [pc, #44]	; (8004920 <__libc_init_array+0x40>)
 80048f2:	4c0c      	ldr	r4, [pc, #48]	; (8004924 <__libc_init_array+0x44>)
 80048f4:	f000 f820 	bl	8004938 <_init>
 80048f8:	1b64      	subs	r4, r4, r5
 80048fa:	10a4      	asrs	r4, r4, #2
 80048fc:	2600      	movs	r6, #0
 80048fe:	42a6      	cmp	r6, r4
 8004900:	d105      	bne.n	800490e <__libc_init_array+0x2e>
 8004902:	bd70      	pop	{r4, r5, r6, pc}
 8004904:	f855 3b04 	ldr.w	r3, [r5], #4
 8004908:	4798      	blx	r3
 800490a:	3601      	adds	r6, #1
 800490c:	e7ee      	b.n	80048ec <__libc_init_array+0xc>
 800490e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004912:	4798      	blx	r3
 8004914:	3601      	adds	r6, #1
 8004916:	e7f2      	b.n	80048fe <__libc_init_array+0x1e>
 8004918:	08004a8c 	.word	0x08004a8c
 800491c:	08004a8c 	.word	0x08004a8c
 8004920:	08004a8c 	.word	0x08004a8c
 8004924:	08004a90 	.word	0x08004a90

08004928 <memset>:
 8004928:	4402      	add	r2, r0
 800492a:	4603      	mov	r3, r0
 800492c:	4293      	cmp	r3, r2
 800492e:	d100      	bne.n	8004932 <memset+0xa>
 8004930:	4770      	bx	lr
 8004932:	f803 1b01 	strb.w	r1, [r3], #1
 8004936:	e7f9      	b.n	800492c <memset+0x4>

08004938 <_init>:
 8004938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493a:	bf00      	nop
 800493c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800493e:	bc08      	pop	{r3}
 8004940:	469e      	mov	lr, r3
 8004942:	4770      	bx	lr

08004944 <_fini>:
 8004944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004946:	bf00      	nop
 8004948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494a:	bc08      	pop	{r3}
 800494c:	469e      	mov	lr, r3
 800494e:	4770      	bx	lr
