// Seed: 865310440
`timescale 1ps / 1 ps
module module_0 (
    id_1
);
  output id_1;
  always @(posedge id_1 !== id_1 or 1) begin
    id_1 <= id_1;
  end
endmodule
