Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\micha\Desktop\Vision\DE10_CAM_VISION\Qsys.qsys --block-symbol-file --output-directory=C:\Users\micha\Desktop\Vision\DE10_CAM_VISION\Qsys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10_CAM_VISION/Qsys.qsys
Progress: Reading input file
Progress: Adding COLOR_FILTER_0 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_0
Progress: Adding COLOR_FILTER_1 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_1
Progress: Adding COLOR_FILTER_2 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_2
Progress: Adding COM_COUNTER_0 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_0
Progress: Adding COM_COUNTER_1 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_1
Progress: Adding COM_COUNTER_2 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_2
Progress: Adding EDGE_BINS_0 [EDGE_BINS 1.0]
Progress: Parameterizing module EDGE_BINS_0
Progress: Adding OBSTACLE_DIST_0 [OBSTACLE_DIST 1.0]
Progress: Parameterizing module OBSTACLE_DIST_0
Progress: Adding PIXEL_BUFFER_0 [PIXEL_BUFFER 2.1]
Progress: Parameterizing module PIXEL_BUFFER_0
Progress: Adding PIXEL_BUFFER_WB_0 [PIXEL_BUFFER_WB 1.0]
Progress: Parameterizing module PIXEL_BUFFER_WB_0
Progress: Adding PIXEL_GRABBER_HSV [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_HSV
Progress: Adding PIXEL_GRABBER_RGB [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB
Progress: Adding PIXEL_GRABBER_RGB_0 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_0
Progress: Adding PIXEL_GRABBER_RGB_2 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_2
Progress: Adding PIXEL_GRABBER_RGB_3 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_3
Progress: Adding RGB_TO_HSV [RGB_TO_HSV 4.0]
Progress: Parameterizing module RGB_TO_HSV
Progress: Adding ST_TERMINATOR_0 [ST_TERMINATOR 1.0]
Progress: Parameterizing module ST_TERMINATOR_0
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 18.1]
Progress: Parameterizing module altpll_1
Progress: Adding altpll_2 [altpll 18.1]
Progress: Parameterizing module altpll_2
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding data_format_adapter_0 [data_format_adapter 18.1]
Progress: Parameterizing module data_format_adapter_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dc_fifo_1 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_1
Progress: Adding fir_0_0 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_0_0
Progress: Adding fir_0_1 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_0_1
Progress: Adding fir_1 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_1
Progress: Adding fir_2 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_2
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding st_pipeline_stage_0 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_0
Progress: Adding st_pipeline_stage_0_1 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_0_1
Progress: Adding st_pipeline_stage_1 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_1
Progress: Adding st_pipeline_stage_2 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_2
Progress: Adding st_pipeline_stage_3 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_3
Progress: Adding st_pipeline_stage_4 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_4
Progress: Adding st_sink_bfm_0 [altera_avalon_st_sink_bfm 18.1]
Info: altera_avalon_st_sink_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module st_sink_bfm_0
Progress: Adding st_splitter_0 [altera_avalon_st_splitter 18.1]
Progress: Parameterizing module st_splitter_0
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Warning: Qsys.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.st_sink_bfm_0: Use Empty set to zero - omitting sink_empty port
Info: Qsys.st_sink_bfm_0: Use Channels set to zero - omitting sink_channel port
Info: Qsys.st_sink_bfm_0: Use Error set to zero - omitting sink_error port
Warning: Qsys.st_sink_bfm_0.sink: The channel signal isn't wide enough to support the number of channels.
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: Qsys.PIXEL_GRABBER_HSV.avalon_streaming_source/st_splitter_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.COM_COUNTER_1.avalon_streaming_source/dc_fifo_1.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.COM_COUNTER_1.avalon_streaming_source/dc_fifo_1.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.COM_COUNTER_2.avalon_streaming_source/st_sink_bfm_0.sink: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.PIXEL_GRABBER_RGB_0.avalon_streaming_source/st_pipeline_stage_1.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.TERASIC_AUTO_FOCUS_0.dout/dc_fifo_0.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.TERASIC_AUTO_FOCUS_0.dout/dc_fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.dc_fifo_0.out/PIXEL_GRABBER_RGB.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.dc_fifo_0.out/PIXEL_GRABBER_RGB.avalon_streaming_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.dc_fifo_1.out/data_format_adapter_0.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out0/st_pipeline_stage_0.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out0/st_pipeline_stage_0.sink0: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_splitter_0.out1/PIXEL_GRABBER_RGB_0.avalon_streaming_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_splitter_0.out2/st_pipeline_stage_3.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out2/st_pipeline_stage_3.sink0: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_pipeline_stage_0_1.source0/COLOR_FILTER_0.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_pipeline_stage_2.source0/COLOR_FILTER_1.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_pipeline_stage_4.source0/COLOR_FILTER_2.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\micha\Desktop\Vision\DE10_CAM_VISION\Qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\micha\Desktop\Vision\DE10_CAM_VISION\Qsys\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10_CAM_VISION/Qsys.qsys
Progress: Reading input file
Progress: Adding COLOR_FILTER_0 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_0
Progress: Adding COLOR_FILTER_1 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_1
Progress: Adding COLOR_FILTER_2 [COLOR_FILTER 1.0]
Progress: Parameterizing module COLOR_FILTER_2
Progress: Adding COM_COUNTER_0 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_0
Progress: Adding COM_COUNTER_1 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_1
Progress: Adding COM_COUNTER_2 [COM_COUNTER 1.4]
Progress: Parameterizing module COM_COUNTER_2
Progress: Adding EDGE_BINS_0 [EDGE_BINS 1.0]
Progress: Parameterizing module EDGE_BINS_0
Progress: Adding OBSTACLE_DIST_0 [OBSTACLE_DIST 1.0]
Progress: Parameterizing module OBSTACLE_DIST_0
Progress: Adding PIXEL_BUFFER_0 [PIXEL_BUFFER 2.1]
Progress: Parameterizing module PIXEL_BUFFER_0
Progress: Adding PIXEL_BUFFER_WB_0 [PIXEL_BUFFER_WB 1.0]
Progress: Parameterizing module PIXEL_BUFFER_WB_0
Progress: Adding PIXEL_GRABBER_HSV [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_HSV
Progress: Adding PIXEL_GRABBER_RGB [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB
Progress: Adding PIXEL_GRABBER_RGB_0 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_0
Progress: Adding PIXEL_GRABBER_RGB_2 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_2
Progress: Adding PIXEL_GRABBER_RGB_3 [PIXEL_GRABBER 1.1]
Progress: Parameterizing module PIXEL_GRABBER_RGB_3
Progress: Adding RGB_TO_HSV [RGB_TO_HSV 4.0]
Progress: Parameterizing module RGB_TO_HSV
Progress: Adding ST_TERMINATOR_0 [ST_TERMINATOR 1.0]
Progress: Parameterizing module ST_TERMINATOR_0
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 18.1]
Progress: Parameterizing module altpll_1
Progress: Adding altpll_2 [altpll 18.1]
Progress: Parameterizing module altpll_2
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding data_format_adapter_0 [data_format_adapter 18.1]
Progress: Parameterizing module data_format_adapter_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dc_fifo_1 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_1
Progress: Adding fir_0_0 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_0_0
Progress: Adding fir_0_1 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_0_1
Progress: Adding fir_1 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_1
Progress: Adding fir_2 [alt_vip_cl_2dfir 18.1]
Progress: Parameterizing module fir_2
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding st_pipeline_stage_0 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_0
Progress: Adding st_pipeline_stage_0_1 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_0_1
Progress: Adding st_pipeline_stage_1 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_1
Progress: Adding st_pipeline_stage_2 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_2
Progress: Adding st_pipeline_stage_3 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_3
Progress: Adding st_pipeline_stage_4 [altera_avalon_st_pipeline_stage 18.1]
Progress: Parameterizing module st_pipeline_stage_4
Progress: Adding st_sink_bfm_0 [altera_avalon_st_sink_bfm 18.1]
Progress: Parameterizing module st_sink_bfm_0
Progress: Adding st_splitter_0 [altera_avalon_st_splitter 18.1]
Progress: Parameterizing module st_splitter_0
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Warning: Qsys.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.st_sink_bfm_0: Use Empty set to zero - omitting sink_empty port
Info: Qsys.st_sink_bfm_0: Use Channels set to zero - omitting sink_channel port
Info: Qsys.st_sink_bfm_0: Use Error set to zero - omitting sink_error port
Warning: Qsys.st_sink_bfm_0.sink: The channel signal isn't wide enough to support the number of channels.
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: Qsys.PIXEL_GRABBER_HSV.avalon_streaming_source/st_splitter_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.COM_COUNTER_1.avalon_streaming_source/dc_fifo_1.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.COM_COUNTER_1.avalon_streaming_source/dc_fifo_1.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.COM_COUNTER_2.avalon_streaming_source/st_sink_bfm_0.sink: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.PIXEL_GRABBER_RGB_0.avalon_streaming_source/st_pipeline_stage_1.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.TERASIC_AUTO_FOCUS_0.dout/dc_fifo_0.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.TERASIC_AUTO_FOCUS_0.dout/dc_fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Qsys.dc_fifo_0.out/PIXEL_GRABBER_RGB.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.dc_fifo_0.out/PIXEL_GRABBER_RGB.avalon_streaming_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.dc_fifo_1.out/data_format_adapter_0.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out0/st_pipeline_stage_0.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out0/st_pipeline_stage_0.sink0: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_splitter_0.out1/PIXEL_GRABBER_RGB_0.avalon_streaming_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_splitter_0.out2/st_pipeline_stage_3.sink0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_splitter_0.out2/st_pipeline_stage_3.sink0: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Qsys.st_pipeline_stage_0_1.source0/COLOR_FILTER_0.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_pipeline_stage_2.source0/COLOR_FILTER_1.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys.st_pipeline_stage_4.source0/COLOR_FILTER_2.avalon_streaming_sink: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0
Info: Inserting clock-crossing logic between cmd_demux.src18 and cmd_mux_018.sink0
Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0
Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0
Info: Inserting clock-crossing logic between cmd_demux.src22 and cmd_mux_022.sink0
Info: Inserting clock-crossing logic between cmd_demux.src23 and cmd_mux_023.sink0
Info: Inserting clock-crossing logic between cmd_demux.src25 and cmd_mux_025.sink0
Info: Inserting clock-crossing logic between cmd_demux.src26 and cmd_mux_026.sink0
Info: Inserting clock-crossing logic between cmd_demux.src27 and cmd_mux_027.sink0
Info: Inserting clock-crossing logic between cmd_demux.src28 and cmd_mux_028.sink0
Info: Inserting clock-crossing logic between cmd_demux.src31 and cmd_mux_031.sink0
Info: Inserting clock-crossing logic between cmd_demux.src32 and cmd_mux_032.sink0
Info: Inserting clock-crossing logic between cmd_demux.src33 and cmd_mux_033.sink0
Info: Inserting clock-crossing logic between cmd_demux.src34 and cmd_mux_034.sink0
Info: Inserting clock-crossing logic between cmd_demux.src35 and cmd_mux_035.sink0
Info: Inserting clock-crossing logic between cmd_demux.src36 and cmd_mux_036.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17
Info: Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux.sink18
Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20
Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21
Info: Inserting clock-crossing logic between rsp_demux_022.src0 and rsp_mux.sink22
Info: Inserting clock-crossing logic between rsp_demux_023.src0 and rsp_mux.sink23
Info: Inserting clock-crossing logic between rsp_demux_025.src0 and rsp_mux.sink25
Info: Inserting clock-crossing logic between rsp_demux_026.src0 and rsp_mux.sink26
Info: Inserting clock-crossing logic between rsp_demux_027.src0 and rsp_mux.sink27
Info: Inserting clock-crossing logic between rsp_demux_028.src0 and rsp_mux.sink28
Info: Inserting clock-crossing logic between rsp_demux_031.src0 and rsp_mux.sink31
Info: Inserting clock-crossing logic between rsp_demux_032.src0 and rsp_mux.sink32
Info: Inserting clock-crossing logic between rsp_demux_033.src0 and rsp_mux.sink33
Info: Inserting clock-crossing logic between rsp_demux_034.src0 and rsp_mux.sink34
Info: Inserting clock-crossing logic between rsp_demux_035.src0 and rsp_mux.sink35
Info: Inserting clock-crossing logic between rsp_demux_036.src0 and rsp_mux.sink36
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_003: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_003: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_004: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_004: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter_004.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_005: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_006: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_006: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter_006.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_007: Inserting data_format_adapter: data_format_adapter_0
Warning: avalon_st_adapter_007.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_008: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_008: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter_008.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_009: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_010: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_011: Inserting timing_adapter: timing_adapter_0
Info: COLOR_FILTER_0: "Qsys" instantiated COLOR_FILTER "COLOR_FILTER_0"
Info: COM_COUNTER_0: "Qsys" instantiated COM_COUNTER "COM_COUNTER_0"
Info: EDGE_BINS_0: "Qsys" instantiated EDGE_BINS "EDGE_BINS_0"
Info: OBSTACLE_DIST_0: "Qsys" instantiated OBSTACLE_DIST "OBSTACLE_DIST_0"
Info: PIXEL_BUFFER_0: "Qsys" instantiated PIXEL_BUFFER "PIXEL_BUFFER_0"
Info: PIXEL_BUFFER_WB_0: "Qsys" instantiated PIXEL_BUFFER_WB "PIXEL_BUFFER_WB_0"
Info: PIXEL_GRABBER_HSV: "Qsys" instantiated PIXEL_GRABBER "PIXEL_GRABBER_HSV"
Info: RGB_TO_HSV: "Qsys" instantiated RGB_TO_HSV "RGB_TO_HSV"
Info: ST_TERMINATOR_0: "Qsys" instantiated ST_TERMINATOR "ST_TERMINATOR_0"
Info: TERASIC_AUTO_FOCUS_0: "Qsys" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info: TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info: altpll_0: "Qsys" instantiated altpll "altpll_0"
Info: altpll_1: "Qsys" instantiated altpll "altpll_1"
Info: altpll_2: "Qsys" instantiated altpll "altpll_2"
Info: data_format_adapter_0: "Qsys" instantiated data_format_adapter "data_format_adapter_0"
Info: dc_fifo_0: "Qsys" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: fir_0_0: "Qsys" instantiated alt_vip_cl_2dfir "fir_0_0"
Info: i2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info: jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0026_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'Qsys_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0027_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0027_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'Qsys_key'
Info: key: "Qsys" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'Qsys_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0028_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0028_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Qsys_led'
Info: led: "Qsys" instantiated altera_avalon_pio "led"
Info: mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0029_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0029_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0030_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0030_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'Qsys_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_pio_0 --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0031_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0031_pio_0_gen//Qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'Qsys_pio_0'
Info: pio_0: "Qsys" instantiated altera_avalon_pio "pio_0"
Info: sdram: Starting RTL generation for module 'Qsys_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0032_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0032_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Qsys_sdram'
Info: sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: st_pipeline_stage_0: "Qsys" instantiated altera_avalon_st_pipeline_stage "st_pipeline_stage_0"
Info: st_sink_bfm_0: "Qsys" instantiated altera_avalon_st_sink_bfm "st_sink_bfm_0"
Info: st_splitter_0: "Qsys" instantiated altera_avalon_st_splitter "st_splitter_0"
Info: sw: Starting RTL generation for module 'Qsys_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0036_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0036_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'Qsys_sw'
Info: sw: "Qsys" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'Qsys_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0038_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0038_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'Qsys_timer'
Info: timer: "Qsys" instantiated altera_avalon_timer "timer"
Info: timer_0: Starting RTL generation for module 'Qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer_0 --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0039_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0039_timer_0_gen//Qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Qsys_timer_0'
Info: timer_0: "Qsys" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'Qsys_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0040_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0040_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'Qsys_uart_0'
Info: uart_0: "Qsys" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_036: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_037: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_038: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_039: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_004: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: avalon_st_adapter_005: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: avalon_st_adapter_006: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: avalon_st_adapter_007: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: avalon_st_adapter_009: "Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_009"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: vfb_writer_packet_write_address_au_l_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxbin2 "vfb_writer_packet_write_address_au_l_muxinst"
Info: vfb_writer_packet_write_address_au: "alt_vip_vfb_0" instantiated alt_au "vfb_writer_packet_write_address_au"
Info: vfb_writer_overflow_flag_reg: "alt_vip_vfb_0" instantiated alt_reg "vfb_writer_overflow_flag_reg"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: vfb_writer_length_counter_au_enable_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxhot16 "vfb_writer_length_counter_au_enable_muxinst"
Info: din: "alt_vip_vfb_0" instantiated alt_avalon_st_input "din"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: dout: "alt_vip_vfb_0" instantiated alt_avalon_st_output "dout"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: pc0: "alt_vip_vfb_0" instantiated alt_pc "pc0"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: fu_id_4494_line325_93: "alt_vip_vfb_0" instantiated alt_cmp "fu_id_4494_line325_93"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: clocksource: "alt_vip_vfb_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/alt_cusp181_package.vhd
Info: video_in_resp: "fir_0_0" instantiated alt_vip_video_input_bridge_resp "video_in_resp"
Info: video_out: "fir_0_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: line_buffer: "fir_0_0" instantiated alt_vip_line_buffer "line_buffer"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: alg_core: "fir_0_0" instantiated alt_vip_fir_alg_core "alg_core"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: scheduler: "fir_0_0" instantiated alt_vip_fir_scheduler "scheduler"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in_cmd: "fir_0_0" instantiated alt_vip_video_input_bridge_cmd "video_in_cmd"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: input_demux: "fir_0_0" instantiated alt_vip_packet_demux "input_demux"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: user_bps_conv: "fir_0_0" instantiated alt_vip_bps_converter "user_bps_conv"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: output_mux: "fir_0_0" instantiated alt_vip_packet_mux "output_mux"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0053_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9168_6361194967701487194.dir/0053_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.06.25 15:04:41 (*) Starting Nios II generation
Info: cpu: # 2022.06.25 15:04:41 (*)   Checking for plaintext license.
Info: cpu: # 2022.06.25 15:04:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.06.25 15:04:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.06.25 15:04:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.06.25 15:04:42 (*)   Plaintext license not found.
Info: cpu: # 2022.06.25 15:04:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.06.25 15:04:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.06.25 15:04:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.06.25 15:04:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.06.25 15:04:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.06.25 15:04:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.06.25 15:04:44 (*)   Creating all objects for CPU
Info: cpu: # 2022.06.25 15:04:44 (*)     Testbench
Info: cpu: # 2022.06.25 15:04:44 (*)     Instruction decoding
Info: cpu: # 2022.06.25 15:04:44 (*)       Instruction fields
Info: cpu: # 2022.06.25 15:04:45 (*)       Instruction decodes
Info: cpu: # 2022.06.25 15:04:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.06.25 15:04:46 (*)       Instruction controls
Info: cpu: # 2022.06.25 15:04:46 (*)     Pipeline frontend
Info: cpu: # 2022.06.25 15:04:46 (*)     Pipeline backend
Info: cpu: # 2022.06.25 15:04:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.06.25 15:04:57 (*)   Creating encrypted RTL
Info: cpu: # 2022.06.25 15:04:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_026: "mm_interconnect_0" instantiated altera_merlin_router "router_026"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_024: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_024"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_024: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_024"
Info: rsp_demux_025: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_025"
Info: rsp_demux_030: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_030"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: sdram_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/micha/Desktop/Vision/DE10_CAM_VISION/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_002" instantiated timing_adapter "timing_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_004" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_004" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_005" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys: Done "Qsys" with 112 modules, 241 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
