# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=20.00"
simOptions: &SIM_OPTIONS
  - "-notice"
  - "-line"
  - "+lint=all,noVCDE,noONGS,noUI"
  - "+warn=noTMR"
  - "-error=PCWM-L"
  - "+v2k"
  - "-debug"
  - "+vcs+lic+wait"
  - "+vcs+initreg+random"
  #- "+define+no_cache_mem"
  - ""
  - "+rad"
  - "-quiet"
  - "+define+DEBUG"
  - "+incdir+../../src"
  - "-sverilog"

simVerilogSrc: &SIM_VERILOG_SRC
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  - "src/no_cache_mem.v"
  - "src/Cache.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  - "src/ALUTestbench.v"
  - "src/ALUTestVectorTestbench.v"
  - "src/riscv_test_harness.v"
  - "src/EECS151.v"
  - "src/modules/d_stage/DLogic.v"
  - "src/modules/d_stage/immGen.v"
  - "src/modules/d_stage/regFile.v"
  - "src/modules/mem_wb_stage/MemWBLogic.v"
  - "src/modules/x_stage/BranchComp.v"
  - "src/modules/x_stage/XLogic.v"
  - "src/modules/mux_2_to_1.v"
  - "src/modules/mux_3_to_1.v"
  - "src/modules/mux_4_to_1.v"
  - "src/modules/mux_5_to_1.v"
  - "src/modules/PC_Adder.v"
  - "src/modules/mem_wb_stage/CSRLogic.v"
  - "src/modules/d_stage/FlushLogic.v"
  - "src/modules/x_stage/StoreLogic.v"
  # Add more files here if you need

# tb_name: &TB_NAME "ALUTestbench"
#tb_name: &TB_NAME "ALUTestVectorTestbench"
tb_name: &TB_NAME "rocketTestHarness"

# RTL Simulation Variables
sim.inputs:
  input_files: *SIM_VERILOG_SRC
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
  execute_sim: false

