---
map_name: chip
default_register_bitwidth: 8

registers:
  REG1: !Register
    adr: 0x00
    reset_val: 0x00
    bitwidth: 16
    always_write:
      - { bits: ["4-5"], val: 0x1 }
    fields:
      FIELD1:
        bits: [7,6]
        access: [R]
        accepts: !SharedEnum STAT
      FIELD2:
        bits: ["1-0"]
        access: [R]
        accepts: !LocalEnum
          EN:
            val: 0x3
      FIELD3:
        bits: [2]
        access: [R]
        accepts: !Bool
      FIELD4:
        bits: ["8-12"]
        access: [R]

  REG2: !Register
    adr: 0x00
    reset_val: 0x00
    bitwidth: 8
    fields:
      FIELD0:
        bits: [0]
        accepts: !Bool

  REG3: !Register
    adr: 0x00
    fields:
      FIELD0:
        bits: ["0-3"]

  REG4: !Register
    adr: 0x10
    reset_val: 0x00
    bitwidth: 8

  BIGREG: !Register
    adr: 0x10
    bitwidth: 64
    reset_val: 0x00
    fields:
      FIELD0:
        bits: ["0-15"]
      FIELD1:
        bits: ["63-56"]

enums:
  STAT:
    enum:
      COOL:
        val: 0x1
      NOT_COOL:
        val: 0x2
      HOT:
        val: 0x3
