

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_48_12'
================================================================
* Date:           Fri Jun 13 14:38:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_2_reload"   --->   Operation 6 'read' 'a_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 0, i7 %x" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 7 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i22"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1 = load i7 %x" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 9 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.87ns)   --->   "%icmp_ln48 = icmp_eq  i7 %x_1, i7 64" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 10 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %x_1, i7 1" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 12 'add' 'add_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body.split.i28, void %for.body71.preheader.exitStub" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 13 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%trunc_ln48 = trunc i7 %x_1" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 14 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.64i8.i8.i6, i6 0, i8 207, i6 1, i8 214, i6 2, i8 210, i6 3, i8 22, i6 4, i8 241, i6 5, i8 59, i6 6, i8 71, i6 7, i8 25, i6 8, i8 21, i6 9, i8 196, i6 10, i8 237, i6 11, i8 59, i6 12, i8 2, i6 13, i8 39, i6 14, i8 211, i6 15, i8 33, i6 16, i8 236, i6 17, i8 232, i6 18, i8 230, i6 19, i8 44, i6 20, i8 41, i6 21, i8 219, i6 22, i8 63, i6 23, i8 235, i6 24, i8 204, i6 25, i8 178, i6 26, i8 15, i6 27, i8 189, i6 28, i8 52, i6 29, i8 206, i6 30, i8 11, i6 31, i8 67, i6 32, i8 203, i6 33, i8 246, i6 34, i8 254, i6 35, i8 37, i6 36, i8 19, i6 37, i8 235, i6 38, i8 48, i6 39, i8 39, i6 40, i8 251, i6 41, i8 253, i6 42, i8 210, i6 43, i8 204, i6 44, i8 252, i6 45, i8 54, i6 46, i8 234, i6 47, i8 30, i6 48, i8 216, i6 49, i8 215, i6 50, i8 243, i6 51, i8 251, i6 52, i8 223, i6 53, i8 235, i6 54, i8 211, i6 55, i8 204, i6 56, i8 11, i6 57, i8 17, i6 58, i8 28, i6 59, i8 251, i6 60, i8 51, i6 61, i8 56, i6 62, i8 18, i6 63, i8 6, i8 0, i6 %trunc_ln48" [bnn.cpp:55->bnn.cpp:137]   --->   Operation 15 'sparsemux' 'b' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%sext_ln18 = sext i8 %b" [bnn.cpp:18->bnn.cpp:55->bnn.cpp:137]   --->   Operation 16 'sext' 'sext_ln18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.13ns) (out node of the LUT)   --->   "%icmp_ln20 = icmp_eq  i32 %sext_ln18, i32 %a_2_reload_read" [bnn.cpp:20->bnn.cpp:55->bnn.cpp:137]   --->   Operation 17 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln48)> <Delay = 3.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %x" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 18 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %x_1" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 19 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:50->bnn.cpp:137]   --->   Operation 20 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 21 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cnt = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %icmp_ln20, i8 0" [bnn.cpp:55->bnn.cpp:137]   --->   Operation 22 'bitconcatenate' 'cnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %cnt" [bnn.cpp:51->bnn.cpp:137]   --->   Operation 23 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln48" [bnn.cpp:57->bnn.cpp:137]   --->   Operation 24 'getelementptr' 'layer3_activations_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln57 = store i32 %zext_ln51, i6 %layer3_activations_addr" [bnn.cpp:57->bnn.cpp:137]   --->   Operation 25 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body.i22" [bnn.cpp:48->bnn.cpp:137]   --->   Operation 26 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', bnn.cpp:48->bnn.cpp:137) of constant 0 on local variable 'x', bnn.cpp:48->bnn.cpp:137 [5]  (1.588 ns)
	'load' operation 7 bit ('x', bnn.cpp:48->bnn.cpp:137) on local variable 'x', bnn.cpp:48->bnn.cpp:137 [8]  (0.000 ns)
	'add' operation 7 bit ('add_ln48', bnn.cpp:48->bnn.cpp:137) [11]  (1.870 ns)
	'store' operation 0 bit ('store_ln48', bnn.cpp:48->bnn.cpp:137) of variable 'add_ln48', bnn.cpp:48->bnn.cpp:137 on local variable 'x', bnn.cpp:48->bnn.cpp:137 [25]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('layer3_activations_addr', bnn.cpp:57->bnn.cpp:137) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln57', bnn.cpp:57->bnn.cpp:137) of variable 'zext_ln51', bnn.cpp:51->bnn.cpp:137 on array 'layer3_activations' [24]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
