****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:47:52 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_stat_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_stat_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0135     -0.0135

  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)                        0.0185      0.9300    0.0000     -0.0135 r    (47.55,20.88)     s, n
  i_img2_jtag_attn_stat_shift_reg_reg_2_/QN (DFCNQND1BWP16P90CPD)                        0.0150      0.9120    0.0419      0.0284 r    (47.30,20.88)     s, n
  n1 (net)                                                            3      0.0028
  U321/A2 (OAI21D1BWP16P90CPD)                                                           0.0150      0.9300    0.0001      0.0285 r    (47.64,19.76)
  U321/ZN (OAI21D1BWP16P90CPD)                                                           0.0067      0.9120    0.0113      0.0398 f    (47.46,19.78)
  n373 (net)                                                          1      0.0009
  i_img2_jtag_attn_stat_shift_reg_reg_2_/D (DFCNQND1BWP16P90CPD)                         0.0067      0.9300    0.0000      0.0398 f    (45.79,20.85)     s, n
  data arrival time                                                                                                        0.0398

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0057     -0.0057
  clock reconvergence pessimism                                                                               -0.0076     -0.0133
  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)                        0.0186      1.0700    0.0000     -0.0133 r    (47.55,20.88)     s, n
  clock uncertainty                                                                                            0.0430      0.0297
  library hold time                                                                                  1.0000    0.0103      0.0399
  data required time                                                                                                       0.0399
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.0399
  data arrival time                                                                                                       -0.0398
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  input external delay                                                                                         0.5000      0.5000

  tdi (in)                                                                               0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                           1      0.0012
  FTB_1__41/I (BUFFSKND2BWP16P90CPD)                                                     0.0040      0.9300    0.0000      0.5009 f    (58.71,11.66)     s
  FTB_1__41/Z (BUFFSKND2BWP16P90CPD)                                                     0.0262      0.9120    0.0193      0.5202 f    (58.54,11.66)     s
  aps_rename_31_ (net)                                                7      0.0148
  ropt_mt_inst_1364/I (CKBD14BWP16P90CPDULVT)                                            0.0254      0.9300    0.0005      0.5207 f    (59.01,9.36)
  ropt_mt_inst_1364/Z (CKBD14BWP16P90CPDULVT)                                            0.0187      0.9120    0.0159      0.5366 f    (59.91,9.36)
  dbg_dat_si[0] (net)                                                 1      0.1006
  dbg_dat_si[0] (out)                                                                    0.0214      0.9300    0.0038      0.5404 f    (61.75,12.45)
  data arrival time                                                                                                        0.5404

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  clock reconvergence pessimism                                                                               -0.0000      0.0000
  clock uncertainty                                                                                            0.0430      0.0430
  output external delay                                                                                       -0.5000     -0.4570
  data required time                                                                                                      -0.4570
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      -0.4570
  data arrival time                                                                                                       -0.5404
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.9974



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  input external delay                                                                                         0.5000      0.5000

  trstn (in)                                                                             0.0341      0.9120    0.0143      0.5143 r    (61.75,11.49)
  trstn (net)                                                        23      0.0377
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                     0.0337      0.9300    0.0012      0.5155 r    (55.18,11.14)     s, n
  data arrival time                                                                                                        0.5155

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0053     -0.0053
  clock reconvergence pessimism                                                                               -0.0000     -0.0053
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                      0.0162      1.0700    0.0000     -0.0053 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                            0.0430      0.0377
  library hold time                                                                                  1.0000    0.0245      0.0622
  data required time                                                                                                       0.0622
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.0622
  data arrival time                                                                                                       -0.5155
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.4533



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0136     -0.0136

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                              0.0186      0.9300    0.0000     -0.0136 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                               0.0203      0.9120    0.0437      0.0301 r    (56.39,23.76)     s, n
  n408 (net)                                                          2      0.0045
  BUFT_RR_176/I (CKBD14BWP16P90CPDULVT)                                                  0.0203      0.9300    0.0001      0.0302 r    (59.01,22.03)
  BUFT_RR_176/Z (CKBD14BWP16P90CPDULVT)                                                  0.0197      0.9120    0.0157      0.0459 r    (59.91,22.03)
  dbg_resetn_flevel[0] (net)                                          1      0.1008
  dbg_resetn_flevel[0] (out)                                                             0.0218      0.9300    0.0035      0.0494 r    (61.75,16.77)
  data arrival time                                                                                                        0.0494

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  clock reconvergence pessimism                                                                               -0.0000      0.0000
  clock uncertainty                                                                                            0.0430      0.0430
  output external delay                                                                                       -0.5000     -0.4570
  data required time                                                                                                      -0.4570
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      -0.4570
  data arrival time                                                                                                       -0.0494
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.5064



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_61_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_60_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0113     -0.0113

  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0220      0.9300    0.0000     -0.0113 r    (42.51,23.18)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0069      0.9420    0.0559      0.0445 f    (42.26,23.18)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[61] (net)                               1      0.0007
  copt_h_inst_1262/I (BUFFSKND4BWP16P90CPD)                                                 0.0069      0.9300    0.0000      0.0446 f    (42.39,22.61)
  copt_h_inst_1262/Z (BUFFSKND4BWP16P90CPD)                                                 0.0079      0.9420    0.0222      0.0668 f    (42.61,22.61)
  copt_net_162 (net)                                                     1      0.0007
  U346/A1 (INR2D1BWP16P90CPD)                                                               0.0079      0.9300    0.0000      0.0668 f    (42.33,22.00)
  U346/ZN (INR2D1BWP16P90CPD)                                                               0.0113      0.9420    0.0187      0.0855 f    (42.47,22.03)
  n361 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/D (DFCNQD1BWP16P90CPDILVT)                         0.0113      0.9300    0.0001      0.0856 f    (44.44,22.00)     s, n
  data arrival time                                                                                                           0.0856

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0025     -0.0025
  clock reconvergence pessimism                                                                                  -0.0083     -0.0107
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0221      1.0700    0.0000     -0.0107 r    (46.11,22.03)     s, n
  clock uncertainty                                                                                               0.0530      0.0423
  library hold time                                                                                     1.0000    0.0153      0.0576
  data required time                                                                                                          0.0576
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0576
  data arrival time                                                                                                          -0.0856
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0280



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0077      0.9420    0.0017      0.5017 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__41/I (BUFFSKND2BWP16P90CPD)                                                        0.0077      0.9300    0.0000      0.5017 f    (58.71,11.66)     s
  FTB_1__41/Z (BUFFSKND2BWP16P90CPD)                                                        0.0547      0.9420    0.0377      0.5395 f    (58.54,11.66)     s
  aps_rename_31_ (net)                                                   7      0.0149
  ropt_mt_inst_1364/I (CKBD14BWP16P90CPDULVT)                                               0.0529      0.9300    0.0017      0.5411 f    (59.01,9.36)
  ropt_mt_inst_1364/Z (CKBD14BWP16P90CPDULVT)                                               0.0275      0.9420    0.0236      0.5647 f    (59.91,9.36)
  dbg_dat_si[0] (net)                                                    1      0.1005
  dbg_dat_si[0] (out)                                                                       0.0448      0.9300    0.0124      0.5771 f    (61.75,12.45)
  data arrival time                                                                                                           0.5771

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5771
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0241



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0562      0.9420    0.0238      0.5238 r    (61.75,11.49)
  trstn (net)                                                           23      0.0380
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0611      0.9300    0.0040      0.5278 r    (55.18,11.14)     s, n
  data arrival time                                                                                                           0.5278

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0104     -0.0104
  clock reconvergence pessimism                                                                                  -0.0000     -0.0104
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0257      1.0700    0.0000     -0.0104 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                               0.0530      0.0426
  library hold time                                                                                     1.0000    0.0586      0.1012
  data required time                                                                                                          0.1012
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.1012
  data arrival time                                                                                                          -0.5278
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4267



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0165     -0.0165

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                                 0.0288      0.9300    0.0000     -0.0165 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                  0.0371      0.9420    0.0959      0.0794 r    (56.39,23.76)     s, n
  n408 (net)                                                             2      0.0046
  BUFT_RR_176/I (CKBD14BWP16P90CPDULVT)                                                     0.0371      0.9300    0.0004      0.0797 r    (59.01,22.03)
  BUFT_RR_176/Z (CKBD14BWP16P90CPDULVT)                                                     0.0270      0.9420    0.0226      0.1023 r    (59.91,22.03)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0447      0.9300    0.0126      0.1149 r    (61.75,16.77)
  data arrival time                                                                                                           0.1149

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.1149
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5619



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_61_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_60_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0074     -0.0074

  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0167      0.9300    0.0000     -0.0074 r    (42.51,23.18)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0054      0.9270    0.0393      0.0319 f    (42.26,23.18)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[61] (net)                               1      0.0007
  copt_h_inst_1262/I (BUFFSKND4BWP16P90CPD)                                                 0.0054      0.9300    0.0000      0.0319 f    (42.39,22.61)
  copt_h_inst_1262/Z (BUFFSKND4BWP16P90CPD)                                                 0.0055      0.9270    0.0151      0.0470 f    (42.61,22.61)
  copt_net_162 (net)                                                     1      0.0006
  U346/A1 (INR2D1BWP16P90CPD)                                                               0.0055      0.9300    0.0000      0.0470 f    (42.33,22.00)
  U346/ZN (INR2D1BWP16P90CPD)                                                               0.0080      0.9270    0.0124      0.0595 f    (42.47,22.03)
  n361 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/D (DFCNQD1BWP16P90CPDILVT)                         0.0080      0.9300    0.0000      0.0595 f    (44.44,22.00)     s, n
  data arrival time                                                                                                           0.0595

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0006     -0.0006
  clock reconvergence pessimism                                                                                  -0.0064     -0.0070
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0168      1.0700    0.0000     -0.0070 r    (46.11,22.03)     s, n
  clock uncertainty                                                                                               0.0480      0.0410
  library hold time                                                                                     1.0000    0.0102      0.0512
  data required time                                                                                                          0.0512
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0512
  data arrival time                                                                                                          -0.0595
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0083



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0054      0.9270    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__41/I (BUFFSKND2BWP16P90CPD)                                                        0.0055      0.9300    0.0000      0.5012 f    (58.71,11.66)     s
  FTB_1__41/Z (BUFFSKND2BWP16P90CPD)                                                        0.0392      0.9270    0.0265      0.5277 f    (58.54,11.66)     s
  aps_rename_31_ (net)                                                   7      0.0150
  ropt_mt_inst_1364/I (CKBD14BWP16P90CPDULVT)                                               0.0380      0.9300    0.0010      0.5287 f    (59.01,9.36)
  ropt_mt_inst_1364/Z (CKBD14BWP16P90CPDULVT)                                               0.0242      0.9270    0.0192      0.5479 f    (59.91,9.36)
  dbg_dat_si[0] (net)                                                    1      0.1005
  dbg_dat_si[0] (out)                                                                       0.0325      0.9300    0.0076      0.5555 f    (61.75,12.45)
  data arrival time                                                                                                           0.5555

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5555
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0075



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0446      0.9270    0.0178      0.5178 r    (61.75,11.49)
  trstn (net)                                                           23      0.0384
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0451      0.9300    0.0025      0.5203 r    (55.18,11.14)     s, n
  data arrival time                                                                                                           0.5203

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0062     -0.0062
  clock reconvergence pessimism                                                                                  -0.0000     -0.0062
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0206      1.0700    0.0000     -0.0062 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                               0.0480      0.0418
  library hold time                                                                                     1.0000    0.0368      0.0785
  data required time                                                                                                          0.0786
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0786
  data arrival time                                                                                                          -0.5203
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4418



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0116     -0.0116

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                                 0.0232      0.9300    0.0000     -0.0116 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                  0.0264      0.9270    0.0628      0.0512 r    (56.39,23.76)     s, n
  n408 (net)                                                             2      0.0046
  BUFT_RR_176/I (CKBD14BWP16P90CPDULVT)                                                     0.0264      0.9300    0.0002      0.0514 r    (59.01,22.03)
  BUFT_RR_176/Z (CKBD14BWP16P90CPDULVT)                                                     0.0239      0.9270    0.0186      0.0700 r    (59.91,22.03)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0317      0.9300    0.0075      0.0775 r    (61.75,16.77)
  data arrival time                                                                                                           0.0775

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0775
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5295


1
