INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krisg/OneDrive - NTNU/7.semester/Digital Systems Design/PSD/Lab2/Lab2_ group17.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemIN
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO__parameterized0
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/OneDrive - NTNU/7.semester/Digital Systems Design/PSD/Lab2/Lab2_ group17.srcs/sim_1/imports/cg/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Downloads/memIN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memIN_tb'
WARNING: [VRFC 10-3093] actual for formal port 'addr' is neither a static name nor a globally static expression [C:/Users/krisg/Downloads/memIN_tb.vhd:67]
