### Hi there ðŸ‘‹ Myself SARUNESH S
An aspiring VLSI design engineer!!
<!--
**Sarunesh/Sarunesh** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on various projects under VLSI frontend and backend.
- ðŸŒ± Iâ€™m currently learning Verilog, System Verilog, UVM.
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: <img src=>
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
