module hw1p1 (
	input clk, reset, x, y,
	output S
	);
	
	logic Q, C;
	
	enum {S0, S1} ps, ns;
	
	always_comb
		case(ps)
			S0: 
				if (x ^ y || {x,y} == 2'b00) ns = S0;
				else ns = S1;
			S1:
				if (x | y) ns = S1;
				else ns = S0;
		endcase
		
	assign Q = ps;
	assign C = ns;
	 
	always_ff @(posedge clk)
		// reset state
		if (reset) ps <= S0;
		
		else	ps <= ps;
		
	assign count = ps;
	
endmodule 