VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 08, 2021}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.783}
    {-} {Setup} {1.157}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.576}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.189}
    {=} {Slack Time} {-0.613}
  END_SLK_CLC
  SLK -0.613
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.613} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.613} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.432} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.573} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.596} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.220} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {2.955} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.012} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.235} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.237} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.424} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.703} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.331} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.022} {0.000} {0.862} {0.361} {4.966} {4.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {5.188} {4.576} {} {1} {(416.40, 751.50) (409.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.000} {0.000} {0.320} {0.022} {5.189} {4.576} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.613} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.613} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.793} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.603} {0.000} {1.690} {5.584} {0.783} {1.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.842}
    {-} {Setup} {1.168}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.624}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.224}
    {=} {Slack Time} {-0.600}
  END_SLK_CLC
  SLK -0.600
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.600} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.600} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.419} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.586} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.609} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.233} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.237} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {2.968} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.299} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.468} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.783} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.386} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.019} {0.000} {0.827} {0.343} {5.005} {4.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.310} {} {5.224} {4.624} {} {1} {(366.00, 691.50) (358.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.310} {0.022} {5.224} {4.624} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.600} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.600} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.781} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.662} {0.000} {1.707} {5.584} {0.842} {1.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.817}
    {-} {Setup} {1.164}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.603}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.187}
    {=} {Slack Time} {-0.584}
  END_SLK_CLC
  SLK -0.584
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.403} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.602} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.625} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.249} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {2.984} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.041} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.264} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.453} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.732} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.360} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.022} {0.000} {0.862} {0.361} {4.966} {4.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.318} {} {5.186} {4.602} {} {1} {(358.80, 751.50) (366.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.318} {0.021} {5.187} {4.603} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.764} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.637} {0.000} {1.701} {5.584} {0.817} {1.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.869}
    {-} {Setup} {1.172}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.648}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.226}
    {=} {Slack Time} {-0.579}
  END_SLK_CLC
  SLK -0.579
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.579} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.579} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.607} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.630} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.255} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {2.989} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.321} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.490} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.804} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.407} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.019} {0.000} {0.827} {0.343} {5.005} {4.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.313} {} {5.226} {4.647} {} {1} {(411.60, 691.50) (418.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.313} {0.023} {5.226} {4.648} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.579} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.579} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.759} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.689} {0.000} {1.713} {5.584} {0.869} {1.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.873}
    {-} {Setup} {1.187}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.636}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.186}
    {=} {Slack Time} {-0.550}
  END_SLK_CLC
  SLK -0.550
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.550} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.370} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.659} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.283} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.017} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.292} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.294} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.487} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.759} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.387} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.025} {0.000} {0.868} {0.363} {4.963} {4.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.185} {4.635} {} {1} {(610.80, 751.50) (618.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.000} {0.000} {0.321} {0.022} {5.186} {4.636} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.550} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.731} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.692} {0.000} {1.744} {5.584} {0.873} {1.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.874}
    {-} {Setup} {1.179}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.645}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.186}
    {=} {Slack Time} {-0.541}
  END_SLK_CLC
  SLK -0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.541} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.541} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.361} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.644} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.667} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.292} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.026} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.301} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.496} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.768} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.396} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.024} {0.000} {0.868} {0.363} {4.962} {4.421} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.322} {} {5.186} {4.644} {} {1} {(586.80, 631.50) (579.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.000} {0.000} {0.322} {0.022} {5.186} {4.645} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.541} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.541} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.722} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.694} {0.000} {1.730} {5.584} {0.874} {1.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.883}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.657}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.196}
    {=} {Slack Time} {-0.540}
  END_SLK_CLC
  SLK -0.540
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.540} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.540} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.359} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.646} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.669} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.293} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.028} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.303} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.498} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.770} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.398} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.020} {0.000} {0.868} {0.363} {4.957} {4.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.333} {} {5.195} {4.656} {} {1} {(658.80, 571.50) (666.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.333} {0.029} {5.196} {4.657} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.540} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.540} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.720} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.702} {0.000} {1.730} {5.584} {0.883} {1.422} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.855}
    {-} {Setup} {1.181}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.624}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.159}
    {=} {Slack Time} {-0.535}
  END_SLK_CLC
  SLK -0.535
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.535} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.535} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.354} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.651} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.674} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.298} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.033} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.292} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.294} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.466} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.781} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.379} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.822} {0.340} {4.934} {4.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.314} {} {5.158} {4.623} {} {1} {(546.00, 730.50) (538.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.314} {0.025} {5.159} {4.624} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.535} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.535} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.716} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.675} {0.000} {1.730} {5.584} {0.855} {1.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.883}
    {-} {Setup} {1.178}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.655}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.533}
  END_SLK_CLC
  SLK -0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.533} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.533} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.353} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.652} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.676} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.300} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.034} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.299} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.505} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.780} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.411} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.011} {0.000} {0.866} {0.363} {4.956} {4.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.328} {} {5.188} {4.655} {} {1} {(711.60, 451.50) (704.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.328} {0.026} {5.188} {4.655} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.533} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.533} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.714} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.702} {0.000} {1.730} {5.584} {0.883} {1.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.883}
    {-} {Setup} {1.180}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.654}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.185}
    {=} {Slack Time} {-0.531}
  END_SLK_CLC
  SLK -0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.350} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.655} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.678} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.302} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.037} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.301} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.508} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.782} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.413} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.019} {0.000} {0.866} {0.363} {4.963} {4.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.319} {} {5.184} {4.653} {} {1} {(690.00, 631.50) (682.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.319} {0.021} {5.185} {4.654} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.712} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.703} {0.000} {1.730} {5.584} {0.883} {1.414} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.884}
    {-} {Setup} {1.179}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.655}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.186}
    {=} {Slack Time} {-0.531}
  END_SLK_CLC
  SLK -0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.350} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.655} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.678} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.302} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.037} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.311} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.506} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.778} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.407} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.022} {0.000} {0.868} {0.363} {4.960} {4.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.185} {4.654} {} {1} {(651.60, 631.50) (658.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.323} {0.023} {5.186} {4.655} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.712} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.703} {0.000} {1.730} {5.584} {0.884} {1.415} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.883}
    {-} {Setup} {1.171}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.661}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.189}
    {=} {Slack Time} {-0.527}
  END_SLK_CLC
  SLK -0.527
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.527} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.347} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.658} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.682} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.306} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.040} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.321} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.510} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.788} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.416} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.021} {0.000} {0.862} {0.361} {4.964} {4.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.188} {4.661} {} {1} {(402.00, 670.50) (394.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.321} {0.023} {5.189} {4.661} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.527} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.708} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.702} {0.000} {1.715} {5.584} {0.883} {1.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.867}
    {-} {Setup} {1.182}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.636}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.152}
    {=} {Slack Time} {-0.517}
  END_SLK_CLC
  SLK -0.517
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.517} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.517} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.336} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.669} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.692} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.317} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.051} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.109} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.311} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.485} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.800} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.397} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.822} {0.340} {4.934} {4.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.309} {} {5.152} {4.635} {} {1} {(553.20, 691.50) (560.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.309} {0.022} {5.152} {4.636} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.517} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.517} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.687} {0.000} {1.730} {5.584} {0.867} {1.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.007}
    {-} {Setup} {1.208}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.749}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.265}
    {=} {Slack Time} {-0.516}
  END_SLK_CLC
  SLK -0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.335} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.670} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.693} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.317} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.052} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.392} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.586} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.858} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.485} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.027} {0.000} {0.867} {0.362} {5.028} {4.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.331} {} {5.264} {4.748} {} {1} {(807.60, 751.50) (814.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.331} {0.028} {5.265} {4.749} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.826} {0.000} {1.786} {5.584} {1.007} {1.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.934}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.708}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.222}
    {=} {Slack Time} {-0.515}
  END_SLK_CLC
  SLK -0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.334} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.671} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.694} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.319} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.053} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.385} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.554} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.868} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.471} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.018} {0.000} {0.827} {0.343} {5.004} {4.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.310} {} {5.222} {4.707} {} {1} {(409.20, 610.50) (416.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.310} {0.022} {5.222} {4.708} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.695} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.753} {0.000} {1.721} {5.584} {0.934} {1.449} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.934}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.708}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.218}
    {=} {Slack Time} {-0.510}
  END_SLK_CLC
  SLK -0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.330} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.699} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.323} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.058} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.389} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.558} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.872} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.476} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.012} {0.000} {0.827} {0.343} {4.998} {4.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.312} {} {5.218} {4.708} {} {1} {(418.80, 511.50) (426.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.312} {0.023} {5.218} {4.708} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.691} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.753} {0.000} {1.721} {5.584} {0.934} {1.444} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.875}
    {-} {Setup} {1.182}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.643}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.152}
    {=} {Slack Time} {-0.509}
  END_SLK_CLC
  SLK -0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.509} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.328} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.677} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.700} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.324} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.059} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.318} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.492} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.807} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.405} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.822} {0.340} {4.934} {4.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.310} {} {5.152} {4.643} {} {1} {(543.60, 670.50) (550.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.000} {0.000} {0.310} {0.022} {5.152} {4.643} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.509} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.690} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.695} {0.000} {1.730} {5.584} {0.875} {1.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.875}
    {-} {Setup} {1.181}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.644}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.152}
    {=} {Slack Time} {-0.508}
  END_SLK_CLC
  SLK -0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.327} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.701} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.325} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.060} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.118} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.319} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.493} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.808} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.406} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.822} {0.340} {4.931} {4.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.311} {} {5.151} {4.643} {} {1} {(543.60, 571.50) (536.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.311} {0.023} {5.152} {4.644} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.689} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.695} {0.000} {1.730} {5.584} {0.875} {1.383} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.935}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.708}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.215}
    {=} {Slack Time} {-0.508}
  END_SLK_CLC
  SLK -0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.327} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.701} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.325} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.060} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.391} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.560} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.875} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.478} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.827} {0.343} {5.001} {4.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.214} {0.000} {0.307} {} {5.215} {4.707} {} {1} {(368.40, 571.50) (361.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.307} {0.020} {5.215} {4.708} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.754} {0.000} {1.721} {5.584} {0.935} {1.442} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.882}
    {-} {Setup} {1.181}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.651}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.155}
    {=} {Slack Time} {-0.504}
  END_SLK_CLC
  SLK -0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.324} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.705} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.329} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.064} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.323} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.497} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.812} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.410} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.822} {0.340} {4.931} {4.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.314} {} {5.155} {4.650} {} {1} {(565.20, 571.50) (572.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.314} {0.025} {5.155} {4.651} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.685} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.701} {0.000} {1.730} {5.584} {0.882} {1.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.720}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.224}
    {=} {Slack Time} {-0.504}
  END_SLK_CLC
  SLK -0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.323} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.682} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.705} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.329} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.064} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.395} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.564} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.879} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.482} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.010} {0.000} {0.827} {0.343} {4.996} {4.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.317} {} {5.223} {4.719} {} {1} {(397.20, 451.50) (390.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.317} {0.026} {5.224} {4.720} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.684} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.765} {0.000} {1.721} {5.584} {0.945} {1.449} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.881}
    {-} {Setup} {1.182}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.650}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.143}
    {=} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.493} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.493} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.313} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.692} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.715} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.340} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.074} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.334} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.508} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.823} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.420} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.012} {0.000} {0.822} {0.340} {4.926} {4.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.308} {} {5.142} {4.649} {} {1} {(555.60, 451.50) (562.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.308} {0.021} {5.143} {4.650} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.493} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.493} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.701} {0.000} {1.730} {5.584} {0.881} {1.375} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.961}
    {-} {Setup} {1.204}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.707}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.196}
    {=} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.489} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.489} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.308} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.697} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.720} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.344} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.079} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.343} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.550} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.825} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.456} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.024} {0.000} {0.866} {0.363} {4.968} {4.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.324} {} {5.195} {4.706} {} {1} {(754.80, 751.50) (747.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.324} {0.024} {5.196} {4.707} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.489} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.489} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.669} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.780} {0.000} {1.775} {5.584} {0.961} {1.450} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.919}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.695}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.182}
    {=} {Slack Time} {-0.487}
  END_SLK_CLC
  SLK -0.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.487} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.487} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.307} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.698} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.721} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.346} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.080} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.360} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.549} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.828} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.456} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.018} {0.000} {0.862} {0.361} {4.962} {4.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.318} {} {5.182} {4.695} {} {1} {(358.80, 610.50) (366.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.318} {0.021} {5.182} {4.695} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.487} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.487} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.668} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.739} {0.000} {1.720} {5.584} {0.919} {1.407} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.952}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.725}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.208}
    {=} {Slack Time} {-0.483}
  END_SLK_CLC
  SLK -0.483
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.483} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.483} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.303} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.703} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.726} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.350} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.085} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.416} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.585} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.900} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.503} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.008} {0.000} {0.827} {0.343} {4.994} {4.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.213} {0.000} {0.306} {} {5.207} {4.724} {} {1} {(368.40, 430.50) (361.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.000} {0.000} {0.306} {0.020} {5.208} {4.725} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.483} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.483} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.664} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.722} {5.584} {0.952} {1.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.942}
    {-} {Setup} {1.171}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.721}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.203}
    {=} {Slack Time} {-0.482}
  END_SLK_CLC
  SLK -0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.482} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.301} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.727} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.351} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.086} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.143} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.366} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.555} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.833} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.462} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.017} {0.000} {0.862} {0.361} {4.960} {4.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.334} {} {5.201} {4.720} {} {1} {(397.20, 571.50) (390.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.334} {0.030} {5.203} {4.721} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.482} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.663} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.761} {0.000} {1.721} {5.584} {0.941} {1.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.072}
    {-} {Setup} {1.162}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.330}
    {=} {Slack Time} {-0.470}
  END_SLK_CLC
  SLK -0.470
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.470} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.470} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.289} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.739} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.364} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.367} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.098} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.399} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.641} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.907} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.605} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.005} {0.000} {0.961} {0.410} {5.080} {4.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.249} {0.000} {0.358} {} {5.329} {4.859} {} {1} {(889.20, 370.50) (896.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.358} {0.029} {5.330} {4.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.470} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.470} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.650} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.892} {0.000} {1.724} {5.584} {1.072} {1.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {1.208}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.724}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.464}
  END_SLK_CLC
  SLK -0.464
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.464} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.464} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.283} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.745} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.369} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.104} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.379} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.574} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.846} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.474} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.025} {0.000} {0.868} {0.363} {4.962} {4.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.323} {} {5.187} {4.723} {} {1} {(649.20, 730.50) (656.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.323} {0.023} {5.188} {4.724} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.464} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.464} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.644} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.801} {0.000} {1.780} {5.584} {0.982} {1.445} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.062}
    {-} {Setup} {1.212}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.800}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.260}
    {=} {Slack Time} {-0.460}
  END_SLK_CLC
  SLK -0.460
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.280} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.748} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.373} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.107} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.448} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.642} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.913} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.540} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.868} {0.362} {5.024} {4.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.331} {} {5.260} {4.799} {} {1} {(805.20, 571.50) (812.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.331} {0.028} {5.260} {4.800} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.641} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.882} {0.000} {1.793} {5.584} {1.062} {1.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.943}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.718}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.178}
    {=} {Slack Time} {-0.460}
  END_SLK_CLC
  SLK -0.460
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.279} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.749} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.374} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.108} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.388} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.577} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.856} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.484} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.009} {0.000} {0.862} {0.361} {4.953} {4.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.322} {} {5.177} {4.718} {} {1} {(416.40, 490.50) (409.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.322} {0.023} {5.178} {4.718} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.640} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.721} {5.584} {0.943} {1.402} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.208}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.883}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.343}
    {=} {Slack Time} {-0.459}
  END_SLK_CLC
  SLK -0.459
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.459} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.459} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.279} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.750} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.374} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.109} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.409} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.652} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.918} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.616} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.030} {0.000} {0.962} {0.410} {5.105} {4.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.349} {} {5.342} {4.883} {} {1} {(872.40, 691.50) (865.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.349} {0.024} {5.343} {4.883} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.459} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.459} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.640} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.961} {0.000} {1.799} {5.584} {1.142} {1.601} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.980}
    {-} {Setup} {1.178}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.752}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.211}
    {=} {Slack Time} {-0.459}
  END_SLK_CLC
  SLK -0.459
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.459} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.459} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.278} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.727} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.750} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.374} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.109} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.059} {0.000} {0.769} {0.558} {3.627} {3.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.340} {} {3.899} {3.440} {} {1} {(459.60, 451.50) (462.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.340} {0.038} {3.900} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.240} {} {4.068} {3.609} {} {1} {(464.40, 487.50) (457.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.000} {0.000} {0.240} {0.030} {4.068} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.160} {} {4.383} {3.924} {} {1} {(440.40, 490.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.160} {0.052} {4.384} {3.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.827} {} {4.986} {4.527} {} {8} {(414.00, 394.50) (409.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.827} {0.343} {4.993} {4.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.310} {} {5.211} {4.752} {} {1} {(409.20, 430.50) (416.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.000} {0.000} {0.310} {0.022} {5.211} {4.752} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.459} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.459} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.640} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.799} {0.000} {1.723} {5.584} {0.980} {1.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.080}
    {-} {Setup} {1.167}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.863}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.317}
    {=} {Slack Time} {-0.454}
  END_SLK_CLC
  SLK -0.454
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.273} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.732} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.755} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.379} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.114} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.415} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.657} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.923} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.924} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.621} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.005} {0.000} {0.961} {0.410} {5.080} {4.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.348} {} {5.316} {4.862} {} {1} {(985.20, 370.50) (992.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.348} {0.023} {5.317} {4.863} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.635} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.899} {0.000} {1.724} {5.584} {1.080} {1.534} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.168}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.872}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.322}
    {=} {Slack Time} {-0.450}
  END_SLK_CLC
  SLK -0.450
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.269} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.759} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.383} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.118} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.419} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.661} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.927} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.625} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.011} {0.000} {0.961} {0.410} {5.086} {4.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.347} {} {5.321} {4.871} {} {1} {(1083.60, 451.50) (1090.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.347} {0.023} {5.322} {4.872} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.630} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.909} {0.000} {1.725} {5.584} {1.089} {1.539} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.152}
    {-} {Setup} {1.209}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.893}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.340}
    {=} {Slack Time} {-0.447}
  END_SLK_CLC
  SLK -0.447
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.447} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.266} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.762} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.386} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.121} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.422} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.664} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.930} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.628} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.030} {0.000} {0.962} {0.410} {5.105} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.347} {} {5.339} {4.892} {} {1} {(884.40, 751.50) (891.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.000} {0.000} {0.347} {0.022} {5.340} {4.893} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.447} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.628} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.971} {0.000} {1.799} {5.584} {1.152} {1.599} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.091}
    {-} {Setup} {1.170}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.870}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.317}
    {=} {Slack Time} {-0.447}
  END_SLK_CLC
  SLK -0.447
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.447} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.266} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.762} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.387} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.121} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.422} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.664} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.930} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.932} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.628} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.014} {0.000} {0.961} {0.410} {5.089} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.341} {} {5.317} {4.870} {} {1} {(1098.00, 511.50) (1105.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.341} {0.019} {5.317} {4.870} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.447} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.627} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.725} {5.584} {1.091} {1.537} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.007}
    {-} {Setup} {1.211}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.746}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.191}
    {=} {Slack Time} {-0.445}
  END_SLK_CLC
  SLK -0.445
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.445} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.445} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.265} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.763} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.388} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.122} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.387} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.593} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.868} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.499} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.023} {0.000} {0.866} {0.363} {4.967} {4.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.191} {4.745} {} {1} {(747.60, 691.50) (754.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.321} {0.022} {5.191} {4.746} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.445} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.445} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.626} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.826} {0.000} {1.786} {5.584} {1.007} {1.452} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.083}
    {-} {Setup} {1.214}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.819}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.261}
    {=} {Slack Time} {-0.443}
  END_SLK_CLC
  SLK -0.443
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.443} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.443} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.262} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.766} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.391} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.125} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.465} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.659} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.931} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.558} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.026} {0.000} {0.867} {0.362} {5.027} {4.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.330} {} {5.261} {4.818} {} {1} {(802.80, 670.50) (810.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.330} {0.027} {5.261} {4.819} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.443} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.443} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.623} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.902} {0.000} {1.795} {5.584} {1.083} {1.526} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.954}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.728}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.167}
    {=} {Slack Time} {-0.439}
  END_SLK_CLC
  SLK -0.439
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.439} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.439} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.258} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.747} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.770} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.395} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.129} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.409} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.598} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.877} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.505} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.004} {0.000} {0.862} {0.361} {4.947} {4.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.317} {} {5.166} {4.728} {} {1} {(380.40, 370.50) (373.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.000} {0.000} {0.317} {0.020} {5.167} {4.728} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.439} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.439} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.619} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.773} {0.000} {1.722} {5.584} {0.954} {1.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.052}
    {-} {Setup} {1.170}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.832}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.270}
    {=} {Slack Time} {-0.438}
  END_SLK_CLC
  SLK -0.438
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.438} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.438} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.257} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.748} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.771} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.395} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.130} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.470} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.664} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.936} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.938} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.563} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.868} {0.362} {5.020} {4.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.248} {0.000} {0.341} {} {5.268} {4.831} {} {1} {(836.40, 550.50) (843.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.341} {0.033} {5.270} {4.832} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.438} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.438} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.618} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.725} {5.584} {1.052} {1.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.019}
    {-} {Setup} {1.212}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.756}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.432}
  END_SLK_CLC
  SLK -0.432
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.432} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.432} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.251} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.754} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.777} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.401} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.136} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.182} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.400} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.607} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.882} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.884} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.513} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.021} {0.000} {0.866} {0.363} {4.965} {4.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.188} {4.756} {} {1} {(762.00, 631.50) (754.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.320} {0.022} {5.188} {4.756} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.432} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.432} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.613} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.838} {0.000} {1.788} {5.584} {1.019} {1.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.826}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.248}
    {=} {Slack Time} {-0.423}
  END_SLK_CLC
  SLK -0.423
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.423} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.423} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.242} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.786} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.411} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.145} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.184} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.485} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.679} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.951} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.578} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.018} {0.000} {0.868} {0.362} {5.019} {4.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.326} {} {5.248} {4.825} {} {1} {(798.00, 490.50) (790.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.326} {0.025} {5.248} {4.826} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.423} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.423} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.603} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.871} {0.000} {1.725} {5.584} {1.051} {1.474} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.054}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.828}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.243}
    {=} {Slack Time} {-0.414}
  END_SLK_CLC
  SLK -0.414
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.414} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.234} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.772} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.795} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.419} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.154} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.494} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.688} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.959} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.961} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.587} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.012} {0.000} {0.868} {0.362} {5.013} {4.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.326} {} {5.242} {4.828} {} {1} {(798.00, 370.50) (790.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.326} {0.025} {5.243} {4.828} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.414} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.595} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.873} {0.000} {1.725} {5.584} {1.054} {1.468} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.059}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.835}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.244}
    {=} {Slack Time} {-0.409}
  END_SLK_CLC
  SLK -0.409
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.409} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.409} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.228} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.777} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.800} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.424} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.159} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.499} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.693} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {3.965} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.592} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.868} {0.362} {5.011} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.328} {} {5.243} {4.834} {} {1} {(853.20, 391.50) (860.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.328} {0.026} {5.244} {4.835} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.409} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.409} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.590} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.879} {0.000} {1.725} {5.584} {1.059} {1.468} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.187}
    {-} {Setup} {1.210}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.335}
    {=} {Slack Time} {-0.408}
  END_SLK_CLC
  SLK -0.408
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.408} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.228} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.777} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.801} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.425} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.159} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.460} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.702} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.968} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.667} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.028} {0.000} {0.962} {0.410} {5.103} {4.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.345} {} {5.335} {4.926} {} {1} {(1002.00, 670.50) (1009.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.000} {0.000} {0.345} {0.021} {5.335} {4.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.408} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.589} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {1.799} {5.584} {1.187} {1.595} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.098}
    {-} {Setup} {1.215}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.834}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.239}
    {=} {Slack Time} {-0.405}
  END_SLK_CLC
  SLK -0.405
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.405} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.405} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.225} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.781} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.804} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.428} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.163} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.447} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.668} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.925} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.582} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.023} {0.000} {0.902} {0.381} {5.010} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.331} {} {5.238} {4.833} {} {1} {(894.00, 631.50) (886.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.331} {0.023} {5.239} {4.834} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.405} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.405} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.586} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.918} {0.000} {1.797} {5.584} {1.098} {1.503} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.102}
    {-} {Setup} {1.214}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.240}
    {=} {Slack Time} {-0.403}
  END_SLK_CLC
  SLK -0.403
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.403} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.403} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.783} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.806} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.430} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.165} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.449} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.670} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.927} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.584} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.023} {0.000} {0.902} {0.381} {5.010} {4.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.332} {} {5.239} {4.836} {} {1} {(896.40, 610.50) (889.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.332} {0.023} {5.240} {4.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.403} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.403} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.584} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.921} {0.000} {1.797} {5.584} {1.102} {1.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.193}
    {-} {Setup} {1.211}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.932}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.331}
    {=} {Slack Time} {-0.399}
  END_SLK_CLC
  SLK -0.399
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.399} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.399} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.218} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.787} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.810} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.435} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.169} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.767} {0.558} {3.594} {3.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.341} {} {3.869} {3.470} {} {1} {(918.00, 670.50) (920.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.341} {0.040} {3.870} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.336} {} {4.111} {3.712} {} {1} {(949.20, 667.50) (956.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.336} {0.074} {4.114} {3.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.141} {} {4.377} {3.978} {} {1} {(1002.00, 433.50) (1009.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.141} {0.044} {4.378} {3.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.697} {0.000} {0.961} {} {5.075} {4.676} {} {8} {(1047.60, 394.50) (1052.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.023} {0.000} {0.961} {0.410} {5.098} {4.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.345} {} {5.330} {4.932} {} {1} {(1026.00, 631.50) (1033.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.345} {0.021} {5.331} {4.932} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.399} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.399} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.579} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.012} {0.000} {1.799} {5.584} {1.193} {1.591} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.004}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.174}
    {=} {Slack Time} {-0.397}
  END_SLK_CLC
  SLK -0.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.397} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.397} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.216} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.789} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.812} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.436} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.171} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.057} {0.000} {0.769} {0.558} {3.624} {3.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.223} {0.000} {0.364} {} {3.848} {3.451} {} {1} {(442.80, 727.50) (447.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.364} {0.056} {3.850} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.289} {} {4.037} {3.640} {} {1} {(445.20, 610.50) (440.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.289} {0.051} {4.038} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.277} {0.000} {0.172} {} {4.315} {3.919} {} {1} {(454.80, 508.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.172} {0.057} {4.317} {3.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.861} {} {4.944} {4.547} {} {8} {(442.80, 367.50) (438.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.004} {0.000} {0.862} {0.361} {4.947} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.174} {4.777} {} {1} {(435.60, 391.50) (442.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.323} {0.024} {5.174} {4.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.397} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.397} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.577} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.823} {0.000} {1.725} {5.584} {1.004} {1.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.809}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.185}
    {=} {Slack Time} {-0.376}
  END_SLK_CLC
  SLK -0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.195} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.810} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.833} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.457} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.192} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.466} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.661} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.933} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.562} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.016} {0.000} {0.868} {0.363} {4.954} {4.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.327} {} {5.184} {4.808} {} {1} {(651.60, 430.50) (644.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.327} {0.025} {5.185} {4.809} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.557} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.854} {0.000} {1.725} {5.584} {1.035} {1.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.073}
    {-} {Setup} {1.173}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.224}
    {=} {Slack Time} {-0.374}
  END_SLK_CLC
  SLK -0.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.193} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.812} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.835} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.459} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.194} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.479} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.700} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.956} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.613} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.005} {0.000} {0.902} {0.381} {4.992} {4.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.333} {} {5.223} {4.849} {} {1} {(915.60, 391.50) (922.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.333} {0.024} {5.224} {4.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.554} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.892} {0.000} {1.724} {5.584} {1.073} {1.446} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.031}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.805}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.177}
    {=} {Slack Time} {-0.373}
  END_SLK_CLC
  SLK -0.373
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.373} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.373} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.192} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.813} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.836} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.461} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.195} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.470} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.665} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.937} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.565} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.014} {0.000} {0.868} {0.363} {4.952} {4.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.323} {} {5.177} {4.804} {} {1} {(589.20, 430.50) (596.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.323} {0.023} {5.177} {4.805} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.373} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.373} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.553} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.850} {0.000} {1.725} {5.584} {1.031} {1.404} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.181}
    {=} {Slack Time} {-0.371}
  END_SLK_CLC
  SLK -0.371
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.371} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.371} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.814} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.838} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.462} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.197} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.461} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.667} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.942} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.944} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.573} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.007} {0.000} {0.866} {0.363} {4.951} {4.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.326} {} {5.181} {4.809} {} {1} {(697.20, 370.50) (704.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.326} {0.025} {5.181} {4.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.371} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.371} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.552} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.855} {0.000} {1.725} {5.584} {1.035} {1.407} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.086}
    {-} {Setup} {1.171}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.865}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.231}
    {=} {Slack Time} {-0.366}
  END_SLK_CLC
  SLK -0.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.366} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.366} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.185} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.820} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.843} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.467} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.202} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.487} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.708} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.964} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.621} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.005} {0.000} {0.902} {0.381} {4.992} {4.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.339} {} {5.230} {4.864} {} {1} {(982.80, 430.50) (990.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.339} {0.027} {5.231} {4.865} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.366} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.366} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.905} {0.000} {1.725} {5.584} {1.086} {1.452} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.172}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.867}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.232}
    {=} {Slack Time} {-0.365}
  END_SLK_CLC
  SLK -0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.185} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.821} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.844} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.468} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.203} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.487} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.708} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.965} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.622} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.902} {0.381} {4.998} {4.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.335} {} {5.231} {4.866} {} {1} {(1083.60, 391.50) (1090.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.335} {0.025} {5.232} {4.867} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.909} {0.000} {1.725} {5.584} {1.089} {1.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.092}
    {-} {Setup} {1.174}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.867}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.230}
    {=} {Slack Time} {-0.363}
  END_SLK_CLC
  SLK -0.363
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.182} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.823} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.846} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.471} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.205} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.214} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.490} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.711} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {3.968} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {3.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.625} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.016} {0.000} {0.902} {0.381} {5.003} {4.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.329} {} {5.229} {4.867} {} {1} {(1081.20, 511.50) (1074.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.329} {0.022} {5.230} {4.867} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.543} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.911} {0.000} {1.725} {5.584} {1.092} {1.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.052}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.826}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.362}
  END_SLK_CLC
  SLK -0.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.181} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.824} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.847} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.471} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.206} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.470} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.677} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.951} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.582} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.866} {0.363} {4.960} {4.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.325} {} {5.188} {4.825} {} {1} {(718.80, 550.50) (726.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.325} {0.024} {5.188} {4.826} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.543} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.725} {5.584} {1.052} {1.414} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.034}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.806}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.167}
    {=} {Slack Time} {-0.361}
  END_SLK_CLC
  SLK -0.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.181} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.825} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.848} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.854} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.472} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.207} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.047} {0.000} {0.769} {0.558} {3.615} {3.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.227} {0.000} {0.367} {} {3.842} {3.481} {} {1} {(615.60, 694.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.367} {0.058} {3.844} {3.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.270} {} {4.037} {3.676} {} {1} {(620.40, 574.50) (627.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.270} {0.042} {4.038} {3.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.169} {} {4.309} {3.948} {} {1} {(622.80, 493.50) (615.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.169} {0.056} {4.311} {3.950} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.626} {0.000} {0.868} {} {4.938} {4.576} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.010} {0.000} {0.868} {0.363} {4.947} {4.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.319} {} {5.167} {4.806} {} {1} {(649.20, 370.50) (656.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.319} {0.021} {5.167} {4.806} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.542} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.853} {0.000} {1.725} {5.584} {1.034} {1.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.018}
    {-} {Setup} {1.179}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.789}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.143}
    {=} {Slack Time} {-0.353}
  END_SLK_CLC
  SLK -0.353
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.353} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.173} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.832} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.855} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.480} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.214} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.474} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.648} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.963} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.560} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.821} {0.340} {4.921} {4.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.312} {} {5.142} {4.789} {} {1} {(505.20, 430.50) (498.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.312} {0.024} {5.143} {4.789} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.353} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.837} {0.000} {1.725} {5.584} {1.018} {1.371} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.048}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.821}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.174}
    {=} {Slack Time} {-0.353}
  END_SLK_CLC
  SLK -0.353
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.353} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.172} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.833} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.856} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.481} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.215} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.046} {0.000} {0.768} {0.558} {3.613} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.360} {} {3.832} {3.480} {} {1} {(718.80, 694.50) (714.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.360} {0.053} {3.833} {3.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.287} {} {4.039} {3.686} {} {1} {(711.60, 574.50) (718.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.287} {0.050} {4.040} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.167} {} {4.313} {3.961} {} {1} {(762.00, 493.50) (769.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.167} {0.055} {4.315} {3.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.629} {0.000} {0.866} {} {4.944} {4.592} {} {8} {(752.40, 367.50) (757.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.003} {0.000} {0.866} {0.363} {4.948} {4.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.173} {4.821} {} {1} {(762.00, 391.50) (769.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.323} {0.023} {5.174} {4.821} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.353} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.533} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.867} {0.000} {1.725} {5.584} {1.048} {1.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.177}
    {-} {Setup} {1.219}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.909}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.252}
    {=} {Slack Time} {-0.343}
  END_SLK_CLC
  SLK -0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.343} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.343} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.162} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.843} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.866} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.490} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.225} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.039} {0.000} {0.768} {0.558} {3.607} {3.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.361} {} {3.908} {3.565} {} {1} {(846.00, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.361} {0.053} {3.910} {3.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.270} {} {4.102} {3.759} {} {1} {(831.60, 574.50) (838.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.270} {0.042} {4.103} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.168} {} {4.374} {4.031} {} {1} {(853.20, 493.50) (860.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.168} {0.055} {4.376} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.867} {} {5.001} {4.658} {} {8} {(850.80, 367.50) (855.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.028} {0.000} {0.867} {0.362} {5.029} {4.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.251} {4.908} {} {1} {(865.20, 751.50) (858.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.000} {0.000} {0.321} {0.022} {5.252} {4.909} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.343} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.343} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.523} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.997} {0.000} {1.799} {5.584} {1.177} {1.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.031}
    {-} {Setup} {1.179}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.802}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.145}
    {=} {Slack Time} {-0.343}
  END_SLK_CLC
  SLK -0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.343} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.343} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.162} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.843} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.866} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.491} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.225} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.058} {0.000} {0.769} {0.558} {3.626} {3.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.347} {} {3.827} {3.485} {} {1} {(514.80, 454.50) (519.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.347} {0.043} {3.829} {3.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {4.001} {3.659} {} {1} {(543.60, 487.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.032} {4.002} {3.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.314} {0.000} {0.159} {} {4.316} {3.974} {} {1} {(512.40, 490.50) (517.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.159} {0.051} {4.318} {3.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.596} {0.000} {0.821} {} {4.914} {4.571} {} {8} {(526.80, 394.50) (522.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.009} {0.000} {0.821} {0.340} {4.923} {4.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.312} {} {5.144} {4.801} {} {1} {(546.00, 391.50) (553.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.312} {0.024} {5.145} {4.802} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.343} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.343} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.523} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.850} {0.000} {1.725} {5.584} {1.031} {1.373} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.194}
    {-} {Setup} {1.216}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.928}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.238}
    {=} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.310} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.310} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.129} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.876} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.899} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.524} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.258} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.543} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.764} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {4.021} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {4.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.678} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.021} {0.000} {0.902} {0.381} {5.008} {4.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.332} {} {5.237} {4.928} {} {1} {(1009.20, 571.50) (1016.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.332} {0.023} {5.238} {4.928} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.310} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.310} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.490} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.013} {0.000} {1.799} {5.584} {1.194} {1.503} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.194}
    {-} {Setup} {1.216}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.928}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.235}
    {=} {Slack Time} {-0.307}
  END_SLK_CLC
  SLK -0.307
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.307} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.127} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.878} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.023} {0.000} {0.539} {} {2.209} {1.901} {} {4} {(1062.00, 733.50) (1038.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.539} {0.180} {2.215} {1.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.618} {0.000} {0.826} {} {2.833} {2.526} {} {8} {(951.60, 508.50) (954.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.004} {0.000} {0.826} {0.319} {2.837} {2.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.731} {0.000} {0.766} {} {3.568} {3.260} {} {11} {(913.20, 514.50) (918.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.008} {0.000} {0.766} {0.558} {3.576} {3.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.852} {3.545} {} {1} {(920.40, 571.50) (922.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.342} {0.040} {3.854} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.308} {} {4.073} {3.766} {} {1} {(954.00, 574.50) (961.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.308} {0.060} {4.075} {3.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.138} {} {4.330} {4.023} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.043} {4.331} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.656} {0.000} {0.902} {} {4.987} {4.680} {} {8} {(1033.20, 394.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.020} {0.000} {0.902} {0.381} {5.007} {4.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.331} {} {5.235} {4.927} {} {1} {(1076.40, 610.50) (1069.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.331} {0.022} {5.235} {4.928} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.307} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.488} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.013} {0.000} {1.799} {5.584} {1.194} {1.502} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.186}
    {-} {Setup} {0.457}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.679}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.437}
    {=} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.242} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.242} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {1.428} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.647} {0.000} {0.074} {} {1.833} {2.075} {} {1} {(1093.20, 748.50) (1117.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN36_nfifo_full} {} {0.000} {0.000} {0.074} {0.018} {1.833} {2.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC46_nfifo_full} {A} {^} {Y} {^} {} {BUFX2} {0.427} {0.000} {0.450} {} {2.260} {2.502} {} {2} {(1122.00, 754.50) (1126.80, 751.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.017} {0.000} {0.451} {0.330} {2.277} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.480} {0.000} {0.466} {} {2.757} {2.999} {} {3} {(1136.40, 433.50) (1138.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.003} {0.000} {0.466} {0.131} {2.760} {3.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.377} {0.000} {0.344} {} {3.137} {3.379} {} {2} {(1136.40, 571.50) (1138.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.003} {0.000} {0.344} {0.099} {3.140} {3.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.345} {} {3.481} {3.723} {} {2} {(1143.60, 667.50) (1141.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.345} {0.096} {3.483} {3.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.245} {0.000} {0.218} {} {3.727} {3.969} {} {1} {(1138.80, 724.50) (1136.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.218} {0.059} {3.729} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.519} {0.000} {0.676} {} {4.247} {4.489} {} {5} {(1129.20, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.008} {0.000} {0.676} {0.246} {4.255} {4.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.372} {0.000} {0.257} {} {4.627} {4.869} {} {2} {(1131.60, 811.50) (1124.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.257} {0.089} {4.630} {4.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.386} {0.000} {0.411} {} {5.015} {5.257} {} {2} {(1134.00, 811.50) (1141.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.411} {0.140} {5.019} {5.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {^} {} {XOR2X1} {0.221} {0.000} {0.149} {} {5.240} {5.482} {} {1} {(1107.60, 811.50) (1100.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.149} {0.031} {5.241} {5.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.095} {0.000} {0.112} {} {5.337} {5.579} {} {1} {(1095.60, 784.50) (1093.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.112} {0.033} {5.338} {5.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.098} {0.000} {0.110} {} {5.436} {5.678} {} {1} {(1088.40, 814.50) (1086.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.110} {0.027} {5.437} {5.679} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.242} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.242} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.061} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.005} {0.000} {1.799} {5.584} {1.186} {0.944} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.743}
    {-} {Setup} {0.443}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.251}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.974}
    {=} {Slack Time} {0.277}
  END_SLK_CLC
  SLK 0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.458} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.500} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.393} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.395} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.745} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.748} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.267} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.274} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.428} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.428} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.933} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {3.939} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.306} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.306} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.606} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.609} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.417} {0.000} {0.444} {} {4.749} {5.026} {} {7} {(694.80, 910.50) (692.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.012} {0.000} {0.444} {0.304} {4.761} {5.038} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.206} {} {4.973} {5.250} {} {1} {(423.60, 874.50) (428.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.206} {0.026} {4.974} {5.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.096} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.563} {0.000} {1.674} {5.584} {0.743} {0.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.718}
    {-} {Setup} {-0.007}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.675}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.396}
    {=} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.279} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.279} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.460} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.502} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.395} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.398} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.748} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.751} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.270} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.276} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.430} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.431} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.935} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {3.941} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.308} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.308} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.608} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.611} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.248} {0.000} {0.211} {} {4.581} {4.860} {} {1} {(730.80, 928.50) (733.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.211} {0.022} {4.581} {4.860} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.464} {} {5.091} {5.370} {} {8} {(728.40, 907.50) (723.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.016} {0.000} {0.465} {0.346} {5.107} {5.386} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.195} {0.000} {0.202} {} {5.301} {5.581} {} {1} {(457.20, 871.50) (459.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.202} {0.033} {5.302} {5.582} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.093} {0.000} {0.205} {} {5.395} {5.675} {} {1} {(428.40, 904.50) (428.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.000} {0.000} {0.205} {0.022} {5.396} {5.675} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.279} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.279} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.537} {0.000} {1.665} {5.584} {0.718} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.760}
    {-} {Setup} {-0.005}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.716}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.432}
    {=} {Slack Time} {0.283}
  END_SLK_CLC
  SLK 0.283
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.283} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.464} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.399} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.402} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.751} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.754} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.273} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.280} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.434} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.434} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.939} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {3.945} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.312} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.312} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.612} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.615} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.248} {0.000} {0.211} {} {4.581} {4.864} {} {1} {(730.80, 928.50) (733.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.211} {0.022} {4.581} {4.864} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.464} {} {5.091} {5.374} {} {8} {(728.40, 907.50) (723.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.014} {0.000} {0.465} {0.346} {5.105} {5.388} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.212} {0.000} {0.218} {} {5.317} {5.600} {} {1} {(519.60, 871.50) (517.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.218} {0.041} {5.318} {5.601} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.113} {0.000} {0.220} {} {5.431} {5.714} {} {1} {(433.20, 844.50) (433.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.220} {0.033} {5.432} {5.716} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.283} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.103} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.580} {0.000} {1.681} {5.584} {0.760} {0.477} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.733}
    {-} {Setup} {-0.007}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.394}
    {=} {Slack Time} {0.296}
  END_SLK_CLC
  SLK 0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.296} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.296} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.476} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.518} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.411} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.414} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.764} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.767} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.286} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.292} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.447} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.447} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.951} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {3.957} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.325} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.325} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.625} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.628} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.248} {0.000} {0.211} {} {4.581} {4.876} {} {1} {(730.80, 928.50) (733.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.211} {0.022} {4.581} {4.877} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.464} {} {5.091} {5.387} {} {8} {(728.40, 907.50) (723.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.013} {0.000} {0.465} {0.346} {5.104} {5.399} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {v} {Y} {^} {} {AOI22X1} {0.184} {0.000} {0.266} {} {5.288} {5.583} {} {1} {(591.60, 871.50) (589.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.266} {0.028} {5.288} {5.584} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {^} {Y} {v} {} {OAI21X1} {0.105} {0.000} {0.212} {} {5.393} {5.689} {} {1} {(562.80, 877.50) (562.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.212} {0.027} {5.394} {5.690} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.296} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.296} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.115} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.553} {0.000} {1.675} {5.584} {0.733} {0.437} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.725}
    {-} {Setup} {0.439}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.236}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.940}
    {=} {Slack Time} {0.297}
  END_SLK_CLC
  SLK 0.297
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.297} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.297} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.477} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.519} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.412} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.415} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.765} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.768} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.287} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.293} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.448} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.448} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.952} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {3.957} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.330} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.331} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.618} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.621} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.036} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.023} {0.000} {0.454} {0.319} {4.762} {5.059} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.177} {0.000} {0.216} {} {4.939} {5.236} {} {1} {(490.80, 871.50) (483.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.216} {0.026} {4.940} {5.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.297} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.297} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.116} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.545} {0.000} {1.669} {5.584} {0.725} {0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.737}
    {-} {Setup} {-0.007}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.694}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.392}
    {=} {Slack Time} {0.302}
  END_SLK_CLC
  SLK 0.302
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.302} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.302} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.482} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.524} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.417} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.420} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.770} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.773} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.292} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.298} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.453} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.453} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.957} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {3.963} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.331} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.331} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.631} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.634} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.248} {0.000} {0.211} {} {4.581} {4.882} {} {1} {(730.80, 928.50) (733.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.211} {0.022} {4.581} {4.883} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.464} {} {5.091} {5.393} {} {8} {(728.40, 907.50) (723.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.012} {0.000} {0.465} {0.346} {5.103} {5.405} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {v} {Y} {^} {} {AOI22X1} {0.184} {0.000} {0.266} {} {5.288} {5.589} {} {1} {(639.60, 871.50) (637.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.266} {0.028} {5.288} {5.590} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.103} {0.000} {0.211} {} {5.392} {5.693} {} {1} {(634.80, 904.50) (634.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.211} {0.026} {5.392} {5.694} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.302} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.302} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.121} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.556} {0.000} {1.677} {5.584} {0.737} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.783}
    {-} {Setup} {0.447}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.286}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.972}
    {=} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.314} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.495} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.537} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.430} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.432} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.782} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.785} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.304} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.311} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.465} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.465} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {3.970} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {3.975} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.347} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.348} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.635} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.638} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.053} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.022} {0.000} {0.454} {0.319} {4.761} {5.075} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.210} {0.000} {0.204} {} {4.971} {5.285} {} {1} {(464.40, 814.50) (469.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.204} {0.024} {4.972} {5.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.314} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.133} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.602} {0.000} {1.690} {5.584} {0.783} {0.469} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.217}
    {-} {Setup} {0.456}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.711}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.350}
    {=} {Slack Time} {0.361}
  END_SLK_CLC
  SLK 0.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.542} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.171} {0.000} {1.327} {5.584} {0.352} {0.713} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.703} {0.000} {0.215} {} {1.055} {1.416} {} {1} {(447.60, 1108.50) (471.60, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.215} {0.071} {1.056} {1.418} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC35_curr_state_0} {A} {^} {Y} {v} {} {INVX4} {0.178} {0.000} {0.183} {} {1.234} {1.595} {} {7} {(474.00, 1090.50) (476.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.003} {0.000} {0.183} {0.232} {1.237} {1.598} {} {} {} 
    INST {I0/LD/CTRL/U87} {A} {v} {Y} {^} {} {NAND2X1} {0.167} {0.000} {0.154} {} {1.404} {1.765} {} {1} {(486.00, 1051.50) (488.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n59} {} {0.000} {0.000} {0.154} {0.036} {1.404} {1.765} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_n59} {A} {^} {Y} {v} {} {INVX2} {0.222} {0.000} {0.238} {} {1.626} {1.988} {} {5} {(502.80, 1051.50) (505.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n33} {} {0.003} {0.000} {0.238} {0.174} {1.630} {1.991} {} {} {} 
    INST {I0/LD/CTRL/U85} {C} {v} {Y} {^} {} {NAND3X1} {0.272} {0.000} {0.375} {} {1.902} {2.263} {} {2} {(536.40, 1021.50) (534.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.375} {0.086} {1.903} {2.264} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {^} {Y} {v} {} {NAND2X1} {0.112} {0.000} {0.172} {} {2.015} {2.376} {} {1} {(526.80, 937.50) (524.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN11_load_data_1_int} {} {0.000} {0.000} {0.172} {0.036} {2.015} {2.376} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC22_FE_OFN11_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.187} {0.000} {0.197} {} {2.202} {2.563} {} {4} {(512.40, 931.50) (510.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.197} {0.138} {2.205} {2.567} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.220} {0.000} {0.262} {} {2.425} {2.786} {} {2} {(649.20, 937.50) (651.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.262} {0.111} {2.428} {2.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {2.551} {2.913} {} {1} {(850.80, 910.50) (853.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.044} {2.553} {2.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.276} {0.000} {0.366} {} {2.829} {3.190} {} {2} {(927.60, 907.50) (930.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.366} {0.090} {2.829} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.309} {} {3.158} {3.519} {} {2} {(930.00, 931.50) (927.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.309} {0.092} {3.159} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.327} {0.000} {0.337} {} {3.486} {3.848} {} {2} {(930.00, 994.50) (927.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.337} {0.093} {3.487} {3.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.240} {0.000} {0.213} {} {3.726} {4.088} {} {1} {(946.80, 997.50) (949.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.213} {0.058} {3.726} {4.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.501} {0.000} {0.647} {} {4.227} {4.589} {} {5} {(968.40, 991.50) (978.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.647} {0.235} {4.234} {4.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.370} {0.000} {0.260} {} {4.604} {4.965} {} {2} {(1021.20, 970.50) (1014.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.260} {0.091} {4.606} {4.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.335} {0.000} {0.285} {} {4.942} {5.303} {} {2} {(1023.60, 970.50) (1030.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.285} {0.104} {4.944} {5.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.216} {0.000} {0.154} {} {5.160} {5.521} {} {1} {(1040.40, 970.50) (1047.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.154} {0.034} {5.161} {5.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.092} {0.000} {0.108} {} {5.253} {5.614} {} {1} {(1040.40, 904.50) (1038.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.000} {0.000} {0.108} {0.031} {5.253} {5.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.096} {0.000} {0.107} {} {5.349} {5.710} {} {1} {(1021.20, 907.50) (1018.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.107} {0.026} {5.350} {5.711} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.181} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.036} {0.000} {1.800} {5.584} {1.217} {0.856} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.796}
    {-} {Setup} {0.447}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.299}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.937}
    {=} {Slack Time} {0.362}
  END_SLK_CLC
  SLK 0.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.543} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.222} {1.585} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.478} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.480} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.830} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.833} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.352} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.359} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.513} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.513} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.018} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {4.023} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.395} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.396} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.683} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.686} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.101} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.017} {0.000} {0.454} {0.319} {4.757} {5.119} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.179} {0.000} {0.217} {} {4.936} {5.298} {} {1} {(577.20, 811.50) (584.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.217} {0.027} {4.937} {5.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.181} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.615} {0.000} {1.709} {5.584} {0.796} {0.434} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.845}
    {-} {Setup} {0.454}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.930}
    {=} {Slack Time} {0.412}
  END_SLK_CLC
  SLK 0.412
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.412} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.412} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.592} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.634} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.527} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.530} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.880} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.883} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.402} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.408} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.562} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.563} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.067} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {4.072} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.445} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.445} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.733} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.735} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.151} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.019} {0.000} {0.454} {0.319} {4.758} {5.170} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.171} {0.000} {0.211} {} {4.929} {5.341} {} {1} {(536.40, 811.50) (543.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.000} {0.000} {0.211} {0.022} {4.930} {5.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.412} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.412} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.231} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.665} {0.000} {1.730} {5.584} {0.845} {0.434} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.876}
    {-} {Setup} {0.454}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.372}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.941}
    {=} {Slack Time} {0.431}
  END_SLK_CLC
  SLK 0.431
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.431} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.431} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.612} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.654} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.547} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.550} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.900} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.903} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.422} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.428} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.582} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.583} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.087} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {4.092} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.465} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.465} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.752} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.755} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.171} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.017} {0.000} {0.454} {0.319} {4.756} {5.188} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.184} {0.000} {0.221} {} {4.940} {5.371} {} {1} {(646.80, 790.50) (654.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.221} {0.029} {4.941} {5.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.431} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.431} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.251} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.695} {0.000} {1.745} {5.584} {0.876} {0.445} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.909}
    {-} {Setup} {0.458}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.402}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.940}
    {=} {Slack Time} {0.462}
  END_SLK_CLC
  SLK 0.462
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.462} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.462} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.642} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.684} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.116} {2.577} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.580} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.930} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.933} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.452} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.997} {3.458} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.613} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.613} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.656} {4.117} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {4.123} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.491} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.491} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.791} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.794} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.417} {0.000} {0.444} {} {4.749} {5.211} {} {7} {(694.80, 910.50) (692.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.008} {0.000} {0.444} {0.304} {4.757} {5.219} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.182} {0.000} {0.218} {} {4.939} {5.401} {} {1} {(673.20, 871.50) (680.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.218} {0.029} {4.940} {5.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.462} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.462} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.281} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.729} {0.000} {1.759} {5.584} {0.909} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.936}
    {-} {Setup} {0.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.425}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.927}
    {=} {Slack Time} {0.498}
  END_SLK_CLC
  SLK 0.498
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.498} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.498} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.679} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.614} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.617} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.967} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.970} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.489} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.495} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.649} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.650} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.154} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.580} {0.176} {3.662} {4.160} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.367} {0.000} {0.091} {} {4.029} {4.527} {} {1} {(711.60, 934.50) (716.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.091} {0.028} {4.029} {4.527} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.300} {0.000} {0.489} {} {4.329} {4.827} {} {4} {(721.20, 934.50) (723.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.490} {0.154} {4.332} {4.831} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.417} {0.000} {0.444} {} {4.749} {5.248} {} {7} {(694.80, 910.50) (692.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.000} {0.000} {0.444} {0.304} {4.749} {5.248} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.177} {0.000} {0.214} {} {4.926} {5.425} {} {1} {(697.20, 910.50) (704.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.214} {0.026} {4.927} {5.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.498} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.498} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.318} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.756} {0.000} {1.767} {5.584} {0.936} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.950}
    {-} {Setup} {0.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.436}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.921}
    {=} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.738} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.631} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.634} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {2.984} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {2.987} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.506} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.512} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.667} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.667} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.171} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {4.177} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.549} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.550} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {4.837} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {4.840} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.255} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.012} {0.000} {0.454} {0.319} {4.751} {5.267} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.169} {0.000} {0.209} {} {4.920} {5.436} {} {1} {(718.80, 811.50) (726.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.000} {0.000} {0.209} {0.021} {4.921} {5.436} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.335} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.769} {0.000} {1.771} {5.584} {0.950} {0.434} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.291}
    {-} {Setup} {0.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.272}
    {=} {Slack Time} {0.623}
  END_SLK_CLC
  SLK 0.623
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.623} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.804} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.171} {0.000} {1.327} {5.584} {0.352} {0.975} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.757} {0.000} {0.224} {} {1.109} {1.732} {} {1} {(447.60, 1108.50) (471.60, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.224} {0.072} {1.110} {1.734} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC35_curr_state_0} {A} {v} {Y} {^} {} {INVX4} {0.183} {0.000} {0.182} {} {1.293} {1.917} {} {7} {(474.00, 1090.50) (476.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.003} {0.000} {0.183} {0.232} {1.297} {1.920} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_0} {A} {^} {Y} {v} {} {INVX1} {0.188} {0.000} {0.182} {} {1.485} {2.108} {} {2} {(488.40, 973.50) (490.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN30_curr_state_0} {} {0.001} {0.000} {0.182} {0.057} {1.486} {2.109} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC38_curr_state_0} {A} {v} {Y} {v} {} {BUFX2} {0.322} {0.000} {0.226} {} {1.808} {2.431} {} {4} {(531.60, 967.50) (536.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN31_curr_state_0} {} {0.008} {0.000} {0.226} {0.159} {1.816} {2.439} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {v} {Y} {^} {} {NAND2X1} {0.389} {0.000} {0.478} {} {2.205} {2.828} {} {4} {(666.00, 1024.50) (663.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.005} {0.000} {0.478} {0.162} {2.209} {2.833} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.408} {0.000} {0.370} {} {2.618} {3.241} {} {3} {(778.80, 988.50) (776.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.370} {0.093} {2.619} {3.242} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.187} {0.000} {0.183} {} {2.805} {3.429} {} {2} {(776.40, 1030.50) (778.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.002} {0.000} {0.183} {0.082} {2.808} {3.431} {} {} {} 
    INST {I0/LD/CTRL/U59} {B} {^} {Y} {v} {} {OAI21X1} {0.213} {0.000} {0.299} {} {3.021} {3.644} {} {3} {(752.40, 1027.50) (747.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.001} {0.000} {0.299} {0.104} {3.022} {3.645} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.179} {0.000} {0.197} {} {3.201} {3.824} {} {1} {(747.60, 1051.50) (740.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.197} {0.040} {3.202} {3.825} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.294} {0.000} {0.456} {} {3.496} {4.119} {} {4} {(646.80, 1057.50) (646.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.005} {0.000} {0.456} {0.165} {3.501} {4.124} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.285} {0.000} {0.275} {} {3.785} {4.409} {} {4} {(649.20, 1111.50) (651.60, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.000} {0.000} {0.275} {0.154} {3.786} {4.409} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.141} {0.000} {0.172} {} {3.927} {4.550} {} {1} {(670.80, 1117.50) (670.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.172} {0.047} {3.928} {4.552} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.221} {0.000} {0.092} {} {4.149} {4.773} {} {1} {(541.20, 1111.50) (534.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.092} {0.043} {4.151} {4.774} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.120} {0.000} {0.179} {} {4.271} {4.894} {} {1} {(457.20, 1084.50) (457.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.179} {0.031} {4.272} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.623} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.443} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.111} {0.000} {1.240} {5.584} {0.291} {-0.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.177}
    {-} {Setup} {0.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.930}
    {=} {Slack Time} {0.732}
  END_SLK_CLC
  SLK 0.732
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.732} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {0.913} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {1.800} {5.584} {1.223} {1.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.893} {0.000} {0.363} {} {2.115} {2.848} {} {3} {(1102.80, 1093.50) (1078.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.364} {0.120} {2.118} {2.850} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.350} {0.000} {0.353} {} {2.468} {3.200} {} {3} {(999.60, 1084.50) (997.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.353} {0.113} {2.471} {3.203} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.519} {0.000} {0.582} {} {2.990} {3.722} {} {4} {(932.40, 1087.50) (930.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.582} {0.177} {2.996} {3.729} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.171} {} {3.151} {3.883} {} {1} {(812.40, 1051.50) (810.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.171} {0.031} {3.151} {3.883} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.504} {0.000} {0.580} {} {3.655} {4.388} {} {3} {(810.00, 1033.50) (812.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.580} {0.176} {3.661} {4.393} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.096} {} {4.033} {4.765} {} {1} {(762.00, 934.50) (766.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.096} {0.033} {4.034} {4.766} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.287} {0.000} {0.434} {} {4.321} {5.053} {} {4} {(774.00, 907.50) (776.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.434} {0.146} {4.324} {5.056} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.416} {0.000} {0.453} {} {4.739} {5.471} {} {7} {(778.80, 871.50) (776.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.005} {0.000} {0.453} {0.319} {4.744} {5.476} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.185} {0.000} {0.222} {} {4.929} {5.661} {} {1} {(776.40, 811.50) (783.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.222} {0.030} {4.930} {5.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.732} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.181} {0.000} {0.953} {} {0.181} {-0.551} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.997} {0.000} {1.799} {5.584} {1.177} {0.445} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81

