module wideexpr_00790(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{((ctrl[0]?s2:((ctrl[3]?4'sb1101:6'sb101110))-((s4)&(s1))))==(-({(ctrl[7]?u6:3'sb100),(s3)+(s6),(s7)>>>(1'sb1)}))}};
  assign y1 = +({1{(($signed((ctrl[4]?(-({1{2'sb10}}))>>>((ctrl[7]?(2'sb01)>>(u0):-(2'sb10))):$signed(+((s4)^(4'sb0010))))))>>>(3'sb000))<(2'sb00)}});
  assign y2 = (-({3{4'b0010}}))>>((4'sb1000)<(((ctrl[3]?(((s3)^~(s2))<<({u7}))+((5'sb01001)>>>((1'b1)==(3'sb101))):(-((ctrl[7]?1'b0:6'b001101)))<<(4'sb1010)))<<<(u5)));
  assign y3 = ($signed(s0))&(s5);
  assign y4 = {3{({1{u4}})|((ctrl[4]?(ctrl[1]?{2{3'sb011}}:{s2}):~^((s0)^(s5))))}};
  assign y5 = (((3'sb010)<<(-(5'sb11110)))&(s7))|(+(s7));
  assign y6 = (ctrl[0]?(s5)&(2'sb00):$signed($unsigned(&((ctrl[1]?s0:((($signed(4'b1101))|((ctrl[6]?s4:4'sb0110)))&($signed({s2,s0,4'sb1001})))&((-((ctrl[5]?s1:5'sb01000)))>>>((6'sb111111)<<<(s2))))))));
  assign y7 = 6'sb001101;
endmodule
