library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity students is
	port( inp:in std_logic_vector(4 downto 0);
			reset,clock:in std_logic;
			outp: out std_logic
		 );
end students;

architecture bhv of students is
---------------Define state type here-----------------------------
type state is (rst,s1,s2,s3,s4,s5,s6,s7); -- Fill other states here

---------------Define signals of state type-----------------------
signal y_present,y_next: state:=rst;

begin

	clock_proc:process(clock,reset)
	begin
		if(clock='1' and clock' event) then
			if(reset='1') then
				y_present<= rst;
				Y_next<= rst;
				--Here Reset is synchronous
				-- Fill the code here
			else
			-- Fill the code here
				Y_present<=Y_next;
			end if;
		end if;
	end process clock_proc;


	state_transition_proc:process(inp,y_present)
	begin
		case y_present is
		when rst=>
			if(unsigned(inp)=19) then --s has been detected
				y_next<= s1-- Fill the code here
			else
				y_next <= rst;
		when s1=>
			if(unsigned(inp)=20) then --st has been detected
				y_next<= s2-- Fill the code here
			else
				y_next <= s1;
		when s2=>
			if(unsigned(inp)=21) then --stu has been detected
				y_next<= s3-- Fill the code here
			else
				y_next <= s2;
		when s3=>
			if(unsigned(inp)=4) then --stud has been detected
				y_next<= s4-- Fill the code here
			else
				y_next <= s3;
		when s4=>
			if(unsigned(inp)=5) then --stude has been detected
				y_next<= s5-- Fill the code here
			else
				y_next <= s4;
		when s5=>
			if(unsigned(inp)=14) then --studen has been detected
				y_next<= s6-- Fill the code here
			else
				y_next <= s5;
		when s6=>
			if(unsigned(inp)=20) then --stduent has been detected
				y_next<= s7-- Fill the code here
			else
				y_next <= s6;
		when s7=>
			if(unsigned(inp)=19) then --students has been detected
				y_next<= s1-- Fill the code here
			else
				y_next <= s7;		
		
-------------------------
---------Fill rest of the code here---------
-------Similarly define output process after this which will give
-------the output based on the present state and input (Mealy machine)


	output_proc:process(y_present, inp)
	begin
		case y_present is
--			when rst=>
--			outp<='0';
--			-------------
--			-----fill----
--			-------------
			when s7=>
			if (unsigned(inp)=19) then
				outp<='1';
			else
				outp<='0';
			when others=>
				outp<='0';
			end case;
	end process output_proc;
end architecture bhv;