--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\xilinx\92i\bin\nt\trce.exe -ise
C:/Users/carlo/Desktop/xilinx/Lab_8/Lab_8.ise -intstyle ise -e 3 -s 5 -xml
Lab_8_crazy_counter_mealy_machine Lab_8_crazy_counter_mealy_machine.ncd -o
Lab_8_crazy_counter_mealy_machine.twr Lab_8_crazy_counter_mealy_machine.pcf
-ucf Lab_8_crazy_counter_mealy_machine.ucf

Design file:              lab_8_crazy_counter_mealy_machine.ncd
Physical constraint file: lab_8_crazy_counter_mealy_machine.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A           |    0.691(R)|    0.588(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S0N         |    7.725(R)|CLK_IBUF          |   0.000|
S1N         |    7.717(R)|CLK_IBUF          |   0.000|
S2N         |    7.536(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.438|    1.296|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 25 20:13:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



