$date
	Sun Oct 23 08:05:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#674581
b1 !
1"
#674582
b1 &
b1 %
1$
#674583
0"
#674586
1#
#674590
b0 &
0#
b0 %
0$
#1678158
b1101 &
b1101 %
1$
b1101 !
1"
#1678159
0"
#1678162
b101000 &
b101000 %
#1678166
b10100 &
b10100 %
#1678170
b1010 &
b1010 %
#1678174
b101 &
b101 %
#1678178
b10000 &
b10000 %
#1678182
b1000 &
b1000 %
#1678186
b100 &
b100 %
#1678190
b10 &
b10 %
#1678194
b1 &
b1 %
1#
#1678198
b0 &
0#
b0 %
0$
#2700874
b101 &
b101 %
1$
b101 !
1"
#2700875
0"
#2700878
b10000 &
b10000 %
#2700882
b1000 &
b1000 %
#2700886
b100 &
b100 %
#2700890
b10 &
b10 %
#2700894
b1 &
1#
b1 %
#2700898
b0 &
b0 %
0#
0$
#4500012
