Start time: 00:21:14 on May 16,2017
qverilog -f example_06-06_run.f 
-- Compiling module priority_4to2_encoder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At    0ns: d_in=0001:  EXPECT: d_out=0  error=0, ACTUAL: d_out=0  error=0  OK
# At   10ns: d_in=0100:  EXPECT: d_out=2  error=0, ACTUAL: d_out=2  error=0  OK
# At   20ns: d_in=0000:  EXPECT: d_out=0  error=1, ACTUAL: d_out=0  error=1  OK
# ** Note: $finish    : example_06-06_testbench.sv(32)
#    Time: 30 ns  Iteration: 1  Instance: /top/test
# End time: 00:21:16 on May 16,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
