// Seed: 2168088214
module module_0;
  logic id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_2 #(
    parameter id_20 = 32'd66
) (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7,
    input wire id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    output supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri id_17,
    output wire id_18
);
  wire _id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  xnor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_15,
      id_16,
      id_2,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_4,
      id_5,
      id_6,
      id_8
  );
  module_0 modCall_1 ();
  logic [id_20 : -1] id_29;
  ;
endmodule
