<sld_project_info>
  <project>
    <hash md5_digest_80b="71abf1f46843e81814f3"/>
  </project>
  <file_info>
    <file device="10CL025YU256C8G" path="Phased_WiFi_Telescope_FW_time_limited.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="5" ir_width="2" node_addr_width="2" node_count="2"/>
  <node_info>
    <node hpath="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="70" node_id="34" sld_node_info="0x19104600" version="3">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="70"/>
        <parameter name="sld_type_id" type="dec" value="34"/>
        <parameter name="sld_version" type="dec" value="3"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="2"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="420496896"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|tdo"/>
        <port name="usr_ir_out[0]" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|ir_out[1]"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_" source="WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u1_cpu_v2_cpu_the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper_WiPhase_top_level_cpu_v2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_"/>
      </outputs>
    </node>
    <node hpath="pzdyqx:nabboc" instance_id="0" mfg_id="110" node_id="1" sld_node_info="0x86E00" version="0"/>
  </node_info>
  <sld_infos>
    <sld_info hpath="WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" library="work" name="ep">
      <assignment_values/>
      <parameters>
        <assignment name="SLD_NODE_INFO" type="dec" value="0"/>
        <assignment name="sld_endpoint_type" type="dec" value="0"/>
        <assignment name="send_width" type="dec" value="3"/>
        <assignment name="receive_width" type="dec" value="24"/>
        <assignment name="num_clocks" type="dec" value="0"/>
        <assignment name="settings" type="string" value="{fabric sld dir agent mfr_code 110 type_code 128 version 1 instance -1 ir_width 1 bridge_agent 0 prefer_host { } psig 9b67919e}"/>
        <assignment name=" constraint(settings)" type="string" value="1 to 127"/>
        <assignment name=" constraint(send)" type="string" value="2 downto 0"/>
        <assignment name=" constraint(receive)" type="string" value="23 downto 0"/>
      </parameters>
    </sld_info>
    <sld_info hpath="WiPhase_top_level:u1" name="u1">
      <assignment_values>
        <assignment_value text="QSYS_NAME WiPhase_top_level HAS_SOPCINFO 1 GENERATION_ID 1534309784"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
