<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — risc stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="architectur.html">architectur</a></span> (8)
<br/><span class="tag"><a href="processor.html">processor</a></span> (7)
<br/><span class="tag"><a href="embed.html">embed</a></span> (5)
<br/><span class="tag"><a href="instruct.html">instruct</a></span> (4)
<br/><span class="tag"><a href="perform.html">perform</a></span> (4)
</div>
<h2><span class="ttl">Stem</span> risc$ (<a href="../words.html">all stems</a>)</h2>
<h3>34 papers:</h3>
<dl class="toc"><dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-BlemMS.html">HPCA-2013-BlemMS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures (<abbr title="Emily R. Blem">ERB</abbr>, <abbr title="Jaikrishnan Menon">JM</abbr>, <abbr title="Karthikeyan Sankaralingam">KS</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GoorGH.html">DATE-2010-GoorGH</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Memory testing with a RISC microcontroller (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Georgi Gaydadjiev">GG</abbr>, <abbr title="Said Hamdioui">SH</abbr>), pp. 214–219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-NeumannW.html">VLDB-2008-NeumannW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/rdf.html" title="rdf">#rdf</a></span></dt><dd>RDF-3X: a RISC-style engine for RDF (<abbr title="Thomas Neumann">TN</abbr>, <abbr title="Gerhard Weikum">GW</abbr>), pp. 647–659.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PanagopoulosPP.html">SAC-2004-PanagopoulosPP</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware extension of the RISC microprocessor for Attribute Grammar evaluation (<abbr title="Ioannis Panagopoulos">IP</abbr>, <abbr title="Christos Pavlatos">CP</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>), pp. 897–904.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KranitisXGPZ.html">DATE-2003-KranitisXGPZ</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Low-Cost Software-Based Self-Testing of RISC Processor Cores (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="George Xenoulis">GX</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 10714–10719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Narita.html">DATE-2001-Narita</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>SH-4 RISC microprocessor for multimedia, game machine (<abbr title="Susumu Narita">SN</abbr>), pp. 699–701.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-LeeEMC.html">LCTES-OM-2001-LeeEMC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors (<abbr title="Sheayun Lee">SL</abbr>, <abbr title="Andreas Ermedahl">AE</abbr>, <abbr title="Sang Lyul Min">SLM</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2000-ChaudhuriW.html">VLDB-2000-ChaudhuriW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Rethinking Database System Architecture: Towards a Self-Tuning RISC-Style Database System (<abbr title="Surajit Chaudhuri">SC</abbr>, <abbr title="Gerhard Weikum">GW</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-Kim.html">CC-2000-Kim</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Advanced Compiler Optimization for Calm RISC8 Low-End Embedded Processor (<abbr title="Dae-Hwan Kim">DHK</abbr>), pp. 173–188.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1999-CooperM.html">PLDI-1999-CooperM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enhanced Code Compression for Embedded RISC Processors (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Nathaniel McIntosh">NM</abbr>), pp. 139–149.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-AlbrechtNR.html">DAC-1998-AlbrechtNR</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design (<abbr title="Thomas W. Albrecht">TWA</abbr>, <abbr title="Johann Notbauer">JN</abbr>, <abbr title="Stefan Rohringer">SR</abbr>), pp. 808–811.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-SalapuraG.html">DATE-1998-SalapuraG</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Design of a Fuzzy RISC Processor (<abbr title="Valentina Salapura">VS</abbr>, <abbr title="Michael Gschwind">MG</abbr>), pp. 875–882.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1998-Campbell.html">LCTES-1998-Campbell</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Evaluating ASIC, DSP, and RISC Architectures for Embedded Applications (<abbr title="Marc Campbell">MC</abbr>), p. 261.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1996-Agarwal.html">SIGMOD-1996-Agarwal</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Super Scalar Sort Algorithm for RISC Processors (<abbr title="Ramesh C. Agarwal">RCA</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-JohnRHC.html">HPCA-1995-JohnRHC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Program Balance and Its Impact on High Performance RISC Architectures (<abbr title="Lizy Kurian John">LKJ</abbr>, <abbr title="Vinod Reddy">VR</abbr>, <abbr title="Paul T. Hulina">PTH</abbr>, <abbr title="Lee D. Coraor">LDC</abbr>), pp. 370–379.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-TeraiGNSO.html">DAC-1994-TeraiGNSO</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1 (<abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Kazutoshi Gemma">KG</abbr>, <abbr title="Yohsuke Nagao">YN</abbr>, <abbr title="Yasuo Satoh">YS</abbr>, <abbr title="Yasuhiro Ohno">YO</abbr>), pp. 262–269.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1994-NybergBCGL.html">SIGMOD-1994-NybergBCGL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AlphaSort: A RISC Machine Sort (<abbr title="Chris Nyberg">CN</abbr>, <abbr title="Tom Barclay">TB</abbr>, <abbr title="Zarka Cvetanovic">ZC</abbr>, <abbr title="Jim Gray">JG</abbr>, <abbr title="David B. Lomet">DBL</abbr>), pp. 233–242.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-GanapathyA.html">DAC-1993-GanapathyA</a> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor (<abbr title="Gopi Ganapathy">GG</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 550–555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-AndrewsS.html">ASPLOS-1992-AndrewsS</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Migrating a CISC Computer Family onto RISC via Object Code Translation (<abbr title="Kristy Andrews">KA</abbr>, <abbr title="Duane Sand">DS</abbr>), pp. 213–222.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1992-BetelloRSR.html">HPDC-1992-BetelloRSR</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Lattice Boltzmann Method on a Cluster of IBM RISC System/6000 Workstations (<abbr title="G. Betello">GB</abbr>, <abbr title="Giorgio Richelli">GR</abbr>, <abbr title="Sauro Succi">SS</abbr>, <abbr title="F. Ruello">FR</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-BhandarkarC.html">ASPLOS-1991-BhandarkarC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance From Architecture: Comparing a RISC and CISC with Similar Hardware Organization (<abbr title="Dileep Bhandarkar">DB</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 310–319.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-BradleeEH.html">ASPLOS-1991-BradleeEH</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Integrating Register Allocation and Instruction Scheduling for RISCs (<abbr title="David G. Bradlee">DGB</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Robert R. Henry">RRH</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-HallO.html">ASPLOS-1991-HallO</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Characteristics of Architectural Features of the IBM RISC System/6000 (<abbr title="C. Brian Hall">CBH</abbr>, <abbr title="Kevin O'Brien">KO</abbr>), pp. 303–309.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1990-PalemS.html">POPL-1990-PalemS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Time-Critical Instructions on RISC Machines (<abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Barbara B. Simons">BBS</abbr>), pp. 270–280.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CLP-1990-HarsatG90.html">CLP-1990-HarsatG90</a></dt><dd>An Extended RISC Methodology and its Application to FCP (<abbr title="Arie Harsat">AH</abbr>, <abbr title="Ran Ginosar">RG</abbr>), pp. 67–82.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CLP-1990-Taylor90.html">CLP-1990-Taylor90</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>LIPS on a MIPS: Results from a Prolog Compiler for a RISC (<abbr title="Andrew Taylor">AT</abbr>), pp. 174–185.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HenkelG.html">DAC-1988-HenkelG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RISCE — A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification (<abbr title="Volker Henkel">VH</abbr>, <abbr title="Ulrich Golze">UG</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CCHSC-1988-Kroha.html">CCHSC-1988-Kroha</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Code Generation for a RISC Machine (<abbr title="Petr Kroha">PK</abbr>), pp. 204–214.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1987-Clark.html">PLDI-1987-Clark</a> <span class="tag"><a href="../tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="../tag/interpreter.html" title="interpreter">#interpreter</a></span> <span class="tag"><a href="../tag/syntax.html" title="syntax">#syntax</a></span></dt><dd>The JADE interpreter: a RISC interpreter for syntax directed editing (<abbr title="Christopher F. Clark">CFC</abbr>), pp. 222–228.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1987-DavidsonG.html">PLDI-1987-DavidsonG</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/interpreter.html" title="interpreter">#interpreter</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming%20language.html" title="programming language">#programming language</a></span></dt><dd>Cint: a RISC interpreter for the C programming language (<abbr title="Jack W. Davidson">JWD</abbr>, <abbr title="Joseph V. Gresh">JVG</abbr>), pp. 189–198.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1987-Clarke.html">FPCA-1987-Clarke</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The D-RISC: An architecture for use in multiprocessors (<abbr title="T. J. W. Clarke">TJWC</abbr>), pp. 16–33.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-BorrielloCDN.html">ASPLOS-1987-BorrielloCDN</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>RISCs versus CISCs for Prolog: A Case Study (<abbr title="Gaetano Borriello">GB</abbr>, <abbr title="Andrew R. Cherenson">ARC</abbr>, <abbr title="Peter B. Danzig">PBD</abbr>, <abbr title="Michael N. Nelson">MNN</abbr>), pp. 136–145.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-BushSUH.html">ASPLOS-1987-BushSUH</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Smalltalk-80 to a RISC (<abbr title="William R. Bush">WRB</abbr>, <abbr title="A. Dain Samples">ADS</abbr>, <abbr title="David Ungar">DU</abbr>, <abbr title="Paul N. Hilfinger">PNH</abbr>), pp. 112–116.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-Kieburtz.html">ASPLOS-1987-Kieburtz</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/symbolic%20computation.html" title="symbolic computation">#symbolic computation</a></span></dt><dd>A RISC Architecture for Symbolic Computation (<abbr title="Richard B. Kieburtz">RBK</abbr>), pp. 146–155.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>