// Seed: 1815364529
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2
);
  wire id_4;
  wire id_5;
  if (id_4) begin : LABEL_0
    wire id_6;
  end else wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  uwire id_4;
  tri   id_5 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_5 = id_4;
endmodule
