<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6200/ip/hpm_dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6200_2ip_2hpm__dma__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_dma_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6200_2ip_2hpm__dma__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_DMA_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_DMA_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structDMA__Type.html">   12</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a92f563f850619ade495574f1a03801cd">   13</a></span>&#160;    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aeefaed36f6b19c369468fc899b99f0c2">   14</a></span>&#160;    __R  uint32_t IDMISC;                      <span class="comment">/* 0x4: ID Misc */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a8fdd2887edc0567d5cbacc484943aabc">   15</a></span>&#160;    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">   16</a></span>&#160;    __R  uint32_t DMACFG;                      <span class="comment">/* 0x10: DMAC Configuration Register */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a3bd1a5b09819244404a4cde26e0aacc1">   17</a></span>&#160;    __R  uint8_t  RESERVED2[12];               <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">   18</a></span>&#160;    __W  uint32_t DMACTRL;                     <span class="comment">/* 0x20: DMAC Control Register */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aedaab530ecfd12429222733b7d394c71">   19</a></span>&#160;    __W  uint32_t CHABORT;                     <span class="comment">/* 0x24: Channel Abort Register */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aa41eaf582937204b0c1e162f8bdcb6fa">   20</a></span>&#160;    __R  uint8_t  RESERVED3[8];                <span class="comment">/* 0x28 - 0x2F: Reserved */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ab1c4f5e177d9cfaaa9277a19c1e1ff47">   21</a></span>&#160;    __W  uint32_t INTSTATUS;                   <span class="comment">/* 0x30: Interrupt Status Register */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a369ef224eb56b7eb4fee41487921005f">   22</a></span>&#160;    __R  uint32_t CHEN;                        <span class="comment">/* 0x34: Channel Enable Register */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a87228e52723671e245b2908add331b94">   23</a></span>&#160;    __R  uint8_t  RESERVED4[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a5eb7b20222326896e9c787a3232b6a05">   25</a></span>&#160;        __RW uint32_t CTRL;                    <span class="comment">/* 0x40: Channel n Control Register */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a37ff9876deb70b43a0332cf09f00e1b2">   26</a></span>&#160;        __RW uint32_t TRANSIZE;                <span class="comment">/* 0x44: Channel n Transfer Size Register */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a4962330f2f02bde1760c204098977baa">   27</a></span>&#160;        __RW uint32_t SRCADDR;                 <span class="comment">/* 0x48: Channel n Source Address Low Part Register */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a700d7f0f25d59ad653f80dbd44ef1c82">   28</a></span>&#160;        __RW uint32_t SRCADDRH;                <span class="comment">/* 0x4C: Channel n Source Address High Part Register */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">   29</a></span>&#160;        __RW uint32_t DSTADDR;                 <span class="comment">/* 0x50: Channel n Destination Address Low Part Register */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">   30</a></span>&#160;        __RW uint32_t DSTADDRH;                <span class="comment">/* 0x54: Channel n Destination Address High Part Register */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a28bd9572e0c83e47d9aa01d7df550e50">   31</a></span>&#160;        __RW uint32_t LLPOINTER;               <span class="comment">/* 0x58: Channel n Linked List Pointer Low Part Register */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ad88859be39aa374e388fdeb8e8ceeca5">   32</a></span>&#160;        __RW uint32_t LLPOINTERH;              <span class="comment">/* 0x5C: Channel n Linked List Pointer High Part Register */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a61a15737924b2c4d9bc4513a40673b69">   33</a></span>&#160;    } CHCTRL[8];</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;} <a class="code" href="group__dma__interface.html#gad318c67c9687e5174692025c50e8721c">DMA_Type</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Bitfield definition for register: IDMISC */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * IDLE_FLAG (RO)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * DMA Idle Flag</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * 0 - DMA is busy</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * 1 - DMA is dile</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2db1e7838e5716ef0d131835325a81a6">   45</a></span>&#160;<span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_MASK (0x8000U)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6969bfb6a68c3395e33da01b74a1cec4">   46</a></span>&#160;<span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_SHIFT (15U)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2270ae874b6cedaf0b7869ce8595ed48">   47</a></span>&#160;<span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_GET(x) (((uint32_t)(x) &amp; DMA_IDMISC_IDLE_FLAG_MASK) &gt;&gt; DMA_IDMISC_IDLE_FLAG_SHIFT)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Bitfield definition for register: DMACFG */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * CHAINXFR (RO)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Chain transfer</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * 0x0: Chain transfer is not configured</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * 0x1: Chain transfer is configured</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9accbb51d875835df165737495af24fa">   57</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHAINXFR_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af6540cd8e107921f6f57634e4e8c9ae9">   58</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHAINXFR_SHIFT (31U)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad46623962a0836d7ed0bc61c415c3747">   59</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHAINXFR_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CHAINXFR_MASK) &gt;&gt; DMA_DMACFG_CHAINXFR_SHIFT)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * REQSYNC (RO)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * DMA request synchronization. The DMA request synchronization should be configured to avoid signal integrity problems when the request signal is not clocked by the system bus clock, which the DMA control logic operates in. If the request synchronization is not configured, the request signal is sampled directly without synchronization.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * 0x0: Request synchronization is not configured</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * 0x1: Request synchronization is configured</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a79f826b7f53968d86efa2513cefa0637">   68</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQSYNC_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6fb1ab5a379d3e5aacfe68ef0c23d08d">   69</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQSYNC_SHIFT (30U)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aab03f1609a96d43029347d5d559e91bb">   70</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQSYNC_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_REQSYNC_MASK) &gt;&gt; DMA_DMACFG_REQSYNC_SHIFT)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * DATAWIDTH (RO)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * AXI bus data width</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * 0x0: 32 bits</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * 0x1: 64 bits</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * 0x2: 128 bits</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * 0x3: 256 bits</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af0fb539d7873c782bcdfd1fcfa17399e">   81</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_MASK (0x3000000UL)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a51818767e3daf8c12376b18eb8f75d98">   82</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_SHIFT (24U)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a91f826c3124617313483795b2e823f10">   83</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_DATAWIDTH_MASK) &gt;&gt; DMA_DMACFG_DATAWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * ADDRWIDTH (RO)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * AXI bus address width</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * 0x18: 24 bits</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * 0x19: 25 bits</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * 0x40: 64 bits</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * Others: Invalid</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4c5fe1c4552063d0177b94a58113361a">   95</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_MASK (0xFE0000UL)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad37b431c556f2d16801ae227ce51b37b">   96</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_SHIFT (17U)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a15438d8604ee7a2ea60e7ba9e7d85fd5">   97</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_ADDRWIDTH_MASK) &gt;&gt; DMA_DMACFG_ADDRWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * CORENUM (RO)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * DMA core number</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * 0x0: 1 core</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * 0x1: 2 cores</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9cf093479e41fd82dfc8ae948ce1f02f">  106</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CORENUM_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5947f0a6c8870130af777997af2e25b0">  107</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CORENUM_SHIFT (16U)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a294cf7cfedb03c20a6afcfdb78f4f22e">  108</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CORENUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CORENUM_MASK) &gt;&gt; DMA_DMACFG_CORENUM_SHIFT)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * BUSNUM (RO)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * AXI bus interface number</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * 0x0: 1 AXI bus</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * 0x1: 2 AXI busses</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9e4ce0d95740d7c5e25515af6329ee15">  117</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_BUSNUM_MASK (0x8000U)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a18b8e4835e465ee17a3146e97819eb55">  118</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_BUSNUM_SHIFT (15U)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a468dfd8651f0f437a3b4b3c0df40aa7b">  119</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_BUSNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_BUSNUM_MASK) &gt;&gt; DMA_DMACFG_BUSNUM_SHIFT)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * REQNUM (RO)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * Request/acknowledge pair number</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * 0x0: 0 pair</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * 0x1: 1 pair</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * 0x2: 2 pairs</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * 0x10: 16 pairs</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7b0ffaf5265bd3046a10f00403ea1905">  131</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQNUM_MASK (0x7C00U)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5f02ca8e7b723b1bb207e4c8205c1e6f">  132</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQNUM_SHIFT (10U)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aff90cd42b03aff5c21d27d75f0b10432">  133</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_REQNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_REQNUM_MASK) &gt;&gt; DMA_DMACFG_REQNUM_SHIFT)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * FIFODEPTH (RO)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * FIFO depth</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * 0x4: 4 entries</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * 0x8: 8 entries</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * 0x10: 16 entries</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * 0x20: 32 entries</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * Others: Invalid</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#abe8c030405117f5f50f3ef196127b919">  145</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_MASK (0x3F0U)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ada9b256dca5f550026b6db9aa52358d2">  146</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_SHIFT (4U)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae426279f56f6e2a5ad38d0ec9b21d5ba">  147</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_FIFODEPTH_MASK) &gt;&gt; DMA_DMACFG_FIFODEPTH_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * CHANNELNUM (RO)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * Channel number</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * 0x1: 1 channel</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * 0x2: 2 channels</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * 0x8: 8 channels</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * Others: Invalid</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae532986863c25612a1ecc442c0a661e5">  159</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_MASK (0xFU)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad79d54518d2e17f01612058d74be718d">  160</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_SHIFT (0U)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a25058fe2d3f50891134a9a5a846d3357">  161</a></span>&#160;<span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CHANNELNUM_MASK) &gt;&gt; DMA_DMACFG_CHANNELNUM_SHIFT)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Bitfield definition for register: DMACTRL */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * RESET (WO)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * Software reset control. Write 1 to this bit to reset the DMA core and disable all channels.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * Note: The software reset may cause the in-completion of AXI transaction.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0e7ff71bb1020d64a83dc50f4f7517c4">  170</a></span>&#160;<span class="preprocessor">#define DMA_DMACTRL_RESET_MASK (0x1U)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad77c65b88d31deca1e506bc4234618ff">  171</a></span>&#160;<span class="preprocessor">#define DMA_DMACTRL_RESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aae22c0dde40aa28cd558d0425b1f9488">  172</a></span>&#160;<span class="preprocessor">#define DMA_DMACTRL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; DMA_DMACTRL_RESET_SHIFT) &amp; DMA_DMACTRL_RESET_MASK)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a68b89aa289c63174a7c2c00604d3a4ed">  173</a></span>&#160;<span class="preprocessor">#define DMA_DMACTRL_RESET_GET(x) (((uint32_t)(x) &amp; DMA_DMACTRL_RESET_MASK) &gt;&gt; DMA_DMACTRL_RESET_SHIFT)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Bitfield definition for register: CHABORT */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * CHABORT (WO)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * Write 1 to bit n to abort channel n. The bits should only be set when the corresponding channels are enabled. Otherwise, the writes will be ignored for channels that are not enabled. (N: Number of channels)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7357fff04ee346e149cc3bfd67e81651">  181</a></span>&#160;<span class="preprocessor">#define DMA_CHABORT_CHABORT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a875f209c3d312b2cffaa4c97e77ffb12">  182</a></span>&#160;<span class="preprocessor">#define DMA_CHABORT_CHABORT_SHIFT (0U)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aebd841a2fd408672ed0260c22a70a723">  183</a></span>&#160;<span class="preprocessor">#define DMA_CHABORT_CHABORT_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHABORT_CHABORT_SHIFT) &amp; DMA_CHABORT_CHABORT_MASK)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aac57b26dfa9e29469bafa543bd3a1858">  184</a></span>&#160;<span class="preprocessor">#define DMA_CHABORT_CHABORT_GET(x) (((uint32_t)(x) &amp; DMA_CHABORT_CHABORT_MASK) &gt;&gt; DMA_CHABORT_CHABORT_SHIFT)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Bitfield definition for register: INTSTATUS */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * TC (W1C)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * The terminal count status, one bit per channel. The terminal count status is set when a channel transfer finishes without the abort or error event.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * 0x0: Channel n has no terminal count status</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * 0x1: Channel n has terminal count status</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a172ec3ec8ded23116f75d7898bc604d4">  194</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_TC_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5a32ddaf61e5491459ed685d09fe7d4b">  195</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_TC_SHIFT (16U)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a91a193eaab24f4a52c6ebb4d2775622b">  196</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_TC_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_TC_SHIFT) &amp; DMA_INTSTATUS_TC_MASK)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a523f08654f1eb0d4515852b7489fff9f">  197</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_TC_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_TC_MASK) &gt;&gt; DMA_INTSTATUS_TC_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * ABORT (W1C)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * The abort status of channel, one bit per channel. The abort status is set when a channel transfer is aborted.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * 0x0: Channel n has no abort status</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * 0x1: Channel n has abort status</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a788a5666b9912d07ac165655d1f32256">  206</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ABORT_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a485ac2a3f3acb0ace59c6e09a0d344ad">  207</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ABORT_SHIFT (8U)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a23162a5e36169fcf80a3128016b74581">  208</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ABORT_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_ABORT_SHIFT) &amp; DMA_INTSTATUS_ABORT_MASK)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a90904fbe762231de749c520dfa092f6e">  209</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ABORT_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_ABORT_MASK) &gt;&gt; DMA_INTSTATUS_ABORT_SHIFT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * ERROR (W1C)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * The error status, one bit per channel. The error status is set when a channel transfer encounters the following error events:</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * - Bus error</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * - Unaligned address</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * - Unaligned transfer width</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * - Reserved configuration</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * 0x0: Channel n has no error status</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * 0x1: Channel n has error status</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab94780deae652303f3e6dc50d44be4ef">  222</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ERROR_MASK (0xFFU)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9fcc266384d841fdc0c0ca7eef6f0ea8">  223</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ERROR_SHIFT (0U)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afb170b9f1b6329464956380cc5779592">  224</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_ERROR_SHIFT) &amp; DMA_INTSTATUS_ERROR_MASK)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a64a01a8713a57cdcaad2a6a19486f8cd">  225</a></span>&#160;<span class="preprocessor">#define DMA_INTSTATUS_ERROR_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_ERROR_MASK) &gt;&gt; DMA_INTSTATUS_ERROR_SHIFT)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Bitfield definition for register: CHEN */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * CHEN (RO)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * Alias of the Enable field of all ChnCtrl registers</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a13f39a5a7c2749d84b1fee9e025314c9">  233</a></span>&#160;<span class="preprocessor">#define DMA_CHEN_CHEN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aee219a7a03b4b83617b7862fd2b54028">  234</a></span>&#160;<span class="preprocessor">#define DMA_CHEN_CHEN_SHIFT (0U)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4a0035af0b6b363f040db364d1bc56f3">  235</a></span>&#160;<span class="preprocessor">#define DMA_CHEN_CHEN_GET(x) (((uint32_t)(x) &amp; DMA_CHEN_CHEN_MASK) &gt;&gt; DMA_CHEN_CHEN_SHIFT)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: CTRL */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * SRCBUSINFIDX (RW)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * Bus interface index that source data is read from</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * 0x0: Data is read from bus interface 0</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * 0x1: Data is read from bus interface</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2b5b6c39b95ff1b970216362c379e398">  245</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBUSINFIDX_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5dcbb0924f99ca9426949c8c43eb6136">  246</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBUSINFIDX_SHIFT (31U)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a92aea90f49c0b3e151c495ea1e2a9933">  247</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBUSINFIDX_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCBUSINFIDX_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCBUSINFIDX_MASK)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9c9aa2725d494909b52c13ef00f937d1">  248</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBUSINFIDX_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCBUSINFIDX_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCBUSINFIDX_SHIFT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * DSTBUSINFIDX (RW)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * Bus interface index that destination data is written to</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * 0x0: Data is written to bus interface 0</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> * 0x1: Data is written to bus interface 1</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7cbf3b5c8460dae54e92137e2b1498bf">  257</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTBUSINFIDX_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af08c72ffa1dbb90066c3ec05528ec5ba">  258</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTBUSINFIDX_SHIFT (30U)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a8d4e96fdb7fceb4789b7ca580f39ce79">  259</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTBUSINFIDX_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTBUSINFIDX_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTBUSINFIDX_MASK)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad4edd93af6c87e04180efa23fc0d93c1">  260</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTBUSINFIDX_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTBUSINFIDX_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTBUSINFIDX_SHIFT)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * PRIORITY (RW)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * Channel priority level</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * 0x0: Lower priority</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * 0x1: Higher priority</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5a60e8eb435e0593ff1314310970fef0">  269</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5c187344b3a310c14769e6da602be104">  270</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_SHIFT (29U)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab13429eecba62c23b75d06579f6c8edc">  271</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_PRIORITY_SHIFT) &amp; DMA_CHCTRL_CTRL_PRIORITY_MASK)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af65614fa27b8a8c723bd15517bb98298">  272</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_PRIORITY_MASK) &gt;&gt; DMA_CHCTRL_CTRL_PRIORITY_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * SRCBURSTSIZE (RW)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * Source burst size. This field indicates the number of transfers before DMA channel re-arbitration.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * The burst transfer byte number is (SrcBurstSize * SrcWidth).</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * 0x0: 1 transfer</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * 0x1: 2 transfers</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * 0x2: 4 transfers</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * 0x3: 8 transfers</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * 0x4: 16 transfers</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * 0x5: 32 transfers</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * 0x6: 64 transfers</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * 0x7: 128 transfers</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * 0x8: 256 transfers</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * 0x9:512 transfers</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * 0xa: 1024 transfers</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * 0xb-0xf: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * for XDMA, the maximum allowed value is 0xa; for HDMA, the maximum allowed value is 0x7</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9d7e15293cd6743f8f2528392f6c79e0">  293</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#acca5788c74f8cb8b675be9b2e826608e">  294</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT (24U)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7d716236eb614fc22bc24a9f90de675a">  295</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7457744a8bbf75b7898e79b164acd524">  296</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * SRCWIDTH (RW)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * Source transfer width</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * 0x6-x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> * for XDMA, the maximum allowed value is 0x3, for HDMA, the maximum allowed value is 0x2</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa3b6dd6337bfc9ca4a303ce75fb62815">  311</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_MASK (0xE00000UL)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3d2b72b9a51fa81645e5852075c3dd74">  312</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT (21U)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5c37b21046dd4eb22e141244c0f96ae6">  313</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCWIDTH_MASK)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad88e98d45714dc78f3235f22d2e2a78b">  314</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCWIDTH_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * DSTWIDTH (RW)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * Destination transfer width.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * Both the total transfer byte number and the burst transfer byte number should be aligned to the destination transfer width; otherwise the error event will be triggered. For example, destination transfer width should be set as byte transfer if total transfer byte is not aligned to half-word.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * See field SrcBurstSize above for the definition of burst transfer byte number and section 3.2.8 for the definition of the total transfer byte number.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * 0x6-x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * for XDMA, the maximum allowed value is 0x3, for HDMA, the maximum allowed value is 0x2</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a81654e6451b0620348953662e81f4f96">  331</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_MASK (0x1C0000UL)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0005690900e245767b6dc183d3878a23">  332</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT (18U)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2ad49e17c846d16d80c8a5ad1293f8ee">  333</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTWIDTH_MASK)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a39a4bb283e799cf96566759a17678150">  334</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTWIDTH_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * SRCMODE (RW)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * Source DMA handshake mode</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afb3d2db905e242a60c9f68769f4808a2">  343</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a51d542e8ac5f2edee22de10d6d025606">  344</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_SHIFT (17U)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afe4f84f9fc5ca1fcbdc845e2bac9df0c">  345</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCMODE_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCMODE_MASK)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a64295705090ac54b464d1a01c25292a5">  346</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCMODE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCMODE_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * DSTMODE (RW)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * Destination DMA handshake mode</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a98e024f93450ac8f5b481c13df533e51">  355</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5e8afdbaf87f0cf1f2991ab35e9e2fc1">  356</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_SHIFT (16U)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a1e2ba69d88ea4d125c9673ff6afd78c1">  357</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTMODE_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTMODE_MASK)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad43b51190e7d146a42c4727c9bad428d">  358</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTMODE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTMODE_SHIFT)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * SRCADDRCTRL (RW)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * Source address control</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a224053424d6ffdca13613d6d6b68a9bf">  369</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK (0xC000U)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a237efb659ec249516a70c4c88a0c5bb9">  370</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT (14U)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3b8b2bce0eb40d8a8dd7f86908b63150">  371</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#adb7feda3eadf31c50c63818a33378917">  372</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * DSTADDRCTRL (RW)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * Destination address control</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac5cccc4cd5b91c1e3bcb7683873b44d1">  383</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK (0x3000U)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a617f7bd3bb07c751f59ba5a3259697f2">  384</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT (12U)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6875138947915ffe9ae8f0db33880b78">  385</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4f874965aefdd04b372468fa8ba6618c">  386</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * SRCREQSEL (RW)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> * Source DMA request select. Select the request/ack handshake pair that the source device is connected to.</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a629d5d75962a242e0ce52835064fbd5d">  393</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_MASK (0xF00U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad2481acd712cd8ef88216dd1e61892bf">  394</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a37e3a703afd379e1efd4e5c085efbe29">  395</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCREQSEL_MASK)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3328c23815f1845e0888029dcd326afd">  396</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCREQSEL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * DSTREQSEL (RW)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * Destination DMA request select. Select the request/ack handshake pair that the destination device is connected to.</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3f67d82e6ce03cd12a4bd9cffa5a8199">  403</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_MASK (0xF0U)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4b7a5fb19f3f3cca8373aed5a89a7b66">  404</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT (4U)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af1b9cdbfc72669d556b5f58ea47000ae">  405</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTREQSEL_MASK)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#add9152666f7ad5c95423da68d99d8f83">  406</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTREQSEL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> * INTABTMASK (RW)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * Channel abort interrupt mask</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * 0x0: Allow the abort interrupt to be triggered</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * 0x1: Disable the abort interrupt</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a62b82a2dea9bc55f3a5e24af5266d826">  415</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_MASK (0x8U)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa100489cf12e7b8bc97c766fadefaadf">  416</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_SHIFT (3U)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a98264476fead00bfc4ea86657e8feec0">  417</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTABTMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTABTMASK_MASK)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a8ec6358f0f2f6d8278f0c74aeb822053">  418</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTABTMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTABTMASK_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * INTERRMASK (RW)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * Channel error interrupt mask</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * 0x0: Allow the error interrupt to be triggered</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * 0x1: Disable the error interrupt</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab61e8d8a93ca2751832faaff9ace3e36">  427</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_MASK (0x4U)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a60a26af19a41eed55932c9a2d09a0f2d">  428</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_SHIFT (2U)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7c4cb18a3cdd1e735aa393bd68e0ea68">  429</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTERRMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTERRMASK_MASK)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab4bb72ef1009b718b20ce92ec197381d">  430</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTERRMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTERRMASK_SHIFT)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> * INTTCMASK (RW)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * Channel terminal count interrupt mask</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * 0x0: Allow the terminal count interrupt to be triggered</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * 0x1: Disable the terminal count interrupt</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af6c2d323e0f16a9450acadb4d918c50a">  439</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_MASK (0x2U)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab3c7fb2dde80f166d371ee4105980805">  440</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_SHIFT (1U)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a12eab047d4e751e06eaf81dd317ac31d">  441</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTTCMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTTCMASK_MASK)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab2939a6cd6ab1f6bf0a75213f80d5565">  442</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTTCMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTTCMASK_SHIFT)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> * Channel enable bit</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * 0x0: Disable</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * 0x1: Enable</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0b3bd1abaadd9326afc9c90ef4224442">  451</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab91399d52fda41588149550371c91924">  452</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad1b09937b7f5a9832728464b7185e62c">  453</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_ENABLE_SHIFT) &amp; DMA_CHCTRL_CTRL_ENABLE_MASK)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aed2475f4fb38b331378515c579e2adda">  454</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_ENABLE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: TRANSIZE */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * TRANSIZE (RW)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * Total transfer size from source. The total number of transferred bytes is (TranSize * SrcWidth). This register is cleared when the DMA transfer is done.</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * If a channel is enabled with zero total transfer size, the error event will be triggered and the transfer will be terminated.</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa86737017cd2ac328d1aadedf62052a0">  463</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a161ade2a27de052228d8e31f0e40fb0c">  464</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT (0U)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a914c4b097e668eee6c269df8c1c1731e">  465</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT) &amp; DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a412ef760e50ced9593572bc6fc1e6572">  466</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK) &gt;&gt; DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: SRCADDR */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * SRCADDRL (RW)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * Low part of the source starting address. When the transfer completes, the value of {SrcAddrH,SrcAddrL} is updated to the ending address.</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * This address must be aligned to the source transfer size; otherwise, an error event will be triggered.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2d47afef3ae5091efd033b0421e5ae00">  475</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7c5ad5d8caa80402f0aeb0750545ff85">  476</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT (0U)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9c158d827af8fc2bb340ca31497739af">  477</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT) &amp; DMA_CHCTRL_SRCADDR_SRCADDRL_MASK)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac3ad714e9cb6418d97f5266c9bd7583f">  478</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_SRCADDR_SRCADDRL_MASK) &gt;&gt; DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: SRCADDRH */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * SRCADDRH (RW)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * High part of the source starting address. When the transfer completes, the value of {SrcAddrH,SrcAddrL} is updated to the ending address.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2bba62bbec6140c528e83682bcf196b9">  487</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3f1ffc5578eaa793a38fd64a2770970d">  488</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT (0U)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0e8ae77fda1c060892a771185e2513f4">  489</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT) &amp; DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a428af3ad8f9800569f9329375207ef23">  490</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK) &gt;&gt; DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: DSTADDR */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * DSTADDRL (RW)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * Low part of the destination starting address. When the transfer completes, the value of {DstAddrH,DstAddrL} is updated to the ending address.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * This address must be aligned to the destination transfer size; otherwise the error event will be triggered.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac75e4dcff2274a4c46f5e3e5f827778e">  499</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a363ecd915437b6c4ea16fcb19c2b6037">  500</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT (0U)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae988d8789e33aae7e7c1756de305ed95">  501</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT) &amp; DMA_CHCTRL_DSTADDR_DSTADDRL_MASK)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a78063d855e5cdf49c393cec44a374ffd">  502</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_DSTADDR_DSTADDRL_MASK) &gt;&gt; DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: DSTADDRH */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * DSTADDRH (RW)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * High part of the destination starting address. When the transfer completes, the value of {DstAddrH,DstAddrL} is updated to the ending address.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * This address must be aligned to the destination transfer size; otherwise the error event will be triggered.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab51d53a2430af8ae99cfba87e1754269">  512</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3198d0d1ffc2e213ff7b512b6cdff0c0">  513</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT (0U)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5fd7322457b0b23d15fc4faf9e575c01">  514</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT) &amp; DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af30ae70acfa28fc5af0d981dd2cecbf4">  515</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK) &gt;&gt; DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: LLPOINTER */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * LLPOINTERL (RW)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * Low part of the pointer to the next descriptor. The pointer must be double word aligned.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad440389d33d26cb23eb4d34c2cf425ab">  523</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK (0xFFFFFFF8UL)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a365846933d3f483f910d8ffc399be120">  524</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT (3U)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a65d29b1adbe93455b8cf8178ea8dbfb7">  525</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT) &amp; DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#acfdf8e580a1bef698bb75932e092cd9f">  526</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * LLDBUSINFIDX (RW)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * Bus interface index that the next descriptor is read from</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * 0x0: The next descriptor is read from bus interface 0</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af7721ec5e5656c7836cb22f5855e326e">  534</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK (0x1U)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5b180ffa497a03ce1ba0ce360ccc2927">  535</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT (0U)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2b869659ffa66510cedff558d8f3fa3c">  536</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT) &amp; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae60a0b990dd47f32a140a7744b19d28c">  537</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CHCTRL: LLPOINTERH */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * LLPOINTERH (RW)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * High part of the pointer to the next descriptor.</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aad942f1f299fa74d4da4f8c68a9c3f19">  546</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a540311cdf45260229fcc69db5b0ef46c">  547</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT (0U)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a1130903e856e18209bc9303d00b02d43">  548</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT) &amp; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab8a189a175b1d1b2db31f7629d19d467">  549</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* CHCTRL register group index macro definition */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad011e4a741ab8a0c93f8a752a5a31e51">  554</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH0 (0UL)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0bbe266fbfe36288f0809d929217f75c">  555</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH1 (1UL)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae1da9bb03ab5fd351c362eda6d272d1f">  556</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH2 (2UL)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a07aa409773fd03b8cf40cfb5c79d7a4b">  557</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH3 (3UL)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aafc9baa20b0aa7fa9684525c9007797a">  558</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH4 (4UL)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a42299ef9b8f5b0f563588d55e188cb6b">  559</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH5 (5UL)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a89cc3843da9bb5fdbaa1013dd5940897">  560</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH6 (6UL)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aded688125d42123fdb4d415a8e4d5933">  561</a></span>&#160;<span class="preprocessor">#define DMA_CHCTRL_CH7 (7UL)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_DMA_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__dma__interface_html_gad318c67c9687e5174692025c50e8721c"><div class="ttname"><a href="group__dma__interface.html#gad318c67c9687e5174692025c50e8721c">DMA_Type</a></div><div class="ttdeci">#define DMA_Type</div><div class="ttdef"><b>Definition:</b> hpm_dmav2_drv.h:23</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_b1f6e209b3e7a8ad8b03e7e44b8c87cc.html">HPM6200</a></li><li class="navelem"><a class="el" href="dir_cfbad3d5d31696dd53abe2950846551d.html">ip</a></li><li class="navelem"><a class="el" href="HPM6200_2ip_2hpm__dma__regs_8h.html">hpm_dma_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
