// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator (
        ap_clk,
        ap_rst,
        phaseClass_V,
        cor_phaseClass15_V_15,
        cor_phaseClass15_V_14,
        cor_phaseClass15_V_13,
        cor_phaseClass15_V_12,
        cor_phaseClass15_V_11,
        cor_phaseClass15_V_10,
        cor_phaseClass15_V_9,
        cor_phaseClass15_V_8,
        cor_phaseClass15_V_7,
        cor_phaseClass15_V_6,
        cor_phaseClass15_V_5,
        cor_phaseClass15_V_4,
        cor_phaseClass15_V_3,
        cor_phaseClass15_V_2,
        cor_phaseClass15_V_1,
        cor_phaseClass15_V_0,
        cor_phaseClass14_V_15,
        cor_phaseClass14_V_14,
        cor_phaseClass14_V_13,
        cor_phaseClass14_V_12,
        cor_phaseClass14_V_11,
        cor_phaseClass14_V_10,
        cor_phaseClass14_V_9,
        cor_phaseClass14_V_8,
        cor_phaseClass14_V_7,
        cor_phaseClass14_V_6,
        cor_phaseClass14_V_5,
        cor_phaseClass14_V_4,
        cor_phaseClass14_V_3,
        cor_phaseClass14_V_2,
        cor_phaseClass14_V_1,
        cor_phaseClass14_V_0,
        cor_phaseClass13_V_15,
        cor_phaseClass13_V_14,
        cor_phaseClass13_V_13,
        cor_phaseClass13_V_12,
        cor_phaseClass13_V_11,
        cor_phaseClass13_V_10,
        cor_phaseClass13_V_9,
        cor_phaseClass13_V_8,
        cor_phaseClass13_V_7,
        cor_phaseClass13_V_6,
        cor_phaseClass13_V_5,
        cor_phaseClass13_V_4,
        cor_phaseClass13_V_3,
        cor_phaseClass13_V_2,
        cor_phaseClass13_V_1,
        cor_phaseClass13_V_0,
        cor_phaseClass12_V_15,
        cor_phaseClass12_V_14,
        cor_phaseClass12_V_13,
        cor_phaseClass12_V_12,
        cor_phaseClass12_V_11,
        cor_phaseClass12_V_10,
        cor_phaseClass12_V_9,
        cor_phaseClass12_V_8,
        cor_phaseClass12_V_7,
        cor_phaseClass12_V_6,
        cor_phaseClass12_V_5,
        cor_phaseClass12_V_4,
        cor_phaseClass12_V_3,
        cor_phaseClass12_V_2,
        cor_phaseClass12_V_1,
        cor_phaseClass12_V_0,
        cor_phaseClass11_V_15,
        cor_phaseClass11_V_14,
        cor_phaseClass11_V_13,
        cor_phaseClass11_V_12,
        cor_phaseClass11_V_11,
        cor_phaseClass11_V_10,
        cor_phaseClass11_V_9,
        cor_phaseClass11_V_8,
        cor_phaseClass11_V_7,
        cor_phaseClass11_V_6,
        cor_phaseClass11_V_5,
        cor_phaseClass11_V_4,
        cor_phaseClass11_V_3,
        cor_phaseClass11_V_2,
        cor_phaseClass11_V_1,
        cor_phaseClass11_V_0,
        cor_phaseClass10_V_15,
        cor_phaseClass10_V_14,
        cor_phaseClass10_V_13,
        cor_phaseClass10_V_12,
        cor_phaseClass10_V_11,
        cor_phaseClass10_V_10,
        cor_phaseClass10_V_9,
        cor_phaseClass10_V_8,
        cor_phaseClass10_V_7,
        cor_phaseClass10_V_6,
        cor_phaseClass10_V_5,
        cor_phaseClass10_V_4,
        cor_phaseClass10_V_3,
        cor_phaseClass10_V_2,
        cor_phaseClass10_V_1,
        cor_phaseClass10_V_0,
        cor_phaseClass9_V_15,
        cor_phaseClass9_V_14,
        cor_phaseClass9_V_13,
        cor_phaseClass9_V_12,
        cor_phaseClass9_V_11,
        cor_phaseClass9_V_10,
        cor_phaseClass9_V_9,
        cor_phaseClass9_V_8,
        cor_phaseClass9_V_7,
        cor_phaseClass9_V_6,
        cor_phaseClass9_V_5,
        cor_phaseClass9_V_4,
        cor_phaseClass9_V_3,
        cor_phaseClass9_V_2,
        cor_phaseClass9_V_1,
        cor_phaseClass9_V_0,
        cor_phaseClass8_V_15,
        cor_phaseClass8_V_14,
        cor_phaseClass8_V_13,
        cor_phaseClass8_V_12,
        cor_phaseClass8_V_11,
        cor_phaseClass8_V_10,
        cor_phaseClass8_V_9,
        cor_phaseClass8_V_8,
        cor_phaseClass8_V_7,
        cor_phaseClass8_V_6,
        cor_phaseClass8_V_5,
        cor_phaseClass8_V_4,
        cor_phaseClass8_V_3,
        cor_phaseClass8_V_2,
        cor_phaseClass8_V_1,
        cor_phaseClass8_V_0,
        cor_phaseClass7_V_15,
        cor_phaseClass7_V_14,
        cor_phaseClass7_V_13,
        cor_phaseClass7_V_12,
        cor_phaseClass7_V_11,
        cor_phaseClass7_V_10,
        cor_phaseClass7_V_9,
        cor_phaseClass7_V_8,
        cor_phaseClass7_V_7,
        cor_phaseClass7_V_6,
        cor_phaseClass7_V_5,
        cor_phaseClass7_V_4,
        cor_phaseClass7_V_3,
        cor_phaseClass7_V_2,
        cor_phaseClass7_V_1,
        cor_phaseClass7_V_0,
        cor_phaseClass6_V_15,
        cor_phaseClass6_V_14,
        cor_phaseClass6_V_13,
        cor_phaseClass6_V_12,
        cor_phaseClass6_V_11,
        cor_phaseClass6_V_10,
        cor_phaseClass6_V_9,
        cor_phaseClass6_V_8,
        cor_phaseClass6_V_7,
        cor_phaseClass6_V_6,
        cor_phaseClass6_V_5,
        cor_phaseClass6_V_4,
        cor_phaseClass6_V_3,
        cor_phaseClass6_V_2,
        cor_phaseClass6_V_1,
        cor_phaseClass6_V_0,
        cor_phaseClass5_V_15,
        cor_phaseClass5_V_14,
        cor_phaseClass5_V_13,
        cor_phaseClass5_V_12,
        cor_phaseClass5_V_11,
        cor_phaseClass5_V_10,
        cor_phaseClass5_V_9,
        cor_phaseClass5_V_8,
        cor_phaseClass5_V_7,
        cor_phaseClass5_V_6,
        cor_phaseClass5_V_5,
        cor_phaseClass5_V_4,
        cor_phaseClass5_V_3,
        cor_phaseClass5_V_2,
        cor_phaseClass5_V_1,
        cor_phaseClass5_V_0,
        cor_phaseClass4_V_15,
        cor_phaseClass4_V_14,
        cor_phaseClass4_V_13,
        cor_phaseClass4_V_12,
        cor_phaseClass4_V_11,
        cor_phaseClass4_V_10,
        cor_phaseClass4_V_9,
        cor_phaseClass4_V_8,
        cor_phaseClass4_V_7,
        cor_phaseClass4_V_6,
        cor_phaseClass4_V_5,
        cor_phaseClass4_V_4,
        cor_phaseClass4_V_3,
        cor_phaseClass4_V_2,
        cor_phaseClass4_V_1,
        cor_phaseClass4_V_0,
        cor_phaseClass3_V_15,
        cor_phaseClass3_V_14,
        cor_phaseClass3_V_13,
        cor_phaseClass3_V_12,
        cor_phaseClass3_V_11,
        cor_phaseClass3_V_10,
        cor_phaseClass3_V_9,
        cor_phaseClass3_V_8,
        cor_phaseClass3_V_7,
        cor_phaseClass3_V_6,
        cor_phaseClass3_V_5,
        cor_phaseClass3_V_4,
        cor_phaseClass3_V_3,
        cor_phaseClass3_V_2,
        cor_phaseClass3_V_1,
        cor_phaseClass3_V_0,
        cor_phaseClass2_V_15,
        cor_phaseClass2_V_14,
        cor_phaseClass2_V_13,
        cor_phaseClass2_V_12,
        cor_phaseClass2_V_11,
        cor_phaseClass2_V_10,
        cor_phaseClass2_V_9,
        cor_phaseClass2_V_8,
        cor_phaseClass2_V_7,
        cor_phaseClass2_V_6,
        cor_phaseClass2_V_5,
        cor_phaseClass2_V_4,
        cor_phaseClass2_V_3,
        cor_phaseClass2_V_2,
        cor_phaseClass2_V_1,
        cor_phaseClass2_V_0,
        cor_phaseClass1_V_15,
        cor_phaseClass1_V_14,
        cor_phaseClass1_V_13,
        cor_phaseClass1_V_12,
        cor_phaseClass1_V_11,
        cor_phaseClass1_V_10,
        cor_phaseClass1_V_9,
        cor_phaseClass1_V_8,
        cor_phaseClass1_V_7,
        cor_phaseClass1_V_6,
        cor_phaseClass1_V_5,
        cor_phaseClass1_V_4,
        cor_phaseClass1_V_3,
        cor_phaseClass1_V_2,
        cor_phaseClass1_V_1,
        cor_phaseClass1_V_0,
        cor_phaseClass0_V_15,
        cor_phaseClass0_V_14,
        cor_phaseClass0_V_13,
        cor_phaseClass0_V_12,
        cor_phaseClass0_V_11,
        cor_phaseClass0_V_10,
        cor_phaseClass0_V_9,
        cor_phaseClass0_V_8,
        cor_phaseClass0_V_7,
        cor_phaseClass0_V_6,
        cor_phaseClass0_V_5,
        cor_phaseClass0_V_4,
        cor_phaseClass0_V_3,
        cor_phaseClass0_V_2,
        cor_phaseClass0_V_1,
        cor_phaseClass0_V_0,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [3:0] phaseClass_V;
input  [31:0] cor_phaseClass15_V_15;
input  [31:0] cor_phaseClass15_V_14;
input  [31:0] cor_phaseClass15_V_13;
input  [31:0] cor_phaseClass15_V_12;
input  [31:0] cor_phaseClass15_V_11;
input  [31:0] cor_phaseClass15_V_10;
input  [31:0] cor_phaseClass15_V_9;
input  [31:0] cor_phaseClass15_V_8;
input  [31:0] cor_phaseClass15_V_7;
input  [31:0] cor_phaseClass15_V_6;
input  [31:0] cor_phaseClass15_V_5;
input  [31:0] cor_phaseClass15_V_4;
input  [20:0] cor_phaseClass15_V_3;
input  [20:0] cor_phaseClass15_V_2;
input  [20:0] cor_phaseClass15_V_1;
input  [20:0] cor_phaseClass15_V_0;
input  [31:0] cor_phaseClass14_V_15;
input  [31:0] cor_phaseClass14_V_14;
input  [31:0] cor_phaseClass14_V_13;
input  [31:0] cor_phaseClass14_V_12;
input  [31:0] cor_phaseClass14_V_11;
input  [31:0] cor_phaseClass14_V_10;
input  [31:0] cor_phaseClass14_V_9;
input  [31:0] cor_phaseClass14_V_8;
input  [31:0] cor_phaseClass14_V_7;
input  [31:0] cor_phaseClass14_V_6;
input  [31:0] cor_phaseClass14_V_5;
input  [31:0] cor_phaseClass14_V_4;
input  [20:0] cor_phaseClass14_V_3;
input  [20:0] cor_phaseClass14_V_2;
input  [20:0] cor_phaseClass14_V_1;
input  [20:0] cor_phaseClass14_V_0;
input  [31:0] cor_phaseClass13_V_15;
input  [31:0] cor_phaseClass13_V_14;
input  [31:0] cor_phaseClass13_V_13;
input  [31:0] cor_phaseClass13_V_12;
input  [31:0] cor_phaseClass13_V_11;
input  [31:0] cor_phaseClass13_V_10;
input  [31:0] cor_phaseClass13_V_9;
input  [31:0] cor_phaseClass13_V_8;
input  [31:0] cor_phaseClass13_V_7;
input  [31:0] cor_phaseClass13_V_6;
input  [31:0] cor_phaseClass13_V_5;
input  [31:0] cor_phaseClass13_V_4;
input  [20:0] cor_phaseClass13_V_3;
input  [20:0] cor_phaseClass13_V_2;
input  [20:0] cor_phaseClass13_V_1;
input  [20:0] cor_phaseClass13_V_0;
input  [31:0] cor_phaseClass12_V_15;
input  [31:0] cor_phaseClass12_V_14;
input  [31:0] cor_phaseClass12_V_13;
input  [31:0] cor_phaseClass12_V_12;
input  [31:0] cor_phaseClass12_V_11;
input  [31:0] cor_phaseClass12_V_10;
input  [31:0] cor_phaseClass12_V_9;
input  [31:0] cor_phaseClass12_V_8;
input  [31:0] cor_phaseClass12_V_7;
input  [31:0] cor_phaseClass12_V_6;
input  [31:0] cor_phaseClass12_V_5;
input  [31:0] cor_phaseClass12_V_4;
input  [20:0] cor_phaseClass12_V_3;
input  [20:0] cor_phaseClass12_V_2;
input  [20:0] cor_phaseClass12_V_1;
input  [20:0] cor_phaseClass12_V_0;
input  [31:0] cor_phaseClass11_V_15;
input  [31:0] cor_phaseClass11_V_14;
input  [31:0] cor_phaseClass11_V_13;
input  [31:0] cor_phaseClass11_V_12;
input  [31:0] cor_phaseClass11_V_11;
input  [31:0] cor_phaseClass11_V_10;
input  [31:0] cor_phaseClass11_V_9;
input  [31:0] cor_phaseClass11_V_8;
input  [31:0] cor_phaseClass11_V_7;
input  [31:0] cor_phaseClass11_V_6;
input  [31:0] cor_phaseClass11_V_5;
input  [31:0] cor_phaseClass11_V_4;
input  [20:0] cor_phaseClass11_V_3;
input  [20:0] cor_phaseClass11_V_2;
input  [20:0] cor_phaseClass11_V_1;
input  [20:0] cor_phaseClass11_V_0;
input  [31:0] cor_phaseClass10_V_15;
input  [31:0] cor_phaseClass10_V_14;
input  [31:0] cor_phaseClass10_V_13;
input  [31:0] cor_phaseClass10_V_12;
input  [31:0] cor_phaseClass10_V_11;
input  [31:0] cor_phaseClass10_V_10;
input  [31:0] cor_phaseClass10_V_9;
input  [31:0] cor_phaseClass10_V_8;
input  [31:0] cor_phaseClass10_V_7;
input  [31:0] cor_phaseClass10_V_6;
input  [31:0] cor_phaseClass10_V_5;
input  [31:0] cor_phaseClass10_V_4;
input  [20:0] cor_phaseClass10_V_3;
input  [20:0] cor_phaseClass10_V_2;
input  [20:0] cor_phaseClass10_V_1;
input  [20:0] cor_phaseClass10_V_0;
input  [31:0] cor_phaseClass9_V_15;
input  [31:0] cor_phaseClass9_V_14;
input  [31:0] cor_phaseClass9_V_13;
input  [31:0] cor_phaseClass9_V_12;
input  [31:0] cor_phaseClass9_V_11;
input  [31:0] cor_phaseClass9_V_10;
input  [31:0] cor_phaseClass9_V_9;
input  [31:0] cor_phaseClass9_V_8;
input  [31:0] cor_phaseClass9_V_7;
input  [31:0] cor_phaseClass9_V_6;
input  [31:0] cor_phaseClass9_V_5;
input  [31:0] cor_phaseClass9_V_4;
input  [20:0] cor_phaseClass9_V_3;
input  [20:0] cor_phaseClass9_V_2;
input  [20:0] cor_phaseClass9_V_1;
input  [20:0] cor_phaseClass9_V_0;
input  [31:0] cor_phaseClass8_V_15;
input  [31:0] cor_phaseClass8_V_14;
input  [31:0] cor_phaseClass8_V_13;
input  [31:0] cor_phaseClass8_V_12;
input  [31:0] cor_phaseClass8_V_11;
input  [31:0] cor_phaseClass8_V_10;
input  [31:0] cor_phaseClass8_V_9;
input  [31:0] cor_phaseClass8_V_8;
input  [31:0] cor_phaseClass8_V_7;
input  [31:0] cor_phaseClass8_V_6;
input  [31:0] cor_phaseClass8_V_5;
input  [31:0] cor_phaseClass8_V_4;
input  [20:0] cor_phaseClass8_V_3;
input  [20:0] cor_phaseClass8_V_2;
input  [20:0] cor_phaseClass8_V_1;
input  [20:0] cor_phaseClass8_V_0;
input  [31:0] cor_phaseClass7_V_15;
input  [31:0] cor_phaseClass7_V_14;
input  [31:0] cor_phaseClass7_V_13;
input  [31:0] cor_phaseClass7_V_12;
input  [31:0] cor_phaseClass7_V_11;
input  [31:0] cor_phaseClass7_V_10;
input  [31:0] cor_phaseClass7_V_9;
input  [31:0] cor_phaseClass7_V_8;
input  [31:0] cor_phaseClass7_V_7;
input  [31:0] cor_phaseClass7_V_6;
input  [31:0] cor_phaseClass7_V_5;
input  [31:0] cor_phaseClass7_V_4;
input  [20:0] cor_phaseClass7_V_3;
input  [20:0] cor_phaseClass7_V_2;
input  [20:0] cor_phaseClass7_V_1;
input  [20:0] cor_phaseClass7_V_0;
input  [31:0] cor_phaseClass6_V_15;
input  [31:0] cor_phaseClass6_V_14;
input  [31:0] cor_phaseClass6_V_13;
input  [31:0] cor_phaseClass6_V_12;
input  [31:0] cor_phaseClass6_V_11;
input  [31:0] cor_phaseClass6_V_10;
input  [31:0] cor_phaseClass6_V_9;
input  [31:0] cor_phaseClass6_V_8;
input  [31:0] cor_phaseClass6_V_7;
input  [31:0] cor_phaseClass6_V_6;
input  [31:0] cor_phaseClass6_V_5;
input  [31:0] cor_phaseClass6_V_4;
input  [20:0] cor_phaseClass6_V_3;
input  [20:0] cor_phaseClass6_V_2;
input  [20:0] cor_phaseClass6_V_1;
input  [20:0] cor_phaseClass6_V_0;
input  [31:0] cor_phaseClass5_V_15;
input  [31:0] cor_phaseClass5_V_14;
input  [31:0] cor_phaseClass5_V_13;
input  [31:0] cor_phaseClass5_V_12;
input  [31:0] cor_phaseClass5_V_11;
input  [31:0] cor_phaseClass5_V_10;
input  [31:0] cor_phaseClass5_V_9;
input  [31:0] cor_phaseClass5_V_8;
input  [31:0] cor_phaseClass5_V_7;
input  [31:0] cor_phaseClass5_V_6;
input  [31:0] cor_phaseClass5_V_5;
input  [31:0] cor_phaseClass5_V_4;
input  [20:0] cor_phaseClass5_V_3;
input  [20:0] cor_phaseClass5_V_2;
input  [20:0] cor_phaseClass5_V_1;
input  [20:0] cor_phaseClass5_V_0;
input  [31:0] cor_phaseClass4_V_15;
input  [31:0] cor_phaseClass4_V_14;
input  [31:0] cor_phaseClass4_V_13;
input  [31:0] cor_phaseClass4_V_12;
input  [31:0] cor_phaseClass4_V_11;
input  [31:0] cor_phaseClass4_V_10;
input  [31:0] cor_phaseClass4_V_9;
input  [31:0] cor_phaseClass4_V_8;
input  [31:0] cor_phaseClass4_V_7;
input  [31:0] cor_phaseClass4_V_6;
input  [31:0] cor_phaseClass4_V_5;
input  [31:0] cor_phaseClass4_V_4;
input  [20:0] cor_phaseClass4_V_3;
input  [20:0] cor_phaseClass4_V_2;
input  [20:0] cor_phaseClass4_V_1;
input  [20:0] cor_phaseClass4_V_0;
input  [31:0] cor_phaseClass3_V_15;
input  [31:0] cor_phaseClass3_V_14;
input  [31:0] cor_phaseClass3_V_13;
input  [31:0] cor_phaseClass3_V_12;
input  [31:0] cor_phaseClass3_V_11;
input  [31:0] cor_phaseClass3_V_10;
input  [31:0] cor_phaseClass3_V_9;
input  [31:0] cor_phaseClass3_V_8;
input  [31:0] cor_phaseClass3_V_7;
input  [31:0] cor_phaseClass3_V_6;
input  [31:0] cor_phaseClass3_V_5;
input  [31:0] cor_phaseClass3_V_4;
input  [20:0] cor_phaseClass3_V_3;
input  [20:0] cor_phaseClass3_V_2;
input  [20:0] cor_phaseClass3_V_1;
input  [20:0] cor_phaseClass3_V_0;
input  [31:0] cor_phaseClass2_V_15;
input  [31:0] cor_phaseClass2_V_14;
input  [31:0] cor_phaseClass2_V_13;
input  [31:0] cor_phaseClass2_V_12;
input  [31:0] cor_phaseClass2_V_11;
input  [31:0] cor_phaseClass2_V_10;
input  [31:0] cor_phaseClass2_V_9;
input  [31:0] cor_phaseClass2_V_8;
input  [31:0] cor_phaseClass2_V_7;
input  [31:0] cor_phaseClass2_V_6;
input  [31:0] cor_phaseClass2_V_5;
input  [31:0] cor_phaseClass2_V_4;
input  [20:0] cor_phaseClass2_V_3;
input  [20:0] cor_phaseClass2_V_2;
input  [20:0] cor_phaseClass2_V_1;
input  [20:0] cor_phaseClass2_V_0;
input  [31:0] cor_phaseClass1_V_15;
input  [31:0] cor_phaseClass1_V_14;
input  [31:0] cor_phaseClass1_V_13;
input  [31:0] cor_phaseClass1_V_12;
input  [31:0] cor_phaseClass1_V_11;
input  [31:0] cor_phaseClass1_V_10;
input  [31:0] cor_phaseClass1_V_9;
input  [31:0] cor_phaseClass1_V_8;
input  [31:0] cor_phaseClass1_V_7;
input  [31:0] cor_phaseClass1_V_6;
input  [31:0] cor_phaseClass1_V_5;
input  [31:0] cor_phaseClass1_V_4;
input  [20:0] cor_phaseClass1_V_3;
input  [20:0] cor_phaseClass1_V_2;
input  [20:0] cor_phaseClass1_V_1;
input  [20:0] cor_phaseClass1_V_0;
input  [31:0] cor_phaseClass0_V_15;
input  [31:0] cor_phaseClass0_V_14;
input  [31:0] cor_phaseClass0_V_13;
input  [31:0] cor_phaseClass0_V_12;
input  [31:0] cor_phaseClass0_V_11;
input  [31:0] cor_phaseClass0_V_10;
input  [31:0] cor_phaseClass0_V_9;
input  [31:0] cor_phaseClass0_V_8;
input  [31:0] cor_phaseClass0_V_7;
input  [31:0] cor_phaseClass0_V_6;
input  [31:0] cor_phaseClass0_V_5;
input  [31:0] cor_phaseClass0_V_4;
input  [20:0] cor_phaseClass0_V_3;
input  [20:0] cor_phaseClass0_V_2;
input  [20:0] cor_phaseClass0_V_1;
input  [20:0] cor_phaseClass0_V_0;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire   [3:0] phaseClass_V_read_read_fu_556_p2;
reg   [3:0] phaseClass_V_read_reg_3329;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] ap_reg_pp0_iter1_phaseClass_V_read_reg_3329;
reg   [3:0] ap_reg_pp0_iter2_phaseClass_V_read_reg_3329;
wire   [31:0] tmp6_fu_652_p2;
reg   [31:0] tmp6_reg_3333;
wire   [31:0] tmp18_fu_666_p2;
reg   [31:0] tmp18_reg_3338;
wire   [31:0] tmp30_fu_680_p2;
reg   [31:0] tmp30_reg_3343;
wire   [31:0] tmp42_fu_694_p2;
reg   [31:0] tmp42_reg_3348;
wire   [31:0] tmp54_fu_708_p2;
reg   [31:0] tmp54_reg_3353;
wire   [31:0] tmp66_fu_722_p2;
reg   [31:0] tmp66_reg_3358;
wire   [31:0] tmp78_fu_736_p2;
reg   [31:0] tmp78_reg_3363;
wire   [31:0] tmp90_fu_750_p2;
reg   [31:0] tmp90_reg_3368;
wire   [31:0] tmp102_fu_764_p2;
reg   [31:0] tmp102_reg_3373;
wire   [31:0] tmp114_fu_778_p2;
reg   [31:0] tmp114_reg_3378;
wire   [31:0] tmp126_fu_792_p2;
reg   [31:0] tmp126_reg_3383;
wire   [31:0] tmp138_fu_806_p2;
reg   [31:0] tmp138_reg_3388;
wire   [31:0] tmp150_fu_820_p2;
reg   [31:0] tmp150_reg_3393;
wire   [31:0] tmp162_fu_834_p2;
reg   [31:0] tmp162_reg_3398;
wire   [31:0] tmp174_fu_848_p2;
reg   [31:0] tmp174_reg_3403;
wire   [31:0] tmp186_fu_862_p2;
reg   [31:0] tmp186_reg_3408;
wire   [31:0] tmp_fu_922_p2;
reg   [31:0] tmp_reg_3413;
wire   [31:0] tmp3_fu_928_p2;
reg   [31:0] tmp3_reg_3418;
wire   [31:0] tmp4_fu_934_p2;
reg   [31:0] tmp4_reg_3423;
wire   [31:0] tmp5_fu_970_p2;
reg   [31:0] tmp5_reg_3428;
wire   [31:0] tmp9_fu_975_p2;
reg   [31:0] tmp9_reg_3433;
wire   [22:0] tmp10_fu_991_p2;
reg   [22:0] tmp10_reg_3438;
wire   [31:0] tmp12_fu_1051_p2;
reg   [31:0] tmp12_reg_3443;
wire   [31:0] tmp15_fu_1057_p2;
reg   [31:0] tmp15_reg_3448;
wire   [31:0] tmp16_fu_1063_p2;
reg   [31:0] tmp16_reg_3453;
wire   [31:0] tmp17_fu_1099_p2;
reg   [31:0] tmp17_reg_3458;
wire   [31:0] tmp21_fu_1104_p2;
reg   [31:0] tmp21_reg_3463;
wire   [22:0] tmp22_fu_1120_p2;
reg   [22:0] tmp22_reg_3468;
wire   [31:0] tmp24_fu_1180_p2;
reg   [31:0] tmp24_reg_3473;
wire   [31:0] tmp27_fu_1186_p2;
reg   [31:0] tmp27_reg_3478;
wire   [31:0] tmp28_fu_1192_p2;
reg   [31:0] tmp28_reg_3483;
wire   [31:0] tmp29_fu_1228_p2;
reg   [31:0] tmp29_reg_3488;
wire   [31:0] tmp33_fu_1233_p2;
reg   [31:0] tmp33_reg_3493;
wire   [22:0] tmp34_fu_1249_p2;
reg   [22:0] tmp34_reg_3498;
wire   [31:0] tmp36_fu_1309_p2;
reg   [31:0] tmp36_reg_3503;
wire   [31:0] tmp39_fu_1315_p2;
reg   [31:0] tmp39_reg_3508;
wire   [31:0] tmp40_fu_1321_p2;
reg   [31:0] tmp40_reg_3513;
wire   [31:0] tmp41_fu_1357_p2;
reg   [31:0] tmp41_reg_3518;
wire   [31:0] tmp45_fu_1362_p2;
reg   [31:0] tmp45_reg_3523;
wire   [22:0] tmp46_fu_1378_p2;
reg   [22:0] tmp46_reg_3528;
wire   [31:0] tmp48_fu_1438_p2;
reg   [31:0] tmp48_reg_3533;
wire   [31:0] tmp51_fu_1444_p2;
reg   [31:0] tmp51_reg_3538;
wire   [31:0] tmp52_fu_1450_p2;
reg   [31:0] tmp52_reg_3543;
wire   [31:0] tmp53_fu_1486_p2;
reg   [31:0] tmp53_reg_3548;
wire   [31:0] tmp57_fu_1491_p2;
reg   [31:0] tmp57_reg_3553;
wire   [22:0] tmp58_fu_1507_p2;
reg   [22:0] tmp58_reg_3558;
wire   [31:0] tmp60_fu_1567_p2;
reg   [31:0] tmp60_reg_3563;
wire   [31:0] tmp63_fu_1573_p2;
reg   [31:0] tmp63_reg_3568;
wire   [31:0] tmp64_fu_1579_p2;
reg   [31:0] tmp64_reg_3573;
wire   [31:0] tmp65_fu_1615_p2;
reg   [31:0] tmp65_reg_3578;
wire   [31:0] tmp69_fu_1620_p2;
reg   [31:0] tmp69_reg_3583;
wire   [22:0] tmp70_fu_1636_p2;
reg   [22:0] tmp70_reg_3588;
wire   [31:0] tmp72_fu_1696_p2;
reg   [31:0] tmp72_reg_3593;
wire   [31:0] tmp75_fu_1702_p2;
reg   [31:0] tmp75_reg_3598;
wire   [31:0] tmp76_fu_1708_p2;
reg   [31:0] tmp76_reg_3603;
wire   [31:0] tmp77_fu_1744_p2;
reg   [31:0] tmp77_reg_3608;
wire   [31:0] tmp81_fu_1749_p2;
reg   [31:0] tmp81_reg_3613;
wire   [22:0] tmp82_fu_1765_p2;
reg   [22:0] tmp82_reg_3618;
wire   [31:0] tmp84_fu_1825_p2;
reg   [31:0] tmp84_reg_3623;
wire   [31:0] tmp87_fu_1831_p2;
reg   [31:0] tmp87_reg_3628;
wire   [31:0] tmp88_fu_1837_p2;
reg   [31:0] tmp88_reg_3633;
wire   [31:0] tmp89_fu_1873_p2;
reg   [31:0] tmp89_reg_3638;
wire   [31:0] tmp93_fu_1878_p2;
reg   [31:0] tmp93_reg_3643;
wire   [22:0] tmp94_fu_1894_p2;
reg   [22:0] tmp94_reg_3648;
wire   [31:0] tmp96_fu_1954_p2;
reg   [31:0] tmp96_reg_3653;
wire   [31:0] tmp99_fu_1960_p2;
reg   [31:0] tmp99_reg_3658;
wire   [31:0] tmp100_fu_1966_p2;
reg   [31:0] tmp100_reg_3663;
wire   [31:0] tmp101_fu_2002_p2;
reg   [31:0] tmp101_reg_3668;
wire   [31:0] tmp105_fu_2007_p2;
reg   [31:0] tmp105_reg_3673;
wire   [22:0] tmp106_fu_2023_p2;
reg   [22:0] tmp106_reg_3678;
wire   [31:0] tmp108_fu_2083_p2;
reg   [31:0] tmp108_reg_3683;
wire   [31:0] tmp111_fu_2089_p2;
reg   [31:0] tmp111_reg_3688;
wire   [31:0] tmp112_fu_2095_p2;
reg   [31:0] tmp112_reg_3693;
wire   [31:0] tmp113_fu_2131_p2;
reg   [31:0] tmp113_reg_3698;
wire   [31:0] tmp117_fu_2136_p2;
reg   [31:0] tmp117_reg_3703;
wire   [22:0] tmp118_fu_2152_p2;
reg   [22:0] tmp118_reg_3708;
wire   [31:0] tmp120_fu_2212_p2;
reg   [31:0] tmp120_reg_3713;
wire   [31:0] tmp123_fu_2218_p2;
reg   [31:0] tmp123_reg_3718;
wire   [31:0] tmp124_fu_2224_p2;
reg   [31:0] tmp124_reg_3723;
wire   [31:0] tmp125_fu_2260_p2;
reg   [31:0] tmp125_reg_3728;
wire   [31:0] tmp129_fu_2265_p2;
reg   [31:0] tmp129_reg_3733;
wire   [22:0] tmp130_fu_2281_p2;
reg   [22:0] tmp130_reg_3738;
wire   [31:0] tmp132_fu_2341_p2;
reg   [31:0] tmp132_reg_3743;
wire   [31:0] tmp135_fu_2347_p2;
reg   [31:0] tmp135_reg_3748;
wire   [31:0] tmp136_fu_2353_p2;
reg   [31:0] tmp136_reg_3753;
wire   [31:0] tmp137_fu_2389_p2;
reg   [31:0] tmp137_reg_3758;
wire   [31:0] tmp141_fu_2394_p2;
reg   [31:0] tmp141_reg_3763;
wire   [22:0] tmp142_fu_2410_p2;
reg   [22:0] tmp142_reg_3768;
wire   [31:0] tmp144_fu_2470_p2;
reg   [31:0] tmp144_reg_3773;
wire   [31:0] tmp147_fu_2476_p2;
reg   [31:0] tmp147_reg_3778;
wire   [31:0] tmp148_fu_2482_p2;
reg   [31:0] tmp148_reg_3783;
wire   [31:0] tmp149_fu_2518_p2;
reg   [31:0] tmp149_reg_3788;
wire   [31:0] tmp153_fu_2523_p2;
reg   [31:0] tmp153_reg_3793;
wire   [22:0] tmp154_fu_2539_p2;
reg   [22:0] tmp154_reg_3798;
wire   [31:0] tmp156_fu_2599_p2;
reg   [31:0] tmp156_reg_3803;
wire   [31:0] tmp159_fu_2605_p2;
reg   [31:0] tmp159_reg_3808;
wire   [31:0] tmp160_fu_2611_p2;
reg   [31:0] tmp160_reg_3813;
wire   [31:0] tmp161_fu_2647_p2;
reg   [31:0] tmp161_reg_3818;
wire   [31:0] tmp165_fu_2652_p2;
reg   [31:0] tmp165_reg_3823;
wire   [22:0] tmp166_fu_2668_p2;
reg   [22:0] tmp166_reg_3828;
wire   [31:0] tmp168_fu_2728_p2;
reg   [31:0] tmp168_reg_3833;
wire   [31:0] tmp171_fu_2734_p2;
reg   [31:0] tmp171_reg_3838;
wire   [31:0] tmp172_fu_2740_p2;
reg   [31:0] tmp172_reg_3843;
wire   [31:0] tmp173_fu_2776_p2;
reg   [31:0] tmp173_reg_3848;
wire   [31:0] tmp177_fu_2781_p2;
reg   [31:0] tmp177_reg_3853;
wire   [22:0] tmp178_fu_2797_p2;
reg   [22:0] tmp178_reg_3858;
wire   [31:0] tmp180_fu_2857_p2;
reg   [31:0] tmp180_reg_3863;
wire   [31:0] tmp183_fu_2863_p2;
reg   [31:0] tmp183_reg_3868;
wire   [31:0] tmp184_fu_2869_p2;
reg   [31:0] tmp184_reg_3873;
wire   [31:0] tmp185_fu_2905_p2;
reg   [31:0] tmp185_reg_3878;
wire   [31:0] tmp189_fu_2910_p2;
reg   [31:0] tmp189_reg_3883;
wire   [22:0] tmp190_fu_2926_p2;
reg   [22:0] tmp190_reg_3888;
wire   [31:0] p_Val2_96_s_fu_2936_p2;
reg   [31:0] p_Val2_96_s_reg_3893;
wire   [31:0] p_Val2_93_7_fu_2949_p2;
reg   [31:0] p_Val2_93_7_reg_3898;
wire   [31:0] p_Val2_90_s_fu_2958_p2;
reg   [31:0] p_Val2_90_s_reg_3903;
wire   [31:0] p_Val2_87_7_fu_2971_p2;
reg   [31:0] p_Val2_87_7_reg_3908;
wire   [31:0] p_Val2_84_s_fu_2980_p2;
reg   [31:0] p_Val2_84_s_reg_3913;
wire   [31:0] p_Val2_81_7_fu_2993_p2;
reg   [31:0] p_Val2_81_7_reg_3918;
wire   [31:0] p_Val2_78_s_fu_3002_p2;
reg   [31:0] p_Val2_78_s_reg_3923;
wire   [31:0] p_Val2_75_7_fu_3015_p2;
reg   [31:0] p_Val2_75_7_reg_3928;
wire   [31:0] p_Val2_72_s_fu_3024_p2;
reg   [31:0] p_Val2_72_s_reg_3933;
wire   [31:0] p_Val2_69_7_fu_3037_p2;
reg   [31:0] p_Val2_69_7_reg_3938;
wire   [31:0] p_Val2_66_s_fu_3046_p2;
reg   [31:0] p_Val2_66_s_reg_3943;
wire   [31:0] p_Val2_63_7_fu_3059_p2;
reg   [31:0] p_Val2_63_7_reg_3948;
wire   [31:0] p_Val2_60_s_fu_3068_p2;
reg   [31:0] p_Val2_60_s_reg_3953;
wire   [31:0] p_Val2_57_7_fu_3081_p2;
reg   [31:0] p_Val2_57_7_reg_3958;
wire   [31:0] p_Val2_54_s_fu_3090_p2;
reg   [31:0] p_Val2_54_s_reg_3963;
wire   [31:0] p_Val2_51_7_fu_3103_p2;
reg   [31:0] p_Val2_51_7_reg_3968;
wire   [31:0] p_Val2_48_s_fu_3112_p2;
reg   [31:0] p_Val2_48_s_reg_3973;
wire   [31:0] p_Val2_45_7_fu_3125_p2;
reg   [31:0] p_Val2_45_7_reg_3978;
wire   [31:0] p_Val2_42_s_fu_3134_p2;
reg   [31:0] p_Val2_42_s_reg_3983;
wire   [31:0] p_Val2_39_7_fu_3147_p2;
reg   [31:0] p_Val2_39_7_reg_3988;
wire   [31:0] p_Val2_36_s_fu_3156_p2;
reg   [31:0] p_Val2_36_s_reg_3993;
wire   [31:0] p_Val2_33_7_fu_3169_p2;
reg   [31:0] p_Val2_33_7_reg_3998;
wire   [31:0] p_Val2_30_s_fu_3178_p2;
reg   [31:0] p_Val2_30_s_reg_4003;
wire   [31:0] p_Val2_27_7_fu_3191_p2;
reg   [31:0] p_Val2_27_7_reg_4008;
wire   [31:0] p_Val2_24_s_fu_3200_p2;
reg   [31:0] p_Val2_24_s_reg_4013;
wire   [31:0] p_Val2_21_7_fu_3213_p2;
reg   [31:0] p_Val2_21_7_reg_4018;
wire   [31:0] p_Val2_18_s_fu_3222_p2;
reg   [31:0] p_Val2_18_s_reg_4023;
wire   [31:0] p_Val2_15_7_fu_3235_p2;
reg   [31:0] p_Val2_15_7_reg_4028;
wire   [31:0] p_Val2_12_s_fu_3244_p2;
reg   [31:0] p_Val2_12_s_reg_4033;
wire   [31:0] p_Val2_2_7_fu_3257_p2;
reg   [31:0] p_Val2_2_7_reg_4038;
wire   [31:0] p_Val2_7_s_fu_3266_p2;
reg   [31:0] p_Val2_7_s_reg_4043;
wire   [31:0] p_Val2_4_7_fu_3279_p2;
reg   [31:0] p_Val2_4_7_reg_4048;
wire   [31:0] tmp_1_fu_3302_p3;
reg   [31:0] tmp_1_reg_4053;
wire  signed [41:0] OP1_V_cast_fu_3310_p1;
reg   [31:0] ap_phi_mux_p_Val2_s_phi_fu_566_p34;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_562;
reg   [31:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_562;
reg   [31:0] ap_phi_reg_pp0_iter2_p_Val2_s_reg_562;
reg   [31:0] ap_phi_reg_pp0_iter3_p_Val2_s_reg_562;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_p_Val2_1_phi_fu_607_p34;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_1_reg_603;
reg   [31:0] ap_phi_reg_pp0_iter1_p_Val2_1_reg_603;
reg   [31:0] ap_phi_reg_pp0_iter2_p_Val2_1_reg_603;
reg   [31:0] ap_phi_reg_pp0_iter3_p_Val2_1_reg_603;
wire   [31:0] tmp1_fu_916_p2;
wire  signed [31:0] extLd30_fu_912_p1;
wire   [31:0] tmp7_fu_964_p2;
wire  signed [21:0] extLd46_cast_fu_960_p1;
wire  signed [21:0] extLd45_cast_fu_952_p1;
wire   [21:0] tmp11_fu_981_p2;
wire  signed [22:0] extLd63_cast_fu_944_p1;
wire  signed [22:0] tmp11_cast_cast_fu_987_p1;
wire   [31:0] tmp13_fu_1045_p2;
wire  signed [31:0] extLd29_fu_1041_p1;
wire   [31:0] tmp19_fu_1093_p2;
wire  signed [21:0] extLd44_cast_fu_1089_p1;
wire  signed [21:0] extLd43_cast_fu_1081_p1;
wire   [21:0] tmp23_fu_1110_p2;
wire  signed [22:0] extLd61_cast_fu_1073_p1;
wire  signed [22:0] tmp23_cast_cast_fu_1116_p1;
wire   [31:0] tmp25_fu_1174_p2;
wire  signed [31:0] extLd28_fu_1170_p1;
wire   [31:0] tmp31_fu_1222_p2;
wire  signed [21:0] extLd42_cast_fu_1218_p1;
wire  signed [21:0] extLd41_cast_fu_1210_p1;
wire   [21:0] tmp35_fu_1239_p2;
wire  signed [22:0] extLd59_cast_fu_1202_p1;
wire  signed [22:0] tmp35_cast_cast_fu_1245_p1;
wire   [31:0] tmp37_fu_1303_p2;
wire  signed [31:0] extLd27_fu_1299_p1;
wire   [31:0] tmp43_fu_1351_p2;
wire  signed [21:0] extLd40_cast_fu_1347_p1;
wire  signed [21:0] extLd39_cast_fu_1339_p1;
wire   [21:0] tmp47_fu_1368_p2;
wire  signed [22:0] extLd57_cast_fu_1331_p1;
wire  signed [22:0] tmp47_cast_cast_fu_1374_p1;
wire   [31:0] tmp49_fu_1432_p2;
wire  signed [31:0] extLd26_fu_1428_p1;
wire   [31:0] tmp55_fu_1480_p2;
wire  signed [21:0] extLd38_cast_fu_1476_p1;
wire  signed [21:0] extLd37_cast_fu_1468_p1;
wire   [21:0] tmp59_fu_1497_p2;
wire  signed [22:0] extLd55_cast_fu_1460_p1;
wire  signed [22:0] tmp59_cast_cast_fu_1503_p1;
wire   [31:0] tmp61_fu_1561_p2;
wire  signed [31:0] extLd25_fu_1557_p1;
wire   [31:0] tmp67_fu_1609_p2;
wire  signed [21:0] extLd36_cast_fu_1605_p1;
wire  signed [21:0] extLd35_cast_fu_1597_p1;
wire   [21:0] tmp71_fu_1626_p2;
wire  signed [22:0] extLd53_cast_fu_1589_p1;
wire  signed [22:0] tmp71_cast_cast_fu_1632_p1;
wire   [31:0] tmp73_fu_1690_p2;
wire  signed [31:0] extLd24_fu_1686_p1;
wire   [31:0] tmp79_fu_1738_p2;
wire  signed [21:0] extLd34_cast_fu_1734_p1;
wire  signed [21:0] extLd33_cast_fu_1726_p1;
wire   [21:0] tmp83_fu_1755_p2;
wire  signed [22:0] extLd51_cast_fu_1718_p1;
wire  signed [22:0] tmp83_cast_cast_fu_1761_p1;
wire   [31:0] tmp85_fu_1819_p2;
wire  signed [31:0] extLd23_fu_1815_p1;
wire   [31:0] tmp91_fu_1867_p2;
wire  signed [21:0] extLd32_cast_fu_1863_p1;
wire  signed [21:0] extLd31_cast_fu_1855_p1;
wire   [21:0] tmp95_fu_1884_p2;
wire  signed [22:0] extLd49_cast_fu_1847_p1;
wire  signed [22:0] tmp95_cast_cast_fu_1890_p1;
wire   [31:0] tmp97_fu_1948_p2;
wire  signed [31:0] extLd22_fu_1944_p1;
wire   [31:0] tmp103_fu_1996_p2;
wire  signed [21:0] extLd30_cast_fu_1992_p1;
wire  signed [21:0] extLd29_cast_fu_1984_p1;
wire   [21:0] tmp107_fu_2013_p2;
wire  signed [22:0] extLd47_cast_fu_1976_p1;
wire  signed [22:0] tmp107_cast_cast_fu_2019_p1;
wire   [31:0] tmp109_fu_2077_p2;
wire  signed [31:0] extLd21_fu_2073_p1;
wire   [31:0] tmp115_fu_2125_p2;
wire  signed [21:0] extLd28_cast_fu_2121_p1;
wire  signed [21:0] extLd27_cast_fu_2113_p1;
wire   [21:0] tmp119_fu_2142_p2;
wire  signed [22:0] extLd14_cast_fu_2105_p1;
wire  signed [22:0] tmp119_cast_cast_fu_2148_p1;
wire   [31:0] tmp121_fu_2206_p2;
wire  signed [31:0] extLd20_fu_2202_p1;
wire   [31:0] tmp127_fu_2254_p2;
wire  signed [21:0] extLd26_cast_fu_2250_p1;
wire  signed [21:0] extLd25_cast_fu_2242_p1;
wire   [21:0] tmp131_fu_2271_p2;
wire  signed [22:0] extLd12_cast_fu_2234_p1;
wire  signed [22:0] tmp131_cast_cast_fu_2277_p1;
wire   [31:0] tmp133_fu_2335_p2;
wire  signed [31:0] extLd19_fu_2331_p1;
wire   [31:0] tmp139_fu_2383_p2;
wire  signed [21:0] extLd24_cast_fu_2379_p1;
wire  signed [21:0] extLd23_cast_fu_2371_p1;
wire   [21:0] tmp143_fu_2400_p2;
wire  signed [22:0] extLd10_cast_fu_2363_p1;
wire  signed [22:0] tmp143_cast_cast_fu_2406_p1;
wire   [31:0] tmp145_fu_2464_p2;
wire  signed [31:0] extLd18_fu_2460_p1;
wire   [31:0] tmp151_fu_2512_p2;
wire  signed [21:0] extLd22_cast_fu_2508_p1;
wire  signed [21:0] extLd21_cast_fu_2500_p1;
wire   [21:0] tmp155_fu_2529_p2;
wire  signed [22:0] extLd8_cast_fu_2492_p1;
wire  signed [22:0] tmp155_cast_cast_fu_2535_p1;
wire   [31:0] tmp157_fu_2593_p2;
wire  signed [31:0] extLd17_fu_2589_p1;
wire   [31:0] tmp163_fu_2641_p2;
wire  signed [21:0] extLd20_cast_fu_2637_p1;
wire  signed [21:0] extLd19_cast_fu_2629_p1;
wire   [21:0] tmp167_fu_2658_p2;
wire  signed [22:0] extLd6_cast_fu_2621_p1;
wire  signed [22:0] tmp167_cast_cast_fu_2664_p1;
wire   [31:0] tmp169_fu_2722_p2;
wire  signed [31:0] extLd16_fu_2718_p1;
wire   [31:0] tmp175_fu_2770_p2;
wire  signed [21:0] extLd18_cast_fu_2766_p1;
wire  signed [21:0] extLd17_cast_fu_2758_p1;
wire   [21:0] tmp179_fu_2787_p2;
wire  signed [22:0] extLd4_cast_fu_2750_p1;
wire  signed [22:0] tmp179_cast_cast_fu_2793_p1;
wire   [31:0] tmp181_fu_2851_p2;
wire  signed [31:0] extLd_fu_2847_p1;
wire   [31:0] tmp187_fu_2899_p2;
wire  signed [21:0] extLd_cast_fu_2895_p1;
wire  signed [21:0] extLd16_cast_fu_2887_p1;
wire   [21:0] tmp191_fu_2916_p2;
wire  signed [22:0] extLd2_cast_fu_2879_p1;
wire  signed [22:0] tmp191_cast_cast_fu_2922_p1;
wire   [31:0] tmp2_fu_2932_p2;
wire  signed [31:0] tmp10_cast_fu_2941_p1;
wire   [31:0] tmp8_fu_2944_p2;
wire   [31:0] tmp14_fu_2954_p2;
wire  signed [31:0] tmp22_cast_fu_2963_p1;
wire   [31:0] tmp20_fu_2966_p2;
wire   [31:0] tmp26_fu_2976_p2;
wire  signed [31:0] tmp34_cast_fu_2985_p1;
wire   [31:0] tmp32_fu_2988_p2;
wire   [31:0] tmp38_fu_2998_p2;
wire  signed [31:0] tmp46_cast_fu_3007_p1;
wire   [31:0] tmp44_fu_3010_p2;
wire   [31:0] tmp50_fu_3020_p2;
wire  signed [31:0] tmp58_cast_fu_3029_p1;
wire   [31:0] tmp56_fu_3032_p2;
wire   [31:0] tmp62_fu_3042_p2;
wire  signed [31:0] tmp70_cast_fu_3051_p1;
wire   [31:0] tmp68_fu_3054_p2;
wire   [31:0] tmp74_fu_3064_p2;
wire  signed [31:0] tmp82_cast_fu_3073_p1;
wire   [31:0] tmp80_fu_3076_p2;
wire   [31:0] tmp86_fu_3086_p2;
wire  signed [31:0] tmp94_cast_fu_3095_p1;
wire   [31:0] tmp92_fu_3098_p2;
wire   [31:0] tmp98_fu_3108_p2;
wire  signed [31:0] tmp106_cast_fu_3117_p1;
wire   [31:0] tmp104_fu_3120_p2;
wire   [31:0] tmp110_fu_3130_p2;
wire  signed [31:0] tmp118_cast_fu_3139_p1;
wire   [31:0] tmp116_fu_3142_p2;
wire   [31:0] tmp122_fu_3152_p2;
wire  signed [31:0] tmp130_cast_fu_3161_p1;
wire   [31:0] tmp128_fu_3164_p2;
wire   [31:0] tmp134_fu_3174_p2;
wire  signed [31:0] tmp142_cast_fu_3183_p1;
wire   [31:0] tmp140_fu_3186_p2;
wire   [31:0] tmp146_fu_3196_p2;
wire  signed [31:0] tmp154_cast_fu_3205_p1;
wire   [31:0] tmp152_fu_3208_p2;
wire   [31:0] tmp158_fu_3218_p2;
wire  signed [31:0] tmp166_cast_fu_3227_p1;
wire   [31:0] tmp164_fu_3230_p2;
wire   [31:0] tmp170_fu_3240_p2;
wire  signed [31:0] tmp178_cast_fu_3249_p1;
wire   [31:0] tmp176_fu_3252_p2;
wire   [31:0] tmp182_fu_3262_p2;
wire  signed [31:0] tmp190_cast_fu_3271_p1;
wire   [31:0] tmp188_fu_3274_p2;
wire   [0:0] tmp_s_fu_3284_p2;
wire   [31:0] p_Val2_2_fu_3296_p2;
wire   [31:0] p_Val2_s_6_fu_3290_p2;
wire  signed [31:0] grp_fu_3313_p0;
wire  signed [31:0] grp_fu_3313_p1;
wire   [41:0] grp_fu_3313_p2;
reg    grp_fu_3313_ce;
reg    ap_ce_reg;
reg   [3:0] phaseClass_V_int_reg;
reg   [31:0] cor_phaseClass15_V_15_int_reg;
reg   [31:0] cor_phaseClass15_V_14_int_reg;
reg   [31:0] cor_phaseClass15_V_13_int_reg;
reg   [31:0] cor_phaseClass15_V_12_int_reg;
reg   [31:0] cor_phaseClass15_V_11_int_reg;
reg   [31:0] cor_phaseClass15_V_10_int_reg;
reg   [31:0] cor_phaseClass15_V_9_int_reg;
reg   [31:0] cor_phaseClass15_V_8_int_reg;
reg   [31:0] cor_phaseClass15_V_7_int_reg;
reg   [31:0] cor_phaseClass15_V_6_int_reg;
reg   [31:0] cor_phaseClass15_V_5_int_reg;
reg   [31:0] cor_phaseClass15_V_4_int_reg;
reg   [20:0] cor_phaseClass15_V_3_int_reg;
reg   [20:0] cor_phaseClass15_V_2_int_reg;
reg   [20:0] cor_phaseClass15_V_1_int_reg;
reg   [20:0] cor_phaseClass15_V_0_int_reg;
reg   [31:0] cor_phaseClass14_V_15_int_reg;
reg   [31:0] cor_phaseClass14_V_14_int_reg;
reg   [31:0] cor_phaseClass14_V_13_int_reg;
reg   [31:0] cor_phaseClass14_V_12_int_reg;
reg   [31:0] cor_phaseClass14_V_11_int_reg;
reg   [31:0] cor_phaseClass14_V_10_int_reg;
reg   [31:0] cor_phaseClass14_V_9_int_reg;
reg   [31:0] cor_phaseClass14_V_8_int_reg;
reg   [31:0] cor_phaseClass14_V_7_int_reg;
reg   [31:0] cor_phaseClass14_V_6_int_reg;
reg   [31:0] cor_phaseClass14_V_5_int_reg;
reg   [31:0] cor_phaseClass14_V_4_int_reg;
reg   [20:0] cor_phaseClass14_V_3_int_reg;
reg   [20:0] cor_phaseClass14_V_2_int_reg;
reg   [20:0] cor_phaseClass14_V_1_int_reg;
reg   [20:0] cor_phaseClass14_V_0_int_reg;
reg   [31:0] cor_phaseClass13_V_15_int_reg;
reg   [31:0] cor_phaseClass13_V_14_int_reg;
reg   [31:0] cor_phaseClass13_V_13_int_reg;
reg   [31:0] cor_phaseClass13_V_12_int_reg;
reg   [31:0] cor_phaseClass13_V_11_int_reg;
reg   [31:0] cor_phaseClass13_V_10_int_reg;
reg   [31:0] cor_phaseClass13_V_9_int_reg;
reg   [31:0] cor_phaseClass13_V_8_int_reg;
reg   [31:0] cor_phaseClass13_V_7_int_reg;
reg   [31:0] cor_phaseClass13_V_6_int_reg;
reg   [31:0] cor_phaseClass13_V_5_int_reg;
reg   [31:0] cor_phaseClass13_V_4_int_reg;
reg   [20:0] cor_phaseClass13_V_3_int_reg;
reg   [20:0] cor_phaseClass13_V_2_int_reg;
reg   [20:0] cor_phaseClass13_V_1_int_reg;
reg   [20:0] cor_phaseClass13_V_0_int_reg;
reg   [31:0] cor_phaseClass12_V_15_int_reg;
reg   [31:0] cor_phaseClass12_V_14_int_reg;
reg   [31:0] cor_phaseClass12_V_13_int_reg;
reg   [31:0] cor_phaseClass12_V_12_int_reg;
reg   [31:0] cor_phaseClass12_V_11_int_reg;
reg   [31:0] cor_phaseClass12_V_10_int_reg;
reg   [31:0] cor_phaseClass12_V_9_int_reg;
reg   [31:0] cor_phaseClass12_V_8_int_reg;
reg   [31:0] cor_phaseClass12_V_7_int_reg;
reg   [31:0] cor_phaseClass12_V_6_int_reg;
reg   [31:0] cor_phaseClass12_V_5_int_reg;
reg   [31:0] cor_phaseClass12_V_4_int_reg;
reg   [20:0] cor_phaseClass12_V_3_int_reg;
reg   [20:0] cor_phaseClass12_V_2_int_reg;
reg   [20:0] cor_phaseClass12_V_1_int_reg;
reg   [20:0] cor_phaseClass12_V_0_int_reg;
reg   [31:0] cor_phaseClass11_V_15_int_reg;
reg   [31:0] cor_phaseClass11_V_14_int_reg;
reg   [31:0] cor_phaseClass11_V_13_int_reg;
reg   [31:0] cor_phaseClass11_V_12_int_reg;
reg   [31:0] cor_phaseClass11_V_11_int_reg;
reg   [31:0] cor_phaseClass11_V_10_int_reg;
reg   [31:0] cor_phaseClass11_V_9_int_reg;
reg   [31:0] cor_phaseClass11_V_8_int_reg;
reg   [31:0] cor_phaseClass11_V_7_int_reg;
reg   [31:0] cor_phaseClass11_V_6_int_reg;
reg   [31:0] cor_phaseClass11_V_5_int_reg;
reg   [31:0] cor_phaseClass11_V_4_int_reg;
reg   [20:0] cor_phaseClass11_V_3_int_reg;
reg   [20:0] cor_phaseClass11_V_2_int_reg;
reg   [20:0] cor_phaseClass11_V_1_int_reg;
reg   [20:0] cor_phaseClass11_V_0_int_reg;
reg   [31:0] cor_phaseClass10_V_15_int_reg;
reg   [31:0] cor_phaseClass10_V_14_int_reg;
reg   [31:0] cor_phaseClass10_V_13_int_reg;
reg   [31:0] cor_phaseClass10_V_12_int_reg;
reg   [31:0] cor_phaseClass10_V_11_int_reg;
reg   [31:0] cor_phaseClass10_V_10_int_reg;
reg   [31:0] cor_phaseClass10_V_9_int_reg;
reg   [31:0] cor_phaseClass10_V_8_int_reg;
reg   [31:0] cor_phaseClass10_V_7_int_reg;
reg   [31:0] cor_phaseClass10_V_6_int_reg;
reg   [31:0] cor_phaseClass10_V_5_int_reg;
reg   [31:0] cor_phaseClass10_V_4_int_reg;
reg   [20:0] cor_phaseClass10_V_3_int_reg;
reg   [20:0] cor_phaseClass10_V_2_int_reg;
reg   [20:0] cor_phaseClass10_V_1_int_reg;
reg   [20:0] cor_phaseClass10_V_0_int_reg;
reg   [31:0] cor_phaseClass9_V_15_int_reg;
reg   [31:0] cor_phaseClass9_V_14_int_reg;
reg   [31:0] cor_phaseClass9_V_13_int_reg;
reg   [31:0] cor_phaseClass9_V_12_int_reg;
reg   [31:0] cor_phaseClass9_V_11_int_reg;
reg   [31:0] cor_phaseClass9_V_10_int_reg;
reg   [31:0] cor_phaseClass9_V_9_int_reg;
reg   [31:0] cor_phaseClass9_V_8_int_reg;
reg   [31:0] cor_phaseClass9_V_7_int_reg;
reg   [31:0] cor_phaseClass9_V_6_int_reg;
reg   [31:0] cor_phaseClass9_V_5_int_reg;
reg   [31:0] cor_phaseClass9_V_4_int_reg;
reg   [20:0] cor_phaseClass9_V_3_int_reg;
reg   [20:0] cor_phaseClass9_V_2_int_reg;
reg   [20:0] cor_phaseClass9_V_1_int_reg;
reg   [20:0] cor_phaseClass9_V_0_int_reg;
reg   [31:0] cor_phaseClass8_V_15_int_reg;
reg   [31:0] cor_phaseClass8_V_14_int_reg;
reg   [31:0] cor_phaseClass8_V_13_int_reg;
reg   [31:0] cor_phaseClass8_V_12_int_reg;
reg   [31:0] cor_phaseClass8_V_11_int_reg;
reg   [31:0] cor_phaseClass8_V_10_int_reg;
reg   [31:0] cor_phaseClass8_V_9_int_reg;
reg   [31:0] cor_phaseClass8_V_8_int_reg;
reg   [31:0] cor_phaseClass8_V_7_int_reg;
reg   [31:0] cor_phaseClass8_V_6_int_reg;
reg   [31:0] cor_phaseClass8_V_5_int_reg;
reg   [31:0] cor_phaseClass8_V_4_int_reg;
reg   [20:0] cor_phaseClass8_V_3_int_reg;
reg   [20:0] cor_phaseClass8_V_2_int_reg;
reg   [20:0] cor_phaseClass8_V_1_int_reg;
reg   [20:0] cor_phaseClass8_V_0_int_reg;
reg   [31:0] cor_phaseClass7_V_15_int_reg;
reg   [31:0] cor_phaseClass7_V_14_int_reg;
reg   [31:0] cor_phaseClass7_V_13_int_reg;
reg   [31:0] cor_phaseClass7_V_12_int_reg;
reg   [31:0] cor_phaseClass7_V_11_int_reg;
reg   [31:0] cor_phaseClass7_V_10_int_reg;
reg   [31:0] cor_phaseClass7_V_9_int_reg;
reg   [31:0] cor_phaseClass7_V_8_int_reg;
reg   [31:0] cor_phaseClass7_V_7_int_reg;
reg   [31:0] cor_phaseClass7_V_6_int_reg;
reg   [31:0] cor_phaseClass7_V_5_int_reg;
reg   [31:0] cor_phaseClass7_V_4_int_reg;
reg   [20:0] cor_phaseClass7_V_3_int_reg;
reg   [20:0] cor_phaseClass7_V_2_int_reg;
reg   [20:0] cor_phaseClass7_V_1_int_reg;
reg   [20:0] cor_phaseClass7_V_0_int_reg;
reg   [31:0] cor_phaseClass6_V_15_int_reg;
reg   [31:0] cor_phaseClass6_V_14_int_reg;
reg   [31:0] cor_phaseClass6_V_13_int_reg;
reg   [31:0] cor_phaseClass6_V_12_int_reg;
reg   [31:0] cor_phaseClass6_V_11_int_reg;
reg   [31:0] cor_phaseClass6_V_10_int_reg;
reg   [31:0] cor_phaseClass6_V_9_int_reg;
reg   [31:0] cor_phaseClass6_V_8_int_reg;
reg   [31:0] cor_phaseClass6_V_7_int_reg;
reg   [31:0] cor_phaseClass6_V_6_int_reg;
reg   [31:0] cor_phaseClass6_V_5_int_reg;
reg   [31:0] cor_phaseClass6_V_4_int_reg;
reg   [20:0] cor_phaseClass6_V_3_int_reg;
reg   [20:0] cor_phaseClass6_V_2_int_reg;
reg   [20:0] cor_phaseClass6_V_1_int_reg;
reg   [20:0] cor_phaseClass6_V_0_int_reg;
reg   [31:0] cor_phaseClass5_V_15_int_reg;
reg   [31:0] cor_phaseClass5_V_14_int_reg;
reg   [31:0] cor_phaseClass5_V_13_int_reg;
reg   [31:0] cor_phaseClass5_V_12_int_reg;
reg   [31:0] cor_phaseClass5_V_11_int_reg;
reg   [31:0] cor_phaseClass5_V_10_int_reg;
reg   [31:0] cor_phaseClass5_V_9_int_reg;
reg   [31:0] cor_phaseClass5_V_8_int_reg;
reg   [31:0] cor_phaseClass5_V_7_int_reg;
reg   [31:0] cor_phaseClass5_V_6_int_reg;
reg   [31:0] cor_phaseClass5_V_5_int_reg;
reg   [31:0] cor_phaseClass5_V_4_int_reg;
reg   [20:0] cor_phaseClass5_V_3_int_reg;
reg   [20:0] cor_phaseClass5_V_2_int_reg;
reg   [20:0] cor_phaseClass5_V_1_int_reg;
reg   [20:0] cor_phaseClass5_V_0_int_reg;
reg   [31:0] cor_phaseClass4_V_15_int_reg;
reg   [31:0] cor_phaseClass4_V_14_int_reg;
reg   [31:0] cor_phaseClass4_V_13_int_reg;
reg   [31:0] cor_phaseClass4_V_12_int_reg;
reg   [31:0] cor_phaseClass4_V_11_int_reg;
reg   [31:0] cor_phaseClass4_V_10_int_reg;
reg   [31:0] cor_phaseClass4_V_9_int_reg;
reg   [31:0] cor_phaseClass4_V_8_int_reg;
reg   [31:0] cor_phaseClass4_V_7_int_reg;
reg   [31:0] cor_phaseClass4_V_6_int_reg;
reg   [31:0] cor_phaseClass4_V_5_int_reg;
reg   [31:0] cor_phaseClass4_V_4_int_reg;
reg   [20:0] cor_phaseClass4_V_3_int_reg;
reg   [20:0] cor_phaseClass4_V_2_int_reg;
reg   [20:0] cor_phaseClass4_V_1_int_reg;
reg   [20:0] cor_phaseClass4_V_0_int_reg;
reg   [31:0] cor_phaseClass3_V_15_int_reg;
reg   [31:0] cor_phaseClass3_V_14_int_reg;
reg   [31:0] cor_phaseClass3_V_13_int_reg;
reg   [31:0] cor_phaseClass3_V_12_int_reg;
reg   [31:0] cor_phaseClass3_V_11_int_reg;
reg   [31:0] cor_phaseClass3_V_10_int_reg;
reg   [31:0] cor_phaseClass3_V_9_int_reg;
reg   [31:0] cor_phaseClass3_V_8_int_reg;
reg   [31:0] cor_phaseClass3_V_7_int_reg;
reg   [31:0] cor_phaseClass3_V_6_int_reg;
reg   [31:0] cor_phaseClass3_V_5_int_reg;
reg   [31:0] cor_phaseClass3_V_4_int_reg;
reg   [20:0] cor_phaseClass3_V_3_int_reg;
reg   [20:0] cor_phaseClass3_V_2_int_reg;
reg   [20:0] cor_phaseClass3_V_1_int_reg;
reg   [20:0] cor_phaseClass3_V_0_int_reg;
reg   [31:0] cor_phaseClass2_V_15_int_reg;
reg   [31:0] cor_phaseClass2_V_14_int_reg;
reg   [31:0] cor_phaseClass2_V_13_int_reg;
reg   [31:0] cor_phaseClass2_V_12_int_reg;
reg   [31:0] cor_phaseClass2_V_11_int_reg;
reg   [31:0] cor_phaseClass2_V_10_int_reg;
reg   [31:0] cor_phaseClass2_V_9_int_reg;
reg   [31:0] cor_phaseClass2_V_8_int_reg;
reg   [31:0] cor_phaseClass2_V_7_int_reg;
reg   [31:0] cor_phaseClass2_V_6_int_reg;
reg   [31:0] cor_phaseClass2_V_5_int_reg;
reg   [31:0] cor_phaseClass2_V_4_int_reg;
reg   [20:0] cor_phaseClass2_V_3_int_reg;
reg   [20:0] cor_phaseClass2_V_2_int_reg;
reg   [20:0] cor_phaseClass2_V_1_int_reg;
reg   [20:0] cor_phaseClass2_V_0_int_reg;
reg   [31:0] cor_phaseClass1_V_15_int_reg;
reg   [31:0] cor_phaseClass1_V_14_int_reg;
reg   [31:0] cor_phaseClass1_V_13_int_reg;
reg   [31:0] cor_phaseClass1_V_12_int_reg;
reg   [31:0] cor_phaseClass1_V_11_int_reg;
reg   [31:0] cor_phaseClass1_V_10_int_reg;
reg   [31:0] cor_phaseClass1_V_9_int_reg;
reg   [31:0] cor_phaseClass1_V_8_int_reg;
reg   [31:0] cor_phaseClass1_V_7_int_reg;
reg   [31:0] cor_phaseClass1_V_6_int_reg;
reg   [31:0] cor_phaseClass1_V_5_int_reg;
reg   [31:0] cor_phaseClass1_V_4_int_reg;
reg   [20:0] cor_phaseClass1_V_3_int_reg;
reg   [20:0] cor_phaseClass1_V_2_int_reg;
reg   [20:0] cor_phaseClass1_V_1_int_reg;
reg   [20:0] cor_phaseClass1_V_0_int_reg;
reg   [31:0] cor_phaseClass0_V_15_int_reg;
reg   [31:0] cor_phaseClass0_V_14_int_reg;
reg   [31:0] cor_phaseClass0_V_13_int_reg;
reg   [31:0] cor_phaseClass0_V_12_int_reg;
reg   [31:0] cor_phaseClass0_V_11_int_reg;
reg   [31:0] cor_phaseClass0_V_10_int_reg;
reg   [31:0] cor_phaseClass0_V_9_int_reg;
reg   [31:0] cor_phaseClass0_V_8_int_reg;
reg   [31:0] cor_phaseClass0_V_7_int_reg;
reg   [31:0] cor_phaseClass0_V_6_int_reg;
reg   [31:0] cor_phaseClass0_V_5_int_reg;
reg   [31:0] cor_phaseClass0_V_4_int_reg;
reg   [20:0] cor_phaseClass0_V_3_int_reg;
reg   [20:0] cor_phaseClass0_V_2_int_reg;
reg   [20:0] cor_phaseClass0_V_1_int_reg;
reg   [20:0] cor_phaseClass0_V_0_int_reg;
reg   [31:0] ap_return_int_reg;

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 42 ))
correlateTop_mul_bkb_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3313_p0),
    .din1(grp_fu_3313_p1),
    .ce(grp_fu_3313_ce),
    .dout(grp_fu_3313_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_603;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_562;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter1_p_Val2_1_reg_603;
        ap_phi_reg_pp0_iter2_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_562;
        ap_phi_reg_pp0_iter3_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_603;
        ap_phi_reg_pp0_iter3_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter2_p_Val2_s_reg_562;
        ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 <= phaseClass_V_read_reg_3329;
        ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 <= ap_reg_pp0_iter1_phaseClass_V_read_reg_3329;
        phaseClass_V_read_reg_3329 <= phaseClass_V_int_reg;
        tmp_1_reg_4053 <= tmp_1_fu_3302_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= {{grp_fu_3313_p2[41:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        cor_phaseClass0_V_0_int_reg <= cor_phaseClass0_V_0;
        cor_phaseClass0_V_10_int_reg <= cor_phaseClass0_V_10;
        cor_phaseClass0_V_11_int_reg <= cor_phaseClass0_V_11;
        cor_phaseClass0_V_12_int_reg <= cor_phaseClass0_V_12;
        cor_phaseClass0_V_13_int_reg <= cor_phaseClass0_V_13;
        cor_phaseClass0_V_14_int_reg <= cor_phaseClass0_V_14;
        cor_phaseClass0_V_15_int_reg <= cor_phaseClass0_V_15;
        cor_phaseClass0_V_1_int_reg <= cor_phaseClass0_V_1;
        cor_phaseClass0_V_2_int_reg <= cor_phaseClass0_V_2;
        cor_phaseClass0_V_3_int_reg <= cor_phaseClass0_V_3;
        cor_phaseClass0_V_4_int_reg <= cor_phaseClass0_V_4;
        cor_phaseClass0_V_5_int_reg <= cor_phaseClass0_V_5;
        cor_phaseClass0_V_6_int_reg <= cor_phaseClass0_V_6;
        cor_phaseClass0_V_7_int_reg <= cor_phaseClass0_V_7;
        cor_phaseClass0_V_8_int_reg <= cor_phaseClass0_V_8;
        cor_phaseClass0_V_9_int_reg <= cor_phaseClass0_V_9;
        cor_phaseClass10_V_0_int_reg <= cor_phaseClass10_V_0;
        cor_phaseClass10_V_10_int_reg <= cor_phaseClass10_V_10;
        cor_phaseClass10_V_11_int_reg <= cor_phaseClass10_V_11;
        cor_phaseClass10_V_12_int_reg <= cor_phaseClass10_V_12;
        cor_phaseClass10_V_13_int_reg <= cor_phaseClass10_V_13;
        cor_phaseClass10_V_14_int_reg <= cor_phaseClass10_V_14;
        cor_phaseClass10_V_15_int_reg <= cor_phaseClass10_V_15;
        cor_phaseClass10_V_1_int_reg <= cor_phaseClass10_V_1;
        cor_phaseClass10_V_2_int_reg <= cor_phaseClass10_V_2;
        cor_phaseClass10_V_3_int_reg <= cor_phaseClass10_V_3;
        cor_phaseClass10_V_4_int_reg <= cor_phaseClass10_V_4;
        cor_phaseClass10_V_5_int_reg <= cor_phaseClass10_V_5;
        cor_phaseClass10_V_6_int_reg <= cor_phaseClass10_V_6;
        cor_phaseClass10_V_7_int_reg <= cor_phaseClass10_V_7;
        cor_phaseClass10_V_8_int_reg <= cor_phaseClass10_V_8;
        cor_phaseClass10_V_9_int_reg <= cor_phaseClass10_V_9;
        cor_phaseClass11_V_0_int_reg <= cor_phaseClass11_V_0;
        cor_phaseClass11_V_10_int_reg <= cor_phaseClass11_V_10;
        cor_phaseClass11_V_11_int_reg <= cor_phaseClass11_V_11;
        cor_phaseClass11_V_12_int_reg <= cor_phaseClass11_V_12;
        cor_phaseClass11_V_13_int_reg <= cor_phaseClass11_V_13;
        cor_phaseClass11_V_14_int_reg <= cor_phaseClass11_V_14;
        cor_phaseClass11_V_15_int_reg <= cor_phaseClass11_V_15;
        cor_phaseClass11_V_1_int_reg <= cor_phaseClass11_V_1;
        cor_phaseClass11_V_2_int_reg <= cor_phaseClass11_V_2;
        cor_phaseClass11_V_3_int_reg <= cor_phaseClass11_V_3;
        cor_phaseClass11_V_4_int_reg <= cor_phaseClass11_V_4;
        cor_phaseClass11_V_5_int_reg <= cor_phaseClass11_V_5;
        cor_phaseClass11_V_6_int_reg <= cor_phaseClass11_V_6;
        cor_phaseClass11_V_7_int_reg <= cor_phaseClass11_V_7;
        cor_phaseClass11_V_8_int_reg <= cor_phaseClass11_V_8;
        cor_phaseClass11_V_9_int_reg <= cor_phaseClass11_V_9;
        cor_phaseClass12_V_0_int_reg <= cor_phaseClass12_V_0;
        cor_phaseClass12_V_10_int_reg <= cor_phaseClass12_V_10;
        cor_phaseClass12_V_11_int_reg <= cor_phaseClass12_V_11;
        cor_phaseClass12_V_12_int_reg <= cor_phaseClass12_V_12;
        cor_phaseClass12_V_13_int_reg <= cor_phaseClass12_V_13;
        cor_phaseClass12_V_14_int_reg <= cor_phaseClass12_V_14;
        cor_phaseClass12_V_15_int_reg <= cor_phaseClass12_V_15;
        cor_phaseClass12_V_1_int_reg <= cor_phaseClass12_V_1;
        cor_phaseClass12_V_2_int_reg <= cor_phaseClass12_V_2;
        cor_phaseClass12_V_3_int_reg <= cor_phaseClass12_V_3;
        cor_phaseClass12_V_4_int_reg <= cor_phaseClass12_V_4;
        cor_phaseClass12_V_5_int_reg <= cor_phaseClass12_V_5;
        cor_phaseClass12_V_6_int_reg <= cor_phaseClass12_V_6;
        cor_phaseClass12_V_7_int_reg <= cor_phaseClass12_V_7;
        cor_phaseClass12_V_8_int_reg <= cor_phaseClass12_V_8;
        cor_phaseClass12_V_9_int_reg <= cor_phaseClass12_V_9;
        cor_phaseClass13_V_0_int_reg <= cor_phaseClass13_V_0;
        cor_phaseClass13_V_10_int_reg <= cor_phaseClass13_V_10;
        cor_phaseClass13_V_11_int_reg <= cor_phaseClass13_V_11;
        cor_phaseClass13_V_12_int_reg <= cor_phaseClass13_V_12;
        cor_phaseClass13_V_13_int_reg <= cor_phaseClass13_V_13;
        cor_phaseClass13_V_14_int_reg <= cor_phaseClass13_V_14;
        cor_phaseClass13_V_15_int_reg <= cor_phaseClass13_V_15;
        cor_phaseClass13_V_1_int_reg <= cor_phaseClass13_V_1;
        cor_phaseClass13_V_2_int_reg <= cor_phaseClass13_V_2;
        cor_phaseClass13_V_3_int_reg <= cor_phaseClass13_V_3;
        cor_phaseClass13_V_4_int_reg <= cor_phaseClass13_V_4;
        cor_phaseClass13_V_5_int_reg <= cor_phaseClass13_V_5;
        cor_phaseClass13_V_6_int_reg <= cor_phaseClass13_V_6;
        cor_phaseClass13_V_7_int_reg <= cor_phaseClass13_V_7;
        cor_phaseClass13_V_8_int_reg <= cor_phaseClass13_V_8;
        cor_phaseClass13_V_9_int_reg <= cor_phaseClass13_V_9;
        cor_phaseClass14_V_0_int_reg <= cor_phaseClass14_V_0;
        cor_phaseClass14_V_10_int_reg <= cor_phaseClass14_V_10;
        cor_phaseClass14_V_11_int_reg <= cor_phaseClass14_V_11;
        cor_phaseClass14_V_12_int_reg <= cor_phaseClass14_V_12;
        cor_phaseClass14_V_13_int_reg <= cor_phaseClass14_V_13;
        cor_phaseClass14_V_14_int_reg <= cor_phaseClass14_V_14;
        cor_phaseClass14_V_15_int_reg <= cor_phaseClass14_V_15;
        cor_phaseClass14_V_1_int_reg <= cor_phaseClass14_V_1;
        cor_phaseClass14_V_2_int_reg <= cor_phaseClass14_V_2;
        cor_phaseClass14_V_3_int_reg <= cor_phaseClass14_V_3;
        cor_phaseClass14_V_4_int_reg <= cor_phaseClass14_V_4;
        cor_phaseClass14_V_5_int_reg <= cor_phaseClass14_V_5;
        cor_phaseClass14_V_6_int_reg <= cor_phaseClass14_V_6;
        cor_phaseClass14_V_7_int_reg <= cor_phaseClass14_V_7;
        cor_phaseClass14_V_8_int_reg <= cor_phaseClass14_V_8;
        cor_phaseClass14_V_9_int_reg <= cor_phaseClass14_V_9;
        cor_phaseClass15_V_0_int_reg <= cor_phaseClass15_V_0;
        cor_phaseClass15_V_10_int_reg <= cor_phaseClass15_V_10;
        cor_phaseClass15_V_11_int_reg <= cor_phaseClass15_V_11;
        cor_phaseClass15_V_12_int_reg <= cor_phaseClass15_V_12;
        cor_phaseClass15_V_13_int_reg <= cor_phaseClass15_V_13;
        cor_phaseClass15_V_14_int_reg <= cor_phaseClass15_V_14;
        cor_phaseClass15_V_15_int_reg <= cor_phaseClass15_V_15;
        cor_phaseClass15_V_1_int_reg <= cor_phaseClass15_V_1;
        cor_phaseClass15_V_2_int_reg <= cor_phaseClass15_V_2;
        cor_phaseClass15_V_3_int_reg <= cor_phaseClass15_V_3;
        cor_phaseClass15_V_4_int_reg <= cor_phaseClass15_V_4;
        cor_phaseClass15_V_5_int_reg <= cor_phaseClass15_V_5;
        cor_phaseClass15_V_6_int_reg <= cor_phaseClass15_V_6;
        cor_phaseClass15_V_7_int_reg <= cor_phaseClass15_V_7;
        cor_phaseClass15_V_8_int_reg <= cor_phaseClass15_V_8;
        cor_phaseClass15_V_9_int_reg <= cor_phaseClass15_V_9;
        cor_phaseClass1_V_0_int_reg <= cor_phaseClass1_V_0;
        cor_phaseClass1_V_10_int_reg <= cor_phaseClass1_V_10;
        cor_phaseClass1_V_11_int_reg <= cor_phaseClass1_V_11;
        cor_phaseClass1_V_12_int_reg <= cor_phaseClass1_V_12;
        cor_phaseClass1_V_13_int_reg <= cor_phaseClass1_V_13;
        cor_phaseClass1_V_14_int_reg <= cor_phaseClass1_V_14;
        cor_phaseClass1_V_15_int_reg <= cor_phaseClass1_V_15;
        cor_phaseClass1_V_1_int_reg <= cor_phaseClass1_V_1;
        cor_phaseClass1_V_2_int_reg <= cor_phaseClass1_V_2;
        cor_phaseClass1_V_3_int_reg <= cor_phaseClass1_V_3;
        cor_phaseClass1_V_4_int_reg <= cor_phaseClass1_V_4;
        cor_phaseClass1_V_5_int_reg <= cor_phaseClass1_V_5;
        cor_phaseClass1_V_6_int_reg <= cor_phaseClass1_V_6;
        cor_phaseClass1_V_7_int_reg <= cor_phaseClass1_V_7;
        cor_phaseClass1_V_8_int_reg <= cor_phaseClass1_V_8;
        cor_phaseClass1_V_9_int_reg <= cor_phaseClass1_V_9;
        cor_phaseClass2_V_0_int_reg <= cor_phaseClass2_V_0;
        cor_phaseClass2_V_10_int_reg <= cor_phaseClass2_V_10;
        cor_phaseClass2_V_11_int_reg <= cor_phaseClass2_V_11;
        cor_phaseClass2_V_12_int_reg <= cor_phaseClass2_V_12;
        cor_phaseClass2_V_13_int_reg <= cor_phaseClass2_V_13;
        cor_phaseClass2_V_14_int_reg <= cor_phaseClass2_V_14;
        cor_phaseClass2_V_15_int_reg <= cor_phaseClass2_V_15;
        cor_phaseClass2_V_1_int_reg <= cor_phaseClass2_V_1;
        cor_phaseClass2_V_2_int_reg <= cor_phaseClass2_V_2;
        cor_phaseClass2_V_3_int_reg <= cor_phaseClass2_V_3;
        cor_phaseClass2_V_4_int_reg <= cor_phaseClass2_V_4;
        cor_phaseClass2_V_5_int_reg <= cor_phaseClass2_V_5;
        cor_phaseClass2_V_6_int_reg <= cor_phaseClass2_V_6;
        cor_phaseClass2_V_7_int_reg <= cor_phaseClass2_V_7;
        cor_phaseClass2_V_8_int_reg <= cor_phaseClass2_V_8;
        cor_phaseClass2_V_9_int_reg <= cor_phaseClass2_V_9;
        cor_phaseClass3_V_0_int_reg <= cor_phaseClass3_V_0;
        cor_phaseClass3_V_10_int_reg <= cor_phaseClass3_V_10;
        cor_phaseClass3_V_11_int_reg <= cor_phaseClass3_V_11;
        cor_phaseClass3_V_12_int_reg <= cor_phaseClass3_V_12;
        cor_phaseClass3_V_13_int_reg <= cor_phaseClass3_V_13;
        cor_phaseClass3_V_14_int_reg <= cor_phaseClass3_V_14;
        cor_phaseClass3_V_15_int_reg <= cor_phaseClass3_V_15;
        cor_phaseClass3_V_1_int_reg <= cor_phaseClass3_V_1;
        cor_phaseClass3_V_2_int_reg <= cor_phaseClass3_V_2;
        cor_phaseClass3_V_3_int_reg <= cor_phaseClass3_V_3;
        cor_phaseClass3_V_4_int_reg <= cor_phaseClass3_V_4;
        cor_phaseClass3_V_5_int_reg <= cor_phaseClass3_V_5;
        cor_phaseClass3_V_6_int_reg <= cor_phaseClass3_V_6;
        cor_phaseClass3_V_7_int_reg <= cor_phaseClass3_V_7;
        cor_phaseClass3_V_8_int_reg <= cor_phaseClass3_V_8;
        cor_phaseClass3_V_9_int_reg <= cor_phaseClass3_V_9;
        cor_phaseClass4_V_0_int_reg <= cor_phaseClass4_V_0;
        cor_phaseClass4_V_10_int_reg <= cor_phaseClass4_V_10;
        cor_phaseClass4_V_11_int_reg <= cor_phaseClass4_V_11;
        cor_phaseClass4_V_12_int_reg <= cor_phaseClass4_V_12;
        cor_phaseClass4_V_13_int_reg <= cor_phaseClass4_V_13;
        cor_phaseClass4_V_14_int_reg <= cor_phaseClass4_V_14;
        cor_phaseClass4_V_15_int_reg <= cor_phaseClass4_V_15;
        cor_phaseClass4_V_1_int_reg <= cor_phaseClass4_V_1;
        cor_phaseClass4_V_2_int_reg <= cor_phaseClass4_V_2;
        cor_phaseClass4_V_3_int_reg <= cor_phaseClass4_V_3;
        cor_phaseClass4_V_4_int_reg <= cor_phaseClass4_V_4;
        cor_phaseClass4_V_5_int_reg <= cor_phaseClass4_V_5;
        cor_phaseClass4_V_6_int_reg <= cor_phaseClass4_V_6;
        cor_phaseClass4_V_7_int_reg <= cor_phaseClass4_V_7;
        cor_phaseClass4_V_8_int_reg <= cor_phaseClass4_V_8;
        cor_phaseClass4_V_9_int_reg <= cor_phaseClass4_V_9;
        cor_phaseClass5_V_0_int_reg <= cor_phaseClass5_V_0;
        cor_phaseClass5_V_10_int_reg <= cor_phaseClass5_V_10;
        cor_phaseClass5_V_11_int_reg <= cor_phaseClass5_V_11;
        cor_phaseClass5_V_12_int_reg <= cor_phaseClass5_V_12;
        cor_phaseClass5_V_13_int_reg <= cor_phaseClass5_V_13;
        cor_phaseClass5_V_14_int_reg <= cor_phaseClass5_V_14;
        cor_phaseClass5_V_15_int_reg <= cor_phaseClass5_V_15;
        cor_phaseClass5_V_1_int_reg <= cor_phaseClass5_V_1;
        cor_phaseClass5_V_2_int_reg <= cor_phaseClass5_V_2;
        cor_phaseClass5_V_3_int_reg <= cor_phaseClass5_V_3;
        cor_phaseClass5_V_4_int_reg <= cor_phaseClass5_V_4;
        cor_phaseClass5_V_5_int_reg <= cor_phaseClass5_V_5;
        cor_phaseClass5_V_6_int_reg <= cor_phaseClass5_V_6;
        cor_phaseClass5_V_7_int_reg <= cor_phaseClass5_V_7;
        cor_phaseClass5_V_8_int_reg <= cor_phaseClass5_V_8;
        cor_phaseClass5_V_9_int_reg <= cor_phaseClass5_V_9;
        cor_phaseClass6_V_0_int_reg <= cor_phaseClass6_V_0;
        cor_phaseClass6_V_10_int_reg <= cor_phaseClass6_V_10;
        cor_phaseClass6_V_11_int_reg <= cor_phaseClass6_V_11;
        cor_phaseClass6_V_12_int_reg <= cor_phaseClass6_V_12;
        cor_phaseClass6_V_13_int_reg <= cor_phaseClass6_V_13;
        cor_phaseClass6_V_14_int_reg <= cor_phaseClass6_V_14;
        cor_phaseClass6_V_15_int_reg <= cor_phaseClass6_V_15;
        cor_phaseClass6_V_1_int_reg <= cor_phaseClass6_V_1;
        cor_phaseClass6_V_2_int_reg <= cor_phaseClass6_V_2;
        cor_phaseClass6_V_3_int_reg <= cor_phaseClass6_V_3;
        cor_phaseClass6_V_4_int_reg <= cor_phaseClass6_V_4;
        cor_phaseClass6_V_5_int_reg <= cor_phaseClass6_V_5;
        cor_phaseClass6_V_6_int_reg <= cor_phaseClass6_V_6;
        cor_phaseClass6_V_7_int_reg <= cor_phaseClass6_V_7;
        cor_phaseClass6_V_8_int_reg <= cor_phaseClass6_V_8;
        cor_phaseClass6_V_9_int_reg <= cor_phaseClass6_V_9;
        cor_phaseClass7_V_0_int_reg <= cor_phaseClass7_V_0;
        cor_phaseClass7_V_10_int_reg <= cor_phaseClass7_V_10;
        cor_phaseClass7_V_11_int_reg <= cor_phaseClass7_V_11;
        cor_phaseClass7_V_12_int_reg <= cor_phaseClass7_V_12;
        cor_phaseClass7_V_13_int_reg <= cor_phaseClass7_V_13;
        cor_phaseClass7_V_14_int_reg <= cor_phaseClass7_V_14;
        cor_phaseClass7_V_15_int_reg <= cor_phaseClass7_V_15;
        cor_phaseClass7_V_1_int_reg <= cor_phaseClass7_V_1;
        cor_phaseClass7_V_2_int_reg <= cor_phaseClass7_V_2;
        cor_phaseClass7_V_3_int_reg <= cor_phaseClass7_V_3;
        cor_phaseClass7_V_4_int_reg <= cor_phaseClass7_V_4;
        cor_phaseClass7_V_5_int_reg <= cor_phaseClass7_V_5;
        cor_phaseClass7_V_6_int_reg <= cor_phaseClass7_V_6;
        cor_phaseClass7_V_7_int_reg <= cor_phaseClass7_V_7;
        cor_phaseClass7_V_8_int_reg <= cor_phaseClass7_V_8;
        cor_phaseClass7_V_9_int_reg <= cor_phaseClass7_V_9;
        cor_phaseClass8_V_0_int_reg <= cor_phaseClass8_V_0;
        cor_phaseClass8_V_10_int_reg <= cor_phaseClass8_V_10;
        cor_phaseClass8_V_11_int_reg <= cor_phaseClass8_V_11;
        cor_phaseClass8_V_12_int_reg <= cor_phaseClass8_V_12;
        cor_phaseClass8_V_13_int_reg <= cor_phaseClass8_V_13;
        cor_phaseClass8_V_14_int_reg <= cor_phaseClass8_V_14;
        cor_phaseClass8_V_15_int_reg <= cor_phaseClass8_V_15;
        cor_phaseClass8_V_1_int_reg <= cor_phaseClass8_V_1;
        cor_phaseClass8_V_2_int_reg <= cor_phaseClass8_V_2;
        cor_phaseClass8_V_3_int_reg <= cor_phaseClass8_V_3;
        cor_phaseClass8_V_4_int_reg <= cor_phaseClass8_V_4;
        cor_phaseClass8_V_5_int_reg <= cor_phaseClass8_V_5;
        cor_phaseClass8_V_6_int_reg <= cor_phaseClass8_V_6;
        cor_phaseClass8_V_7_int_reg <= cor_phaseClass8_V_7;
        cor_phaseClass8_V_8_int_reg <= cor_phaseClass8_V_8;
        cor_phaseClass8_V_9_int_reg <= cor_phaseClass8_V_9;
        cor_phaseClass9_V_0_int_reg <= cor_phaseClass9_V_0;
        cor_phaseClass9_V_10_int_reg <= cor_phaseClass9_V_10;
        cor_phaseClass9_V_11_int_reg <= cor_phaseClass9_V_11;
        cor_phaseClass9_V_12_int_reg <= cor_phaseClass9_V_12;
        cor_phaseClass9_V_13_int_reg <= cor_phaseClass9_V_13;
        cor_phaseClass9_V_14_int_reg <= cor_phaseClass9_V_14;
        cor_phaseClass9_V_15_int_reg <= cor_phaseClass9_V_15;
        cor_phaseClass9_V_1_int_reg <= cor_phaseClass9_V_1;
        cor_phaseClass9_V_2_int_reg <= cor_phaseClass9_V_2;
        cor_phaseClass9_V_3_int_reg <= cor_phaseClass9_V_3;
        cor_phaseClass9_V_4_int_reg <= cor_phaseClass9_V_4;
        cor_phaseClass9_V_5_int_reg <= cor_phaseClass9_V_5;
        cor_phaseClass9_V_6_int_reg <= cor_phaseClass9_V_6;
        cor_phaseClass9_V_7_int_reg <= cor_phaseClass9_V_7;
        cor_phaseClass9_V_8_int_reg <= cor_phaseClass9_V_8;
        cor_phaseClass9_V_9_int_reg <= cor_phaseClass9_V_9;
        phaseClass_V_int_reg <= phaseClass_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_12_s_reg_4033 <= p_Val2_12_s_fu_3244_p2;
        p_Val2_2_7_reg_4038 <= p_Val2_2_7_fu_3257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_15_7_reg_4028 <= p_Val2_15_7_fu_3235_p2;
        p_Val2_18_s_reg_4023 <= p_Val2_18_s_fu_3222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_21_7_reg_4018 <= p_Val2_21_7_fu_3213_p2;
        p_Val2_24_s_reg_4013 <= p_Val2_24_s_fu_3200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_27_7_reg_4008 <= p_Val2_27_7_fu_3191_p2;
        p_Val2_30_s_reg_4003 <= p_Val2_30_s_fu_3178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_33_7_reg_3998 <= p_Val2_33_7_fu_3169_p2;
        p_Val2_36_s_reg_3993 <= p_Val2_36_s_fu_3156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_39_7_reg_3988 <= p_Val2_39_7_fu_3147_p2;
        p_Val2_42_s_reg_3983 <= p_Val2_42_s_fu_3134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_45_7_reg_3978 <= p_Val2_45_7_fu_3125_p2;
        p_Val2_48_s_reg_3973 <= p_Val2_48_s_fu_3112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_4_7_reg_4048 <= p_Val2_4_7_fu_3279_p2;
        p_Val2_7_s_reg_4043 <= p_Val2_7_s_fu_3266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_51_7_reg_3968 <= p_Val2_51_7_fu_3103_p2;
        p_Val2_54_s_reg_3963 <= p_Val2_54_s_fu_3090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_57_7_reg_3958 <= p_Val2_57_7_fu_3081_p2;
        p_Val2_60_s_reg_3953 <= p_Val2_60_s_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_63_7_reg_3948 <= p_Val2_63_7_fu_3059_p2;
        p_Val2_66_s_reg_3943 <= p_Val2_66_s_fu_3046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_69_7_reg_3938 <= p_Val2_69_7_fu_3037_p2;
        p_Val2_72_s_reg_3933 <= p_Val2_72_s_fu_3024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_75_7_reg_3928 <= p_Val2_75_7_fu_3015_p2;
        p_Val2_78_s_reg_3923 <= p_Val2_78_s_fu_3002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_81_7_reg_3918 <= p_Val2_81_7_fu_2993_p2;
        p_Val2_84_s_reg_3913 <= p_Val2_84_s_fu_2980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_87_7_reg_3908 <= p_Val2_87_7_fu_2971_p2;
        p_Val2_90_s_reg_3903 <= p_Val2_90_s_fu_2958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Val2_93_7_reg_3898 <= p_Val2_93_7_fu_2949_p2;
        p_Val2_96_s_reg_3893 <= p_Val2_96_s_fu_2936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd7) & (1'b1 == ap_ce_reg))) begin
        tmp100_reg_3663 <= tmp100_fu_1966_p2;
        tmp101_reg_3668 <= tmp101_fu_2002_p2;
        tmp105_reg_3673 <= tmp105_fu_2007_p2;
        tmp106_reg_3678 <= tmp106_fu_2023_p2;
        tmp96_reg_3653 <= tmp96_fu_1954_p2;
        tmp99_reg_3658 <= tmp99_fu_1960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd7) & (1'b1 == ap_ce_reg))) begin
        tmp102_reg_3373 <= tmp102_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd6) & (1'b1 == ap_ce_reg))) begin
        tmp108_reg_3683 <= tmp108_fu_2083_p2;
        tmp111_reg_3688 <= tmp111_fu_2089_p2;
        tmp112_reg_3693 <= tmp112_fu_2095_p2;
        tmp113_reg_3698 <= tmp113_fu_2131_p2;
        tmp117_reg_3703 <= tmp117_fu_2136_p2;
        tmp118_reg_3708 <= tmp118_fu_2152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd15) & (1'b1 == ap_ce_reg))) begin
        tmp10_reg_3438 <= tmp10_fu_991_p2;
        tmp3_reg_3418 <= tmp3_fu_928_p2;
        tmp4_reg_3423 <= tmp4_fu_934_p2;
        tmp5_reg_3428 <= tmp5_fu_970_p2;
        tmp9_reg_3433 <= tmp9_fu_975_p2;
        tmp_reg_3413 <= tmp_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd6) & (1'b1 == ap_ce_reg))) begin
        tmp114_reg_3378 <= tmp114_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd5) & (1'b1 == ap_ce_reg))) begin
        tmp120_reg_3713 <= tmp120_fu_2212_p2;
        tmp123_reg_3718 <= tmp123_fu_2218_p2;
        tmp124_reg_3723 <= tmp124_fu_2224_p2;
        tmp125_reg_3728 <= tmp125_fu_2260_p2;
        tmp129_reg_3733 <= tmp129_fu_2265_p2;
        tmp130_reg_3738 <= tmp130_fu_2281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd5) & (1'b1 == ap_ce_reg))) begin
        tmp126_reg_3383 <= tmp126_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd14) & (1'b1 == ap_ce_reg))) begin
        tmp12_reg_3443 <= tmp12_fu_1051_p2;
        tmp15_reg_3448 <= tmp15_fu_1057_p2;
        tmp16_reg_3453 <= tmp16_fu_1063_p2;
        tmp17_reg_3458 <= tmp17_fu_1099_p2;
        tmp21_reg_3463 <= tmp21_fu_1104_p2;
        tmp22_reg_3468 <= tmp22_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd4) & (1'b1 == ap_ce_reg))) begin
        tmp132_reg_3743 <= tmp132_fu_2341_p2;
        tmp135_reg_3748 <= tmp135_fu_2347_p2;
        tmp136_reg_3753 <= tmp136_fu_2353_p2;
        tmp137_reg_3758 <= tmp137_fu_2389_p2;
        tmp141_reg_3763 <= tmp141_fu_2394_p2;
        tmp142_reg_3768 <= tmp142_fu_2410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd4) & (1'b1 == ap_ce_reg))) begin
        tmp138_reg_3388 <= tmp138_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd3) & (1'b1 == ap_ce_reg))) begin
        tmp144_reg_3773 <= tmp144_fu_2470_p2;
        tmp147_reg_3778 <= tmp147_fu_2476_p2;
        tmp148_reg_3783 <= tmp148_fu_2482_p2;
        tmp149_reg_3788 <= tmp149_fu_2518_p2;
        tmp153_reg_3793 <= tmp153_fu_2523_p2;
        tmp154_reg_3798 <= tmp154_fu_2539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd3) & (1'b1 == ap_ce_reg))) begin
        tmp150_reg_3393 <= tmp150_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd2) & (1'b1 == ap_ce_reg))) begin
        tmp156_reg_3803 <= tmp156_fu_2599_p2;
        tmp159_reg_3808 <= tmp159_fu_2605_p2;
        tmp160_reg_3813 <= tmp160_fu_2611_p2;
        tmp161_reg_3818 <= tmp161_fu_2647_p2;
        tmp165_reg_3823 <= tmp165_fu_2652_p2;
        tmp166_reg_3828 <= tmp166_fu_2668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd2) & (1'b1 == ap_ce_reg))) begin
        tmp162_reg_3398 <= tmp162_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd1) & (1'b1 == ap_ce_reg))) begin
        tmp168_reg_3833 <= tmp168_fu_2728_p2;
        tmp171_reg_3838 <= tmp171_fu_2734_p2;
        tmp172_reg_3843 <= tmp172_fu_2740_p2;
        tmp173_reg_3848 <= tmp173_fu_2776_p2;
        tmp177_reg_3853 <= tmp177_fu_2781_p2;
        tmp178_reg_3858 <= tmp178_fu_2797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd1) & (1'b1 == ap_ce_reg))) begin
        tmp174_reg_3403 <= tmp174_fu_848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd0) & (1'b1 == ap_ce_reg))) begin
        tmp180_reg_3863 <= tmp180_fu_2857_p2;
        tmp183_reg_3868 <= tmp183_fu_2863_p2;
        tmp184_reg_3873 <= tmp184_fu_2869_p2;
        tmp185_reg_3878 <= tmp185_fu_2905_p2;
        tmp189_reg_3883 <= tmp189_fu_2910_p2;
        tmp190_reg_3888 <= tmp190_fu_2926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd0) & (1'b1 == ap_ce_reg))) begin
        tmp186_reg_3408 <= tmp186_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd14) & (1'b1 == ap_ce_reg))) begin
        tmp18_reg_3338 <= tmp18_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd13) & (1'b1 == ap_ce_reg))) begin
        tmp24_reg_3473 <= tmp24_fu_1180_p2;
        tmp27_reg_3478 <= tmp27_fu_1186_p2;
        tmp28_reg_3483 <= tmp28_fu_1192_p2;
        tmp29_reg_3488 <= tmp29_fu_1228_p2;
        tmp33_reg_3493 <= tmp33_fu_1233_p2;
        tmp34_reg_3498 <= tmp34_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd13) & (1'b1 == ap_ce_reg))) begin
        tmp30_reg_3343 <= tmp30_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd12) & (1'b1 == ap_ce_reg))) begin
        tmp36_reg_3503 <= tmp36_fu_1309_p2;
        tmp39_reg_3508 <= tmp39_fu_1315_p2;
        tmp40_reg_3513 <= tmp40_fu_1321_p2;
        tmp41_reg_3518 <= tmp41_fu_1357_p2;
        tmp45_reg_3523 <= tmp45_fu_1362_p2;
        tmp46_reg_3528 <= tmp46_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd12) & (1'b1 == ap_ce_reg))) begin
        tmp42_reg_3348 <= tmp42_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd11) & (1'b1 == ap_ce_reg))) begin
        tmp48_reg_3533 <= tmp48_fu_1438_p2;
        tmp51_reg_3538 <= tmp51_fu_1444_p2;
        tmp52_reg_3543 <= tmp52_fu_1450_p2;
        tmp53_reg_3548 <= tmp53_fu_1486_p2;
        tmp57_reg_3553 <= tmp57_fu_1491_p2;
        tmp58_reg_3558 <= tmp58_fu_1507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd11) & (1'b1 == ap_ce_reg))) begin
        tmp54_reg_3353 <= tmp54_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd10) & (1'b1 == ap_ce_reg))) begin
        tmp60_reg_3563 <= tmp60_fu_1567_p2;
        tmp63_reg_3568 <= tmp63_fu_1573_p2;
        tmp64_reg_3573 <= tmp64_fu_1579_p2;
        tmp65_reg_3578 <= tmp65_fu_1615_p2;
        tmp69_reg_3583 <= tmp69_fu_1620_p2;
        tmp70_reg_3588 <= tmp70_fu_1636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd10) & (1'b1 == ap_ce_reg))) begin
        tmp66_reg_3358 <= tmp66_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd15) & (1'b1 == ap_ce_reg))) begin
        tmp6_reg_3333 <= tmp6_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd9) & (1'b1 == ap_ce_reg))) begin
        tmp72_reg_3593 <= tmp72_fu_1696_p2;
        tmp75_reg_3598 <= tmp75_fu_1702_p2;
        tmp76_reg_3603 <= tmp76_fu_1708_p2;
        tmp77_reg_3608 <= tmp77_fu_1744_p2;
        tmp81_reg_3613 <= tmp81_fu_1749_p2;
        tmp82_reg_3618 <= tmp82_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd9) & (1'b1 == ap_ce_reg))) begin
        tmp78_reg_3363 <= tmp78_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_reg_3329 == 4'd8) & (1'b1 == ap_ce_reg))) begin
        tmp84_reg_3623 <= tmp84_fu_1825_p2;
        tmp87_reg_3628 <= tmp87_fu_1831_p2;
        tmp88_reg_3633 <= tmp88_fu_1837_p2;
        tmp89_reg_3638 <= tmp89_fu_1873_p2;
        tmp93_reg_3643 <= tmp93_fu_1878_p2;
        tmp94_reg_3648 <= tmp94_fu_1894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (phaseClass_V_read_read_fu_556_p2 == 4'd8) & (1'b1 == ap_ce_reg))) begin
        tmp90_reg_3368 <= tmp90_fu_750_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd0)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_7_s_reg_4043;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd1)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_12_s_reg_4033;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd2)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_18_s_reg_4023;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd3)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_24_s_reg_4013;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd4)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_30_s_reg_4003;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd5)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_36_s_reg_3993;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd6)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_42_s_reg_3983;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd7)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_48_s_reg_3973;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd8)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_54_s_reg_3963;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd9)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_60_s_reg_3953;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd10)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_66_s_reg_3943;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd11)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_72_s_reg_3933;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd12)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_78_s_reg_3923;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd13)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_84_s_reg_3913;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd14)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_90_s_reg_3903;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd15)) begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = p_Val2_96_s_reg_3893;
        end else begin
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 = ap_phi_reg_pp0_iter3_p_Val2_1_reg_603;
        end
    end else begin
        ap_phi_mux_p_Val2_1_phi_fu_607_p34 = ap_phi_reg_pp0_iter3_p_Val2_1_reg_603;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_4_7_reg_4048;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_2_7_reg_4038;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd2)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_15_7_reg_4028;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd3)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_21_7_reg_4018;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd4)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_27_7_reg_4008;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd5)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_33_7_reg_3998;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd6)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_39_7_reg_3988;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd7)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_45_7_reg_3978;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd8)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_51_7_reg_3968;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd9)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_57_7_reg_3958;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd10)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_63_7_reg_3948;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd11)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_69_7_reg_3938;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd12)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_75_7_reg_3928;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd13)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_81_7_reg_3918;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd14)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_87_7_reg_3908;
        end else if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 == 4'd15)) begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = p_Val2_93_7_reg_3898;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 = ap_phi_reg_pp0_iter3_p_Val2_s_reg_562;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_566_p34 = ap_phi_reg_pp0_iter3_p_Val2_s_reg_562;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = {{grp_fu_3313_p2[41:10]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3313_ce = 1'b1;
    end else begin
        grp_fu_3313_ce = 1'b0;
    end
end

assign OP1_V_cast_fu_3310_p1 = $signed(tmp_1_reg_4053);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_1_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_562 = 'bx;

assign extLd10_cast_fu_2363_p1 = $signed(cor_phaseClass4_V_2_int_reg);

assign extLd12_cast_fu_2234_p1 = $signed(cor_phaseClass5_V_2_int_reg);

assign extLd14_cast_fu_2105_p1 = $signed(cor_phaseClass6_V_2_int_reg);

assign extLd16_cast_fu_2887_p1 = $signed(cor_phaseClass0_V_1_int_reg);

assign extLd16_fu_2718_p1 = $signed(cor_phaseClass1_V_3_int_reg);

assign extLd17_cast_fu_2758_p1 = $signed(cor_phaseClass1_V_1_int_reg);

assign extLd17_fu_2589_p1 = $signed(cor_phaseClass2_V_3_int_reg);

assign extLd18_cast_fu_2766_p1 = $signed(cor_phaseClass1_V_0_int_reg);

assign extLd18_fu_2460_p1 = $signed(cor_phaseClass3_V_3_int_reg);

assign extLd19_cast_fu_2629_p1 = $signed(cor_phaseClass2_V_1_int_reg);

assign extLd19_fu_2331_p1 = $signed(cor_phaseClass4_V_3_int_reg);

assign extLd20_cast_fu_2637_p1 = $signed(cor_phaseClass2_V_0_int_reg);

assign extLd20_fu_2202_p1 = $signed(cor_phaseClass5_V_3_int_reg);

assign extLd21_cast_fu_2500_p1 = $signed(cor_phaseClass3_V_1_int_reg);

assign extLd21_fu_2073_p1 = $signed(cor_phaseClass6_V_3_int_reg);

assign extLd22_cast_fu_2508_p1 = $signed(cor_phaseClass3_V_0_int_reg);

assign extLd22_fu_1944_p1 = $signed(cor_phaseClass7_V_3_int_reg);

assign extLd23_cast_fu_2371_p1 = $signed(cor_phaseClass4_V_1_int_reg);

assign extLd23_fu_1815_p1 = $signed(cor_phaseClass8_V_3_int_reg);

assign extLd24_cast_fu_2379_p1 = $signed(cor_phaseClass4_V_0_int_reg);

assign extLd24_fu_1686_p1 = $signed(cor_phaseClass9_V_3_int_reg);

assign extLd25_cast_fu_2242_p1 = $signed(cor_phaseClass5_V_1_int_reg);

assign extLd25_fu_1557_p1 = $signed(cor_phaseClass10_V_3_int_reg);

assign extLd26_cast_fu_2250_p1 = $signed(cor_phaseClass5_V_0_int_reg);

assign extLd26_fu_1428_p1 = $signed(cor_phaseClass11_V_3_int_reg);

assign extLd27_cast_fu_2113_p1 = $signed(cor_phaseClass6_V_1_int_reg);

assign extLd27_fu_1299_p1 = $signed(cor_phaseClass12_V_3_int_reg);

assign extLd28_cast_fu_2121_p1 = $signed(cor_phaseClass6_V_0_int_reg);

assign extLd28_fu_1170_p1 = $signed(cor_phaseClass13_V_3_int_reg);

assign extLd29_cast_fu_1984_p1 = $signed(cor_phaseClass7_V_1_int_reg);

assign extLd29_fu_1041_p1 = $signed(cor_phaseClass14_V_3_int_reg);

assign extLd2_cast_fu_2879_p1 = $signed(cor_phaseClass0_V_2_int_reg);

assign extLd30_cast_fu_1992_p1 = $signed(cor_phaseClass7_V_0_int_reg);

assign extLd30_fu_912_p1 = $signed(cor_phaseClass15_V_3_int_reg);

assign extLd31_cast_fu_1855_p1 = $signed(cor_phaseClass8_V_1_int_reg);

assign extLd32_cast_fu_1863_p1 = $signed(cor_phaseClass8_V_0_int_reg);

assign extLd33_cast_fu_1726_p1 = $signed(cor_phaseClass9_V_1_int_reg);

assign extLd34_cast_fu_1734_p1 = $signed(cor_phaseClass9_V_0_int_reg);

assign extLd35_cast_fu_1597_p1 = $signed(cor_phaseClass10_V_1_int_reg);

assign extLd36_cast_fu_1605_p1 = $signed(cor_phaseClass10_V_0_int_reg);

assign extLd37_cast_fu_1468_p1 = $signed(cor_phaseClass11_V_1_int_reg);

assign extLd38_cast_fu_1476_p1 = $signed(cor_phaseClass11_V_0_int_reg);

assign extLd39_cast_fu_1339_p1 = $signed(cor_phaseClass12_V_1_int_reg);

assign extLd40_cast_fu_1347_p1 = $signed(cor_phaseClass12_V_0_int_reg);

assign extLd41_cast_fu_1210_p1 = $signed(cor_phaseClass13_V_1_int_reg);

assign extLd42_cast_fu_1218_p1 = $signed(cor_phaseClass13_V_0_int_reg);

assign extLd43_cast_fu_1081_p1 = $signed(cor_phaseClass14_V_1_int_reg);

assign extLd44_cast_fu_1089_p1 = $signed(cor_phaseClass14_V_0_int_reg);

assign extLd45_cast_fu_952_p1 = $signed(cor_phaseClass15_V_1_int_reg);

assign extLd46_cast_fu_960_p1 = $signed(cor_phaseClass15_V_0_int_reg);

assign extLd47_cast_fu_1976_p1 = $signed(cor_phaseClass7_V_2_int_reg);

assign extLd49_cast_fu_1847_p1 = $signed(cor_phaseClass8_V_2_int_reg);

assign extLd4_cast_fu_2750_p1 = $signed(cor_phaseClass1_V_2_int_reg);

assign extLd51_cast_fu_1718_p1 = $signed(cor_phaseClass9_V_2_int_reg);

assign extLd53_cast_fu_1589_p1 = $signed(cor_phaseClass10_V_2_int_reg);

assign extLd55_cast_fu_1460_p1 = $signed(cor_phaseClass11_V_2_int_reg);

assign extLd57_cast_fu_1331_p1 = $signed(cor_phaseClass12_V_2_int_reg);

assign extLd59_cast_fu_1202_p1 = $signed(cor_phaseClass13_V_2_int_reg);

assign extLd61_cast_fu_1073_p1 = $signed(cor_phaseClass14_V_2_int_reg);

assign extLd63_cast_fu_944_p1 = $signed(cor_phaseClass15_V_2_int_reg);

assign extLd6_cast_fu_2621_p1 = $signed(cor_phaseClass2_V_2_int_reg);

assign extLd8_cast_fu_2492_p1 = $signed(cor_phaseClass3_V_2_int_reg);

assign extLd_cast_fu_2895_p1 = $signed(cor_phaseClass0_V_0_int_reg);

assign extLd_fu_2847_p1 = $signed(cor_phaseClass0_V_3_int_reg);

assign grp_fu_3313_p0 = OP1_V_cast_fu_3310_p1;

assign grp_fu_3313_p1 = OP1_V_cast_fu_3310_p1;

assign p_Val2_12_s_fu_3244_p2 = (tmp168_reg_3833 + tmp170_fu_3240_p2);

assign p_Val2_15_7_fu_3235_p2 = (tmp161_reg_3818 + tmp164_fu_3230_p2);

assign p_Val2_18_s_fu_3222_p2 = (tmp156_reg_3803 + tmp158_fu_3218_p2);

assign p_Val2_21_7_fu_3213_p2 = (tmp149_reg_3788 + tmp152_fu_3208_p2);

assign p_Val2_24_s_fu_3200_p2 = (tmp144_reg_3773 + tmp146_fu_3196_p2);

assign p_Val2_27_7_fu_3191_p2 = (tmp137_reg_3758 + tmp140_fu_3186_p2);

assign p_Val2_2_7_fu_3257_p2 = (tmp173_reg_3848 + tmp176_fu_3252_p2);

assign p_Val2_2_fu_3296_p2 = (ap_phi_mux_p_Val2_1_phi_fu_607_p34 - ap_phi_mux_p_Val2_s_phi_fu_566_p34);

assign p_Val2_30_s_fu_3178_p2 = (tmp132_reg_3743 + tmp134_fu_3174_p2);

assign p_Val2_33_7_fu_3169_p2 = (tmp125_reg_3728 + tmp128_fu_3164_p2);

assign p_Val2_36_s_fu_3156_p2 = (tmp120_reg_3713 + tmp122_fu_3152_p2);

assign p_Val2_39_7_fu_3147_p2 = (tmp113_reg_3698 + tmp116_fu_3142_p2);

assign p_Val2_42_s_fu_3134_p2 = (tmp108_reg_3683 + tmp110_fu_3130_p2);

assign p_Val2_45_7_fu_3125_p2 = (tmp101_reg_3668 + tmp104_fu_3120_p2);

assign p_Val2_48_s_fu_3112_p2 = (tmp96_reg_3653 + tmp98_fu_3108_p2);

assign p_Val2_4_7_fu_3279_p2 = (tmp185_reg_3878 + tmp188_fu_3274_p2);

assign p_Val2_51_7_fu_3103_p2 = (tmp89_reg_3638 + tmp92_fu_3098_p2);

assign p_Val2_54_s_fu_3090_p2 = (tmp84_reg_3623 + tmp86_fu_3086_p2);

assign p_Val2_57_7_fu_3081_p2 = (tmp77_reg_3608 + tmp80_fu_3076_p2);

assign p_Val2_60_s_fu_3068_p2 = (tmp72_reg_3593 + tmp74_fu_3064_p2);

assign p_Val2_63_7_fu_3059_p2 = (tmp65_reg_3578 + tmp68_fu_3054_p2);

assign p_Val2_66_s_fu_3046_p2 = (tmp60_reg_3563 + tmp62_fu_3042_p2);

assign p_Val2_69_7_fu_3037_p2 = (tmp53_reg_3548 + tmp56_fu_3032_p2);

assign p_Val2_72_s_fu_3024_p2 = (tmp48_reg_3533 + tmp50_fu_3020_p2);

assign p_Val2_75_7_fu_3015_p2 = (tmp41_reg_3518 + tmp44_fu_3010_p2);

assign p_Val2_78_s_fu_3002_p2 = (tmp36_reg_3503 + tmp38_fu_2998_p2);

assign p_Val2_7_s_fu_3266_p2 = (tmp180_reg_3863 + tmp182_fu_3262_p2);

assign p_Val2_81_7_fu_2993_p2 = (tmp29_reg_3488 + tmp32_fu_2988_p2);

assign p_Val2_84_s_fu_2980_p2 = (tmp24_reg_3473 + tmp26_fu_2976_p2);

assign p_Val2_87_7_fu_2971_p2 = (tmp17_reg_3458 + tmp20_fu_2966_p2);

assign p_Val2_90_s_fu_2958_p2 = (tmp12_reg_3443 + tmp14_fu_2954_p2);

assign p_Val2_93_7_fu_2949_p2 = (tmp5_reg_3428 + tmp8_fu_2944_p2);

assign p_Val2_96_s_fu_2936_p2 = (tmp_reg_3413 + tmp2_fu_2932_p2);

assign p_Val2_s_6_fu_3290_p2 = (ap_phi_mux_p_Val2_s_phi_fu_566_p34 - ap_phi_mux_p_Val2_1_phi_fu_607_p34);

assign phaseClass_V_read_read_fu_556_p2 = phaseClass_V_int_reg;

assign tmp100_fu_1966_p2 = ($signed(extLd22_fu_1944_p1) + $signed(cor_phaseClass7_V_6_int_reg));

assign tmp101_fu_2002_p2 = (tmp102_reg_3373 + tmp103_fu_1996_p2);

assign tmp102_fu_764_p2 = (cor_phaseClass7_V_15_int_reg + cor_phaseClass7_V_12_int_reg);

assign tmp103_fu_1996_p2 = (cor_phaseClass7_V_10_int_reg + cor_phaseClass7_V_11_int_reg);

assign tmp104_fu_3120_p2 = ($signed(tmp105_reg_3673) + $signed(tmp106_cast_fu_3117_p1));

assign tmp105_fu_2007_p2 = (cor_phaseClass7_V_4_int_reg + cor_phaseClass7_V_5_int_reg);

assign tmp106_cast_fu_3117_p1 = $signed(tmp106_reg_3678);

assign tmp106_fu_2023_p2 = ($signed(extLd47_cast_fu_1976_p1) + $signed(tmp107_cast_cast_fu_2019_p1));

assign tmp107_cast_cast_fu_2019_p1 = $signed(tmp107_fu_2013_p2);

assign tmp107_fu_2013_p2 = ($signed(extLd30_cast_fu_1992_p1) + $signed(extLd29_cast_fu_1984_p1));

assign tmp108_fu_2083_p2 = (cor_phaseClass6_V_13_int_reg + tmp109_fu_2077_p2);

assign tmp109_fu_2077_p2 = (cor_phaseClass6_V_9_int_reg + cor_phaseClass6_V_14_int_reg);

assign tmp10_cast_fu_2941_p1 = $signed(tmp10_reg_3438);

assign tmp10_fu_991_p2 = ($signed(extLd63_cast_fu_944_p1) + $signed(tmp11_cast_cast_fu_987_p1));

assign tmp110_fu_3130_p2 = (tmp111_reg_3688 + tmp112_reg_3693);

assign tmp111_fu_2089_p2 = (cor_phaseClass6_V_7_int_reg + cor_phaseClass6_V_8_int_reg);

assign tmp112_fu_2095_p2 = ($signed(extLd21_fu_2073_p1) + $signed(cor_phaseClass6_V_6_int_reg));

assign tmp113_fu_2131_p2 = (tmp114_reg_3378 + tmp115_fu_2125_p2);

assign tmp114_fu_778_p2 = (cor_phaseClass6_V_15_int_reg + cor_phaseClass6_V_12_int_reg);

assign tmp115_fu_2125_p2 = (cor_phaseClass6_V_10_int_reg + cor_phaseClass6_V_11_int_reg);

assign tmp116_fu_3142_p2 = ($signed(tmp117_reg_3703) + $signed(tmp118_cast_fu_3139_p1));

assign tmp117_fu_2136_p2 = (cor_phaseClass6_V_4_int_reg + cor_phaseClass6_V_5_int_reg);

assign tmp118_cast_fu_3139_p1 = $signed(tmp118_reg_3708);

assign tmp118_fu_2152_p2 = ($signed(extLd14_cast_fu_2105_p1) + $signed(tmp119_cast_cast_fu_2148_p1));

assign tmp119_cast_cast_fu_2148_p1 = $signed(tmp119_fu_2142_p2);

assign tmp119_fu_2142_p2 = ($signed(extLd28_cast_fu_2121_p1) + $signed(extLd27_cast_fu_2113_p1));

assign tmp11_cast_cast_fu_987_p1 = $signed(tmp11_fu_981_p2);

assign tmp11_fu_981_p2 = ($signed(extLd46_cast_fu_960_p1) + $signed(extLd45_cast_fu_952_p1));

assign tmp120_fu_2212_p2 = (cor_phaseClass5_V_13_int_reg + tmp121_fu_2206_p2);

assign tmp121_fu_2206_p2 = (cor_phaseClass5_V_9_int_reg + cor_phaseClass5_V_14_int_reg);

assign tmp122_fu_3152_p2 = (tmp123_reg_3718 + tmp124_reg_3723);

assign tmp123_fu_2218_p2 = (cor_phaseClass5_V_7_int_reg + cor_phaseClass5_V_8_int_reg);

assign tmp124_fu_2224_p2 = ($signed(extLd20_fu_2202_p1) + $signed(cor_phaseClass5_V_6_int_reg));

assign tmp125_fu_2260_p2 = (tmp126_reg_3383 + tmp127_fu_2254_p2);

assign tmp126_fu_792_p2 = (cor_phaseClass5_V_15_int_reg + cor_phaseClass5_V_12_int_reg);

assign tmp127_fu_2254_p2 = (cor_phaseClass5_V_10_int_reg + cor_phaseClass5_V_11_int_reg);

assign tmp128_fu_3164_p2 = ($signed(tmp129_reg_3733) + $signed(tmp130_cast_fu_3161_p1));

assign tmp129_fu_2265_p2 = (cor_phaseClass5_V_4_int_reg + cor_phaseClass5_V_5_int_reg);

assign tmp12_fu_1051_p2 = (cor_phaseClass14_V_13_int_reg + tmp13_fu_1045_p2);

assign tmp130_cast_fu_3161_p1 = $signed(tmp130_reg_3738);

assign tmp130_fu_2281_p2 = ($signed(extLd12_cast_fu_2234_p1) + $signed(tmp131_cast_cast_fu_2277_p1));

assign tmp131_cast_cast_fu_2277_p1 = $signed(tmp131_fu_2271_p2);

assign tmp131_fu_2271_p2 = ($signed(extLd26_cast_fu_2250_p1) + $signed(extLd25_cast_fu_2242_p1));

assign tmp132_fu_2341_p2 = (cor_phaseClass4_V_13_int_reg + tmp133_fu_2335_p2);

assign tmp133_fu_2335_p2 = (cor_phaseClass4_V_9_int_reg + cor_phaseClass4_V_14_int_reg);

assign tmp134_fu_3174_p2 = (tmp135_reg_3748 + tmp136_reg_3753);

assign tmp135_fu_2347_p2 = (cor_phaseClass4_V_7_int_reg + cor_phaseClass4_V_8_int_reg);

assign tmp136_fu_2353_p2 = ($signed(extLd19_fu_2331_p1) + $signed(cor_phaseClass4_V_6_int_reg));

assign tmp137_fu_2389_p2 = (tmp138_reg_3388 + tmp139_fu_2383_p2);

assign tmp138_fu_806_p2 = (cor_phaseClass4_V_15_int_reg + cor_phaseClass4_V_12_int_reg);

assign tmp139_fu_2383_p2 = (cor_phaseClass4_V_10_int_reg + cor_phaseClass4_V_11_int_reg);

assign tmp13_fu_1045_p2 = (cor_phaseClass14_V_9_int_reg + cor_phaseClass14_V_14_int_reg);

assign tmp140_fu_3186_p2 = ($signed(tmp141_reg_3763) + $signed(tmp142_cast_fu_3183_p1));

assign tmp141_fu_2394_p2 = (cor_phaseClass4_V_4_int_reg + cor_phaseClass4_V_5_int_reg);

assign tmp142_cast_fu_3183_p1 = $signed(tmp142_reg_3768);

assign tmp142_fu_2410_p2 = ($signed(extLd10_cast_fu_2363_p1) + $signed(tmp143_cast_cast_fu_2406_p1));

assign tmp143_cast_cast_fu_2406_p1 = $signed(tmp143_fu_2400_p2);

assign tmp143_fu_2400_p2 = ($signed(extLd24_cast_fu_2379_p1) + $signed(extLd23_cast_fu_2371_p1));

assign tmp144_fu_2470_p2 = (cor_phaseClass3_V_13_int_reg + tmp145_fu_2464_p2);

assign tmp145_fu_2464_p2 = (cor_phaseClass3_V_9_int_reg + cor_phaseClass3_V_14_int_reg);

assign tmp146_fu_3196_p2 = (tmp147_reg_3778 + tmp148_reg_3783);

assign tmp147_fu_2476_p2 = (cor_phaseClass3_V_7_int_reg + cor_phaseClass3_V_8_int_reg);

assign tmp148_fu_2482_p2 = ($signed(extLd18_fu_2460_p1) + $signed(cor_phaseClass3_V_6_int_reg));

assign tmp149_fu_2518_p2 = (tmp150_reg_3393 + tmp151_fu_2512_p2);

assign tmp14_fu_2954_p2 = (tmp15_reg_3448 + tmp16_reg_3453);

assign tmp150_fu_820_p2 = (cor_phaseClass3_V_15_int_reg + cor_phaseClass3_V_12_int_reg);

assign tmp151_fu_2512_p2 = (cor_phaseClass3_V_10_int_reg + cor_phaseClass3_V_11_int_reg);

assign tmp152_fu_3208_p2 = ($signed(tmp153_reg_3793) + $signed(tmp154_cast_fu_3205_p1));

assign tmp153_fu_2523_p2 = (cor_phaseClass3_V_4_int_reg + cor_phaseClass3_V_5_int_reg);

assign tmp154_cast_fu_3205_p1 = $signed(tmp154_reg_3798);

assign tmp154_fu_2539_p2 = ($signed(extLd8_cast_fu_2492_p1) + $signed(tmp155_cast_cast_fu_2535_p1));

assign tmp155_cast_cast_fu_2535_p1 = $signed(tmp155_fu_2529_p2);

assign tmp155_fu_2529_p2 = ($signed(extLd22_cast_fu_2508_p1) + $signed(extLd21_cast_fu_2500_p1));

assign tmp156_fu_2599_p2 = (cor_phaseClass2_V_13_int_reg + tmp157_fu_2593_p2);

assign tmp157_fu_2593_p2 = (cor_phaseClass2_V_9_int_reg + cor_phaseClass2_V_14_int_reg);

assign tmp158_fu_3218_p2 = (tmp159_reg_3808 + tmp160_reg_3813);

assign tmp159_fu_2605_p2 = (cor_phaseClass2_V_7_int_reg + cor_phaseClass2_V_8_int_reg);

assign tmp15_fu_1057_p2 = (cor_phaseClass14_V_7_int_reg + cor_phaseClass14_V_8_int_reg);

assign tmp160_fu_2611_p2 = ($signed(extLd17_fu_2589_p1) + $signed(cor_phaseClass2_V_6_int_reg));

assign tmp161_fu_2647_p2 = (tmp162_reg_3398 + tmp163_fu_2641_p2);

assign tmp162_fu_834_p2 = (cor_phaseClass2_V_15_int_reg + cor_phaseClass2_V_12_int_reg);

assign tmp163_fu_2641_p2 = (cor_phaseClass2_V_10_int_reg + cor_phaseClass2_V_11_int_reg);

assign tmp164_fu_3230_p2 = ($signed(tmp165_reg_3823) + $signed(tmp166_cast_fu_3227_p1));

assign tmp165_fu_2652_p2 = (cor_phaseClass2_V_4_int_reg + cor_phaseClass2_V_5_int_reg);

assign tmp166_cast_fu_3227_p1 = $signed(tmp166_reg_3828);

assign tmp166_fu_2668_p2 = ($signed(extLd6_cast_fu_2621_p1) + $signed(tmp167_cast_cast_fu_2664_p1));

assign tmp167_cast_cast_fu_2664_p1 = $signed(tmp167_fu_2658_p2);

assign tmp167_fu_2658_p2 = ($signed(extLd20_cast_fu_2637_p1) + $signed(extLd19_cast_fu_2629_p1));

assign tmp168_fu_2728_p2 = (cor_phaseClass1_V_13_int_reg + tmp169_fu_2722_p2);

assign tmp169_fu_2722_p2 = (cor_phaseClass1_V_9_int_reg + cor_phaseClass1_V_14_int_reg);

assign tmp16_fu_1063_p2 = ($signed(extLd29_fu_1041_p1) + $signed(cor_phaseClass14_V_6_int_reg));

assign tmp170_fu_3240_p2 = (tmp171_reg_3838 + tmp172_reg_3843);

assign tmp171_fu_2734_p2 = (cor_phaseClass1_V_7_int_reg + cor_phaseClass1_V_8_int_reg);

assign tmp172_fu_2740_p2 = ($signed(extLd16_fu_2718_p1) + $signed(cor_phaseClass1_V_6_int_reg));

assign tmp173_fu_2776_p2 = (tmp174_reg_3403 + tmp175_fu_2770_p2);

assign tmp174_fu_848_p2 = (cor_phaseClass1_V_15_int_reg + cor_phaseClass1_V_12_int_reg);

assign tmp175_fu_2770_p2 = (cor_phaseClass1_V_10_int_reg + cor_phaseClass1_V_11_int_reg);

assign tmp176_fu_3252_p2 = ($signed(tmp177_reg_3853) + $signed(tmp178_cast_fu_3249_p1));

assign tmp177_fu_2781_p2 = (cor_phaseClass1_V_4_int_reg + cor_phaseClass1_V_5_int_reg);

assign tmp178_cast_fu_3249_p1 = $signed(tmp178_reg_3858);

assign tmp178_fu_2797_p2 = ($signed(extLd4_cast_fu_2750_p1) + $signed(tmp179_cast_cast_fu_2793_p1));

assign tmp179_cast_cast_fu_2793_p1 = $signed(tmp179_fu_2787_p2);

assign tmp179_fu_2787_p2 = ($signed(extLd18_cast_fu_2766_p1) + $signed(extLd17_cast_fu_2758_p1));

assign tmp17_fu_1099_p2 = (tmp18_reg_3338 + tmp19_fu_1093_p2);

assign tmp180_fu_2857_p2 = (cor_phaseClass0_V_13_int_reg + tmp181_fu_2851_p2);

assign tmp181_fu_2851_p2 = (cor_phaseClass0_V_9_int_reg + cor_phaseClass0_V_14_int_reg);

assign tmp182_fu_3262_p2 = (tmp183_reg_3868 + tmp184_reg_3873);

assign tmp183_fu_2863_p2 = (cor_phaseClass0_V_7_int_reg + cor_phaseClass0_V_8_int_reg);

assign tmp184_fu_2869_p2 = ($signed(extLd_fu_2847_p1) + $signed(cor_phaseClass0_V_6_int_reg));

assign tmp185_fu_2905_p2 = (tmp186_reg_3408 + tmp187_fu_2899_p2);

assign tmp186_fu_862_p2 = (cor_phaseClass0_V_15_int_reg + cor_phaseClass0_V_12_int_reg);

assign tmp187_fu_2899_p2 = (cor_phaseClass0_V_10_int_reg + cor_phaseClass0_V_11_int_reg);

assign tmp188_fu_3274_p2 = ($signed(tmp189_reg_3883) + $signed(tmp190_cast_fu_3271_p1));

assign tmp189_fu_2910_p2 = (cor_phaseClass0_V_4_int_reg + cor_phaseClass0_V_5_int_reg);

assign tmp18_fu_666_p2 = (cor_phaseClass14_V_15_int_reg + cor_phaseClass14_V_12_int_reg);

assign tmp190_cast_fu_3271_p1 = $signed(tmp190_reg_3888);

assign tmp190_fu_2926_p2 = ($signed(extLd2_cast_fu_2879_p1) + $signed(tmp191_cast_cast_fu_2922_p1));

assign tmp191_cast_cast_fu_2922_p1 = $signed(tmp191_fu_2916_p2);

assign tmp191_fu_2916_p2 = ($signed(extLd_cast_fu_2895_p1) + $signed(extLd16_cast_fu_2887_p1));

assign tmp19_fu_1093_p2 = (cor_phaseClass14_V_10_int_reg + cor_phaseClass14_V_11_int_reg);

assign tmp1_fu_916_p2 = (cor_phaseClass15_V_9_int_reg + cor_phaseClass15_V_14_int_reg);

assign tmp20_fu_2966_p2 = ($signed(tmp21_reg_3463) + $signed(tmp22_cast_fu_2963_p1));

assign tmp21_fu_1104_p2 = (cor_phaseClass14_V_4_int_reg + cor_phaseClass14_V_5_int_reg);

assign tmp22_cast_fu_2963_p1 = $signed(tmp22_reg_3468);

assign tmp22_fu_1120_p2 = ($signed(extLd61_cast_fu_1073_p1) + $signed(tmp23_cast_cast_fu_1116_p1));

assign tmp23_cast_cast_fu_1116_p1 = $signed(tmp23_fu_1110_p2);

assign tmp23_fu_1110_p2 = ($signed(extLd44_cast_fu_1089_p1) + $signed(extLd43_cast_fu_1081_p1));

assign tmp24_fu_1180_p2 = (cor_phaseClass13_V_13_int_reg + tmp25_fu_1174_p2);

assign tmp25_fu_1174_p2 = (cor_phaseClass13_V_9_int_reg + cor_phaseClass13_V_14_int_reg);

assign tmp26_fu_2976_p2 = (tmp27_reg_3478 + tmp28_reg_3483);

assign tmp27_fu_1186_p2 = (cor_phaseClass13_V_7_int_reg + cor_phaseClass13_V_8_int_reg);

assign tmp28_fu_1192_p2 = ($signed(extLd28_fu_1170_p1) + $signed(cor_phaseClass13_V_6_int_reg));

assign tmp29_fu_1228_p2 = (tmp30_reg_3343 + tmp31_fu_1222_p2);

assign tmp2_fu_2932_p2 = (tmp3_reg_3418 + tmp4_reg_3423);

assign tmp30_fu_680_p2 = (cor_phaseClass13_V_15_int_reg + cor_phaseClass13_V_12_int_reg);

assign tmp31_fu_1222_p2 = (cor_phaseClass13_V_10_int_reg + cor_phaseClass13_V_11_int_reg);

assign tmp32_fu_2988_p2 = ($signed(tmp33_reg_3493) + $signed(tmp34_cast_fu_2985_p1));

assign tmp33_fu_1233_p2 = (cor_phaseClass13_V_4_int_reg + cor_phaseClass13_V_5_int_reg);

assign tmp34_cast_fu_2985_p1 = $signed(tmp34_reg_3498);

assign tmp34_fu_1249_p2 = ($signed(extLd59_cast_fu_1202_p1) + $signed(tmp35_cast_cast_fu_1245_p1));

assign tmp35_cast_cast_fu_1245_p1 = $signed(tmp35_fu_1239_p2);

assign tmp35_fu_1239_p2 = ($signed(extLd42_cast_fu_1218_p1) + $signed(extLd41_cast_fu_1210_p1));

assign tmp36_fu_1309_p2 = (cor_phaseClass12_V_13_int_reg + tmp37_fu_1303_p2);

assign tmp37_fu_1303_p2 = (cor_phaseClass12_V_9_int_reg + cor_phaseClass12_V_14_int_reg);

assign tmp38_fu_2998_p2 = (tmp39_reg_3508 + tmp40_reg_3513);

assign tmp39_fu_1315_p2 = (cor_phaseClass12_V_7_int_reg + cor_phaseClass12_V_8_int_reg);

assign tmp3_fu_928_p2 = (cor_phaseClass15_V_7_int_reg + cor_phaseClass15_V_8_int_reg);

assign tmp40_fu_1321_p2 = ($signed(extLd27_fu_1299_p1) + $signed(cor_phaseClass12_V_6_int_reg));

assign tmp41_fu_1357_p2 = (tmp42_reg_3348 + tmp43_fu_1351_p2);

assign tmp42_fu_694_p2 = (cor_phaseClass12_V_15_int_reg + cor_phaseClass12_V_12_int_reg);

assign tmp43_fu_1351_p2 = (cor_phaseClass12_V_10_int_reg + cor_phaseClass12_V_11_int_reg);

assign tmp44_fu_3010_p2 = ($signed(tmp45_reg_3523) + $signed(tmp46_cast_fu_3007_p1));

assign tmp45_fu_1362_p2 = (cor_phaseClass12_V_4_int_reg + cor_phaseClass12_V_5_int_reg);

assign tmp46_cast_fu_3007_p1 = $signed(tmp46_reg_3528);

assign tmp46_fu_1378_p2 = ($signed(extLd57_cast_fu_1331_p1) + $signed(tmp47_cast_cast_fu_1374_p1));

assign tmp47_cast_cast_fu_1374_p1 = $signed(tmp47_fu_1368_p2);

assign tmp47_fu_1368_p2 = ($signed(extLd40_cast_fu_1347_p1) + $signed(extLd39_cast_fu_1339_p1));

assign tmp48_fu_1438_p2 = (cor_phaseClass11_V_13_int_reg + tmp49_fu_1432_p2);

assign tmp49_fu_1432_p2 = (cor_phaseClass11_V_9_int_reg + cor_phaseClass11_V_14_int_reg);

assign tmp4_fu_934_p2 = ($signed(extLd30_fu_912_p1) + $signed(cor_phaseClass15_V_6_int_reg));

assign tmp50_fu_3020_p2 = (tmp51_reg_3538 + tmp52_reg_3543);

assign tmp51_fu_1444_p2 = (cor_phaseClass11_V_7_int_reg + cor_phaseClass11_V_8_int_reg);

assign tmp52_fu_1450_p2 = ($signed(extLd26_fu_1428_p1) + $signed(cor_phaseClass11_V_6_int_reg));

assign tmp53_fu_1486_p2 = (tmp54_reg_3353 + tmp55_fu_1480_p2);

assign tmp54_fu_708_p2 = (cor_phaseClass11_V_15_int_reg + cor_phaseClass11_V_12_int_reg);

assign tmp55_fu_1480_p2 = (cor_phaseClass11_V_10_int_reg + cor_phaseClass11_V_11_int_reg);

assign tmp56_fu_3032_p2 = ($signed(tmp57_reg_3553) + $signed(tmp58_cast_fu_3029_p1));

assign tmp57_fu_1491_p2 = (cor_phaseClass11_V_4_int_reg + cor_phaseClass11_V_5_int_reg);

assign tmp58_cast_fu_3029_p1 = $signed(tmp58_reg_3558);

assign tmp58_fu_1507_p2 = ($signed(extLd55_cast_fu_1460_p1) + $signed(tmp59_cast_cast_fu_1503_p1));

assign tmp59_cast_cast_fu_1503_p1 = $signed(tmp59_fu_1497_p2);

assign tmp59_fu_1497_p2 = ($signed(extLd38_cast_fu_1476_p1) + $signed(extLd37_cast_fu_1468_p1));

assign tmp5_fu_970_p2 = (tmp6_reg_3333 + tmp7_fu_964_p2);

assign tmp60_fu_1567_p2 = (cor_phaseClass10_V_13_int_reg + tmp61_fu_1561_p2);

assign tmp61_fu_1561_p2 = (cor_phaseClass10_V_9_int_reg + cor_phaseClass10_V_14_int_reg);

assign tmp62_fu_3042_p2 = (tmp63_reg_3568 + tmp64_reg_3573);

assign tmp63_fu_1573_p2 = (cor_phaseClass10_V_7_int_reg + cor_phaseClass10_V_8_int_reg);

assign tmp64_fu_1579_p2 = ($signed(extLd25_fu_1557_p1) + $signed(cor_phaseClass10_V_6_int_reg));

assign tmp65_fu_1615_p2 = (tmp66_reg_3358 + tmp67_fu_1609_p2);

assign tmp66_fu_722_p2 = (cor_phaseClass10_V_15_int_reg + cor_phaseClass10_V_12_int_reg);

assign tmp67_fu_1609_p2 = (cor_phaseClass10_V_10_int_reg + cor_phaseClass10_V_11_int_reg);

assign tmp68_fu_3054_p2 = ($signed(tmp69_reg_3583) + $signed(tmp70_cast_fu_3051_p1));

assign tmp69_fu_1620_p2 = (cor_phaseClass10_V_4_int_reg + cor_phaseClass10_V_5_int_reg);

assign tmp6_fu_652_p2 = (cor_phaseClass15_V_15_int_reg + cor_phaseClass15_V_12_int_reg);

assign tmp70_cast_fu_3051_p1 = $signed(tmp70_reg_3588);

assign tmp70_fu_1636_p2 = ($signed(extLd53_cast_fu_1589_p1) + $signed(tmp71_cast_cast_fu_1632_p1));

assign tmp71_cast_cast_fu_1632_p1 = $signed(tmp71_fu_1626_p2);

assign tmp71_fu_1626_p2 = ($signed(extLd36_cast_fu_1605_p1) + $signed(extLd35_cast_fu_1597_p1));

assign tmp72_fu_1696_p2 = (cor_phaseClass9_V_13_int_reg + tmp73_fu_1690_p2);

assign tmp73_fu_1690_p2 = (cor_phaseClass9_V_9_int_reg + cor_phaseClass9_V_14_int_reg);

assign tmp74_fu_3064_p2 = (tmp75_reg_3598 + tmp76_reg_3603);

assign tmp75_fu_1702_p2 = (cor_phaseClass9_V_7_int_reg + cor_phaseClass9_V_8_int_reg);

assign tmp76_fu_1708_p2 = ($signed(extLd24_fu_1686_p1) + $signed(cor_phaseClass9_V_6_int_reg));

assign tmp77_fu_1744_p2 = (tmp78_reg_3363 + tmp79_fu_1738_p2);

assign tmp78_fu_736_p2 = (cor_phaseClass9_V_15_int_reg + cor_phaseClass9_V_12_int_reg);

assign tmp79_fu_1738_p2 = (cor_phaseClass9_V_10_int_reg + cor_phaseClass9_V_11_int_reg);

assign tmp7_fu_964_p2 = (cor_phaseClass15_V_10_int_reg + cor_phaseClass15_V_11_int_reg);

assign tmp80_fu_3076_p2 = ($signed(tmp81_reg_3613) + $signed(tmp82_cast_fu_3073_p1));

assign tmp81_fu_1749_p2 = (cor_phaseClass9_V_4_int_reg + cor_phaseClass9_V_5_int_reg);

assign tmp82_cast_fu_3073_p1 = $signed(tmp82_reg_3618);

assign tmp82_fu_1765_p2 = ($signed(extLd51_cast_fu_1718_p1) + $signed(tmp83_cast_cast_fu_1761_p1));

assign tmp83_cast_cast_fu_1761_p1 = $signed(tmp83_fu_1755_p2);

assign tmp83_fu_1755_p2 = ($signed(extLd34_cast_fu_1734_p1) + $signed(extLd33_cast_fu_1726_p1));

assign tmp84_fu_1825_p2 = (cor_phaseClass8_V_13_int_reg + tmp85_fu_1819_p2);

assign tmp85_fu_1819_p2 = (cor_phaseClass8_V_9_int_reg + cor_phaseClass8_V_14_int_reg);

assign tmp86_fu_3086_p2 = (tmp87_reg_3628 + tmp88_reg_3633);

assign tmp87_fu_1831_p2 = (cor_phaseClass8_V_7_int_reg + cor_phaseClass8_V_8_int_reg);

assign tmp88_fu_1837_p2 = ($signed(extLd23_fu_1815_p1) + $signed(cor_phaseClass8_V_6_int_reg));

assign tmp89_fu_1873_p2 = (tmp90_reg_3368 + tmp91_fu_1867_p2);

assign tmp8_fu_2944_p2 = ($signed(tmp9_reg_3433) + $signed(tmp10_cast_fu_2941_p1));

assign tmp90_fu_750_p2 = (cor_phaseClass8_V_15_int_reg + cor_phaseClass8_V_12_int_reg);

assign tmp91_fu_1867_p2 = (cor_phaseClass8_V_10_int_reg + cor_phaseClass8_V_11_int_reg);

assign tmp92_fu_3098_p2 = ($signed(tmp93_reg_3643) + $signed(tmp94_cast_fu_3095_p1));

assign tmp93_fu_1878_p2 = (cor_phaseClass8_V_4_int_reg + cor_phaseClass8_V_5_int_reg);

assign tmp94_cast_fu_3095_p1 = $signed(tmp94_reg_3648);

assign tmp94_fu_1894_p2 = ($signed(extLd49_cast_fu_1847_p1) + $signed(tmp95_cast_cast_fu_1890_p1));

assign tmp95_cast_cast_fu_1890_p1 = $signed(tmp95_fu_1884_p2);

assign tmp95_fu_1884_p2 = ($signed(extLd32_cast_fu_1863_p1) + $signed(extLd31_cast_fu_1855_p1));

assign tmp96_fu_1954_p2 = (cor_phaseClass7_V_13_int_reg + tmp97_fu_1948_p2);

assign tmp97_fu_1948_p2 = (cor_phaseClass7_V_9_int_reg + cor_phaseClass7_V_14_int_reg);

assign tmp98_fu_3108_p2 = (tmp99_reg_3658 + tmp100_reg_3663);

assign tmp99_fu_1960_p2 = (cor_phaseClass7_V_7_int_reg + cor_phaseClass7_V_8_int_reg);

assign tmp9_fu_975_p2 = (cor_phaseClass15_V_4_int_reg + cor_phaseClass15_V_5_int_reg);

assign tmp_1_fu_3302_p3 = ((tmp_s_fu_3284_p2[0:0] === 1'b1) ? p_Val2_2_fu_3296_p2 : p_Val2_s_6_fu_3290_p2);

assign tmp_fu_922_p2 = (cor_phaseClass15_V_13_int_reg + tmp1_fu_916_p2);

assign tmp_s_fu_3284_p2 = (($signed(ap_phi_mux_p_Val2_1_phi_fu_607_p34) > $signed(ap_phi_mux_p_Val2_s_phi_fu_566_p34)) ? 1'b1 : 1'b0);

endmodule //correlator
