Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
Start time: 17:24:20 on Mar 20,2024
vlog -work work ./design/design.v ./design/tb.v -l vcompile.txt 
** Error: (vlog-13069) ./design/design.v(1): near "calling": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '(' or '#'.
** Error: ./design/design.v(1): (vlog-2163) Macro `CLA_1 is undefined.
** Error: ./design/design.v(1): (vlog-2163) Macro `which is undefined.
** Error: (vlog-13053) ./design/design.v(1): near "'v": Illegal base specifier in numeric constant.
** Error: ./design/design.v(1): (vlog-2163) Macro `CLA_16 is undefined.
** Warning: ./design/design.v(1): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: ..
** Warning: ./design/design.v(3): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: `.
** Error: ./design/design.v(3): (vlog-2163) Macro `verilog is undefined.
-- Compiling module tb
End time: 17:24:20 on Mar 20,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 2
