$date
	Sun Oct 23 01:18:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#518398
b1110 &
b1110 %
1$
b1110 !
1"
#518399
0"
#518402
b111 &
b111 %
#518406
b10110 &
b10110 %
#518410
b1011 &
b1011 %
#518414
b100010 &
b100010 %
#518418
b10001 &
b10001 %
#518422
b110100 &
b110100 %
#518426
b11010 &
b11010 %
#518430
b1101 &
b1101 %
#518434
b101000 &
b101000 %
#518438
b10100 &
b10100 %
#518442
b1010 &
b1010 %
#518446
b101 &
b101 %
#518450
b10000 &
b10000 %
#518454
b1000 &
b1000 %
#518458
b100 &
b100 %
#518462
b10 &
b10 %
#518466
b1 &
b1 %
1#
#518470
b0 &
0#
b0 %
0$
#1555721
b100 !
1"
#1555722
b100 &
b100 %
1$
#1555723
0"
#1555726
b10 &
b10 %
#1555730
b1 &
b1 %
1#
#1555734
b0 &
0#
b0 %
0$
#2500315
b10 !
1"
#2500318
b10 &
b10 %
1$
#2500319
0"
#2500322
b1 &
b1 %
1#
#2500326
b0 &
0#
b0 %
0$
#4500012
