#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Feb 22 17:19:58 2022
# Process ID: 19302
# Current directory: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1
# Command line: vivado -log hw_top_edu_bbt.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hw_top_edu_bbt.tcl -notrace
# Log file: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt.vdi
# Journal file: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hw_top_edu_bbt.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top hw_top_edu_bbt -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'u_clk_mmcm'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'u_system_wrapper/system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'u_system_wrapper/system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.dcp' for cell 'u_system_wrapper/system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.dcp' for cell 'u_system_wrapper/system_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.dcp' for cell 'u_system_wrapper/system_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'u_system_wrapper/system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'u_system_wrapper/system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.dcp' for cell 'u_system_wrapper/system_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'u_system_wrapper/system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_top/u_ila0'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2564.703 ; gain = 0.000 ; free physical = 339 ; free virtual = 3870
INFO: [Netlist 29-17] Analyzing 1517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_top/u_ila0 UUID: 3d5cea65-60ff-51b4-a1a8-6f336839968b 
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_2/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2924.590 ; gain = 303.984 ; free physical = 130 ; free virtual = 3345
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_mmcm/inst'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_mmcm/inst'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_mmcm/inst'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_top/u_ila0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_top/u_ila0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_top/u_ila0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_top/u_ila0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_4/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_4/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_3/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_3/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_2/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'u_system_wrapper/system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'u_system_wrapper/system_i/microblaze_0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_1/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_1/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'u_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'u_system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'u_system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'u_system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'u_system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'u_system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u_system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u_system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'u_system_wrapper/system_i/mdm_1/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'u_system_wrapper/system_i/mdm_1/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.srcs/constrs_1/imports/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.srcs/constrs_1/imports/constrs_1/imports/workspace2/arty_A7-35_TP_Final.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'hw_top_edu_bbt'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.gen/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.699 ; gain = 0.000 ; free physical = 221 ; free virtual = 3368
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 244 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 84 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3148.699 ; gain = 584.121 ; free physical = 221 ; free virtual = 3369
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3148.699 ; gain = 0.000 ; free physical = 209 ; free virtual = 3357

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 116e0437e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3148.699 ; gain = 0.000 ; free physical = 169 ; free virtual = 3326

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = b4a4cba07a562744.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3191.191 ; gain = 0.000 ; free physical = 609 ; free virtual = 3132
Phase 1 Generate And Synthesize Debug Cores | Checksum: e1b12cf1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 609 ; free virtual = 3132

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 260259ee6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 625 ; free virtual = 3154
INFO: [Opt 31-389] Phase Retarget created 221 cells and removed 333 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16be1cde0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 623 ; free virtual = 3152
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 44 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19bafd6fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 621 ; free virtual = 3151
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Sweep, 925 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net u_system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1aabe1050

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 621 ; free virtual = 3151
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1aabe1050

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 621 ; free virtual = 3151
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1aabe1050

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 621 ; free virtual = 3151
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             221  |             333  |                                             91  |
|  Constant propagation         |               6  |              44  |                                             50  |
|  Sweep                        |               0  |             125  |                                            925  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3191.191 ; gain = 0.000 ; free physical = 622 ; free virtual = 3150
Ending Logic Optimization Task | Checksum: 18d15d4ea

Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3191.191 ; gain = 42.492 ; free physical = 622 ; free virtual = 3150

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1cb1c5701

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 565 ; free virtual = 3116
Ending Power Optimization Task | Checksum: 1cb1c5701

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 289.844 ; free physical = 577 ; free virtual = 3129

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb1c5701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 577 ; free virtual = 3129

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 577 ; free virtual = 3129
Ending Netlist Obfuscation Task | Checksum: 19f21d1ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 577 ; free virtual = 3129
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 332.336 ; free physical = 577 ; free virtual = 3129
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 557 ; free virtual = 3113
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hw_top_edu_bbt_drc_opted.rpt -pb hw_top_edu_bbt_drc_opted.pb -rpx hw_top_edu_bbt_drc_opted.rpx
Command: report_drc -file hw_top_edu_bbt_drc_opted.rpt -pb hw_top_edu_bbt_drc_opted.pb -rpx hw_top_edu_bbt_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top/u_rx_fifo/u_rx_fifo/dpr/ram_reg has an input control pin u_top/u_rx_fifo/u_rx_fifo/dpr/ram_reg/ENBWREN (net: u_top/u_rx_fifo/u_rx_fifo/dpr/Re) which is driven by a register (u_top/u_uart/u_uart/tx_busy_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 452 ; free virtual = 3036
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13682f79e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 452 ; free virtual = 3036
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 452 ; free virtual = 3036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15b246082

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 472 ; free virtual = 3065

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a3899407

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 466 ; free virtual = 3064

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a3899407

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 466 ; free virtual = 3064
Phase 1 Placer Initialization | Checksum: 2a3899407

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 467 ; free virtual = 3065

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2996db29e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 447 ; free virtual = 3057

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20993f46a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 447 ; free virtual = 3057

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25566a636

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 447 ; free virtual = 3058

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 507 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 3, total 7, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 223 nets or LUTs. Breaked 7 LUTs, combined 216 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 424 ; free virtual = 3040

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |            216  |                   223  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |            216  |                   223  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 135b3cadd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 425 ; free virtual = 3042
Phase 2.4 Global Placement Core | Checksum: 1bf374801

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 424 ; free virtual = 3041
Phase 2 Global Placement | Checksum: 1bf374801

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 430 ; free virtual = 3045

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f1c8859f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 428 ; free virtual = 3043

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1944cf03b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 424 ; free virtual = 3040

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15441e680

Time (s): cpu = 00:01:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 424 ; free virtual = 3040

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249c90530

Time (s): cpu = 00:01:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 424 ; free virtual = 3040

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d7da554a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 420 ; free virtual = 3036

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dbd19dc8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 414 ; free virtual = 3031

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ba0ddbe0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 414 ; free virtual = 3032

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13003ff8b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 414 ; free virtual = 3032

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1be59f267

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 3017
Phase 3 Detail Placement | Checksum: 1be59f267

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 3018

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1910e5ef3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.636 | TNS=-261.454 |
Phase 1 Physical Synthesis Initialization | Checksum: 13e52c0da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 393 ; free virtual = 3011
INFO: [Place 46-33] Processed net u_top/srst_s, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12ac5faad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3012
Phase 4.1.1.1 BUFG Insertion | Checksum: 1910e5ef3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3012

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.616. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 180f95377

Time (s): cpu = 00:01:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012

Time (s): cpu = 00:01:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012
Phase 4.1 Post Commit Optimization | Checksum: 180f95377

Time (s): cpu = 00:01:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180f95377

Time (s): cpu = 00:01:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 180f95377

Time (s): cpu = 00:01:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012
Phase 4.3 Placer Reporting | Checksum: 180f95377

Time (s): cpu = 00:01:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 389 ; free virtual = 3012

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3013

Time (s): cpu = 00:01:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3013
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0d7c9c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3013
Ending Placer Task | Checksum: b34294e6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 390 ; free virtual = 3013
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 407 ; free virtual = 3030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 363 ; free virtual = 3012
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hw_top_edu_bbt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 388 ; free virtual = 3018
INFO: [runtcl-4] Executing : report_utilization -file hw_top_edu_bbt_utilization_placed.rpt -pb hw_top_edu_bbt_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hw_top_edu_bbt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 394 ; free virtual = 3025
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 13.38s |  WALL: 2.68s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 359 ; free virtual = 2995

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-231.466 |
Phase 1 Physical Synthesis Initialization | Checksum: 1936a3d1e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 357 ; free virtual = 2992
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-231.466 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1936a3d1e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 357 ; free virtual = 2991

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-231.466 |
INFO: [Physopt 32-702] Processed net u_top/u_tx_fifo/u_rx_fifo/Empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_mmcm/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_top/u_tx_fifo/u_rx_fifo/empty_loc_i_3_n_0.  Did not re-place instance u_top/u_tx_fifo/u_rx_fifo/empty_loc_i_3
INFO: [Physopt 32-572] Net u_top/u_tx_fifo/u_rx_fifo/empty_loc_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_top/u_tx_fifo/u_rx_fifo/empty_loc_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-231.216 |
INFO: [Physopt 32-702] Processed net u_top/u_channel/os_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/noise_s[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15].  Did not re-place instance u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
INFO: [Physopt 32-572] Net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/os_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_mmcm/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/noise_s[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15].  Did not re-place instance u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
INFO: [Physopt 32-702] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-231.216 |
Phase 3 Critical Path Optimization | Checksum: 1936a3d1e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 358 ; free virtual = 2996

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-231.216 |
INFO: [Physopt 32-702] Processed net u_top/u_channel/os_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_mmcm/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/noise_s[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15].  Did not re-place instance u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
INFO: [Physopt 32-572] Net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/os_data_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_mmcm/inst/clk_out2_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/adder_s[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top/u_channel/noise_s[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15].  Did not re-place instance u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
INFO: [Physopt 32-702] Processed net u_system_wrapper/system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-231.216 |
Phase 4 Critical Path Optimization | Checksum: 1936a3d1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 358 ; free virtual = 2995
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 358 ; free virtual = 2995
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.602 | TNS=-231.216 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.014  |          0.250  |            0  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.014  |          0.250  |            0  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 358 ; free virtual = 2995
Ending Physical Synthesis Task | Checksum: 2440023da

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 358 ; free virtual = 2995
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 364 ; free virtual = 3002
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 327 ; free virtual = 2987
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: eabad661 ConstDB: 0 ShapeSum: f0a67349 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3ca6e85d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 238 ; free virtual = 2889
Post Restoration Checksum: NetGraph: a7c3444 NumContArr: 322ab419 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3ca6e85d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 237 ; free virtual = 2890

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3ca6e85d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 201 ; free virtual = 2856

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3ca6e85d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 201 ; free virtual = 2856
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1355c3062

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 180 ; free virtual = 2839
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.542 | TNS=-219.291| WHS=-0.356 | THS=-183.077|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 141c2b02b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 178 ; free virtual = 2835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.542 | TNS=-219.110| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11b05473d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 176 ; free virtual = 2834
Phase 2 Router Initialization | Checksum: 1bf0ab291

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 176 ; free virtual = 2834

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15929
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15928
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bf0ab291

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 174 ; free virtual = 2832
Phase 3 Initial Routing | Checksum: 15c30c322

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 174 ; free virtual = 2834
INFO: [Route 35-580] Design has 32 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out2_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                              u_top/u_modem/u_dem/u_dem_cu/FSM_sequential_state_s_reg[0]/D|
|       clk_out2_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                              u_top/u_modem/u_dem/u_dem_cu/FSM_sequential_state_s_reg[2]/D|
|       clk_out2_clk_wiz_0 |       clk_out1_clk_wiz_0 |u_top/u_ila0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
|       clk_out2_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                              u_top/u_modem/u_dem/u_dem_cu/FSM_sequential_state_s_reg[1]/D|
|       clk_out2_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                           u_top/u_ila0/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 868
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-282.528| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 202ea3184

Time (s): cpu = 00:01:05 ; elapsed = 00:00:29 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 167 ; free virtual = 2827

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.039 | TNS=-272.335| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11721a78d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 158 ; free virtual = 2828
Phase 4 Rip-up And Reroute | Checksum: 11721a78d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 158 ; free virtual = 2828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 188760c0f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 154 ; free virtual = 2824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-282.528| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1350883bb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 152 ; free virtual = 2822

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1350883bb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 152 ; free virtual = 2822
Phase 5 Delay and Skew Optimization | Checksum: 1350883bb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 152 ; free virtual = 2822

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cadd7255

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 151 ; free virtual = 2820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-282.399| WHS=-0.002 | THS=-0.002 |

Phase 6.1 Hold Fix Iter | Checksum: 16ed0e0f8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 149 ; free virtual = 2819
Phase 6 Post Hold Fix | Checksum: a49826eb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 149 ; free virtual = 2819

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.14 %
  Global Horizontal Routing Utilization  = 4.97137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10d8886ac

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 150 ; free virtual = 2819

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10d8886ac

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.035 ; gain = 0.000 ; free physical = 149 ; free virtual = 2818

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1682a1e04

Time (s): cpu = 00:01:15 ; elapsed = 00:00:33 . Memory (MB): peak = 3488.527 ; gain = 7.492 ; free physical = 150 ; free virtual = 2820

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1abb3d8f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3488.527 ; gain = 7.492 ; free physical = 150 ; free virtual = 2819
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.884 | TNS=-282.399| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1abb3d8f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3488.527 ; gain = 7.492 ; free physical = 150 ; free virtual = 2819
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3488.527 ; gain = 7.492 ; free physical = 192 ; free virtual = 2862

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3488.527 ; gain = 7.492 ; free physical = 190 ; free virtual = 2861
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3488.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2846
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3488.527 ; gain = 0.000 ; free physical = 173 ; free virtual = 2854
INFO: [runtcl-4] Executing : report_drc -file hw_top_edu_bbt_drc_routed.rpt -pb hw_top_edu_bbt_drc_routed.pb -rpx hw_top_edu_bbt_drc_routed.rpx
Command: report_drc -file hw_top_edu_bbt_drc_routed.rpt -pb hw_top_edu_bbt_drc_routed.pb -rpx hw_top_edu_bbt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hw_top_edu_bbt_methodology_drc_routed.rpt -pb hw_top_edu_bbt_methodology_drc_routed.pb -rpx hw_top_edu_bbt_methodology_drc_routed.rpx
Command: report_methodology -file hw_top_edu_bbt_methodology_drc_routed.rpt -pb hw_top_edu_bbt_methodology_drc_routed.pb -rpx hw_top_edu_bbt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace2/TP_FINAL_Micro_ver8/TP_FINAL_Micro_ver8.runs/impl_1/hw_top_edu_bbt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hw_top_edu_bbt_power_routed.rpt -pb hw_top_edu_bbt_power_summary_routed.pb -rpx hw_top_edu_bbt_power_routed.rpx
Command: report_power -file hw_top_edu_bbt_power_routed.rpt -pb hw_top_edu_bbt_power_summary_routed.pb -rpx hw_top_edu_bbt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
195 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hw_top_edu_bbt_route_status.rpt -pb hw_top_edu_bbt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_top_edu_bbt_timing_summary_routed.rpt -pb hw_top_edu_bbt_timing_summary_routed.pb -rpx hw_top_edu_bbt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hw_top_edu_bbt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hw_top_edu_bbt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hw_top_edu_bbt_bus_skew_routed.rpt -pb hw_top_edu_bbt_bus_skew_routed.pb -rpx hw_top_edu_bbt_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 17:23:15 2022...
