<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\synthesis\synlog\Top_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>247.8 MHz</data>
<data>4.409</data>
</row>
<row>
<data>Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>1691.2 MHz</data>
<data>9.409</data>
</row>
<row>
<data>Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>123.5 MHz</data>
<data>1.623</data>
</row>
<row>
<data>Top|H1_CLKWR</data>
<data>100.0 MHz</data>
<data>250.7 MHz</data>
<data>6.011</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>1984.9 MHz</data>
<data>9.496</data>
</row>
</report_table>
