Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 17:55:43 2020
| Host         : CAE-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ctr_top_control_sets_placed.rpt
| Design       : ctr_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------+------------------------------------+------------------+----------------+
|        Clock Signal       |    Enable Signal   |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+--------------------+------------------------------------+------------------+----------------+
|  CNT_1_SET/CLK            |                    |                                    |                1 |              1 |
|  CNT_2_SET/shift_reg_0    |                    |                                    |                1 |              1 |
|  DIV_CNTR_SET/clk         |                    |                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG      |                    |                                    |                2 |              2 |
|  CNT_1_SET/CLK            | STATE_SET/S2_reg_0 | STATE_SET/AR[0]                    |                1 |              4 |
|  CNT_2_SET/shift_reg_0    | STATE_SET/S2_reg_0 | STATE_SET/AR[0]                    |                1 |              4 |
|  CNT_3_SET/shift_reg_0    | STATE_SET/S2_reg_0 | STATE_SET/AR[0]                    |                1 |              4 |
|  DIV_CLK_SET/Clk_out_disp |                    | MUX_SET/cntr_out[3]_i_1_n_0        |                2 |              4 |
|  DIV_CNTR_SET/clk         | STATE_SET/S2_reg_0 | STATE_SET/AR[0]                    |                2 |              4 |
|  DIV_CLK_SET/Clk_out_disp |                    |                                    |                5 |             23 |
|  CLK100MHZ_IBUF_BUFG      |                    | DIV_CLK_SET/clear                  |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG      |                    | DIV_CNTR_SET/clk_ctr[0]_i_1__0_n_0 |                7 |             28 |
+---------------------------+--------------------+------------------------------------+------------------+----------------+


