{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637974492421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637974492422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 21:54:52 2021 " "Processing started: Fri Nov 26 21:54:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637974492422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974492422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_final -c MIPS_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_final -c MIPS_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974492422 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1637974492712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinallui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinallui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalLui-comportamento " "Found design unit 1: estendeSinalLui-comportamento" {  } { { "estendeSinalLui.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/estendeSinalLui.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499613 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalLui " "Found entity 1: estendeSinalLui" {  } { { "estendeSinalLui.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/estendeSinalLui.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_final-arch_name " "Found design unit 1: MIPS_final-arch_name" {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499615 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_final " "Found entity 1: MIPS_final" {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499617 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499618 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499619 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499620 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499621 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico3x1-comportamento " "Found design unit 1: muxGenerico3x1-comportamento" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499622 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico3x1 " "Found entity 1: muxGenerico3x1" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499623 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/estendeSinalGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499623 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499624 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenericorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenericorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenericoROM-comportamento " "Found design unit 1: deslocadorGenericoROM-comportamento" {  } { { "deslocadorGenericoROM.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/deslocadorGenericoROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499625 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenericoROM " "Found entity 1: deslocadorGenericoROM" {  } { { "deslocadorGenericoROM.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/deslocadorGenericoROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499626 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499627 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499628 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499629 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499629 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico_ula-comportamento " "Found design unit 1: somadorGenerico_ula-comportamento" {  } { { "somadorGenerico_ula.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadorGenerico_ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499630 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico_ula " "Found entity 1: somadorGenerico_ula" {  } { { "somadorGenerico_ula.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/somadorGenerico_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA30-arch_name " "Found design unit 1: ULA30-arch_name" {  } { { "ULA30.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA30.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA30 " "Found entity 1: ULA30" {  } { { "ULA30.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA31-arch_name " "Found design unit 1: ULA31-arch_name" {  } { { "ULA31.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA31.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA31 " "Found entity 1: ULA31" {  } { { "ULA31.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA31.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_completa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_completa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_completa-componente " "Found design unit 1: ULA_completa-componente" {  } { { "ULA_completa.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA_completa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_completa " "Found entity 1: ULA_completa" {  } { { "ULA_completa.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/ULA_completa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499634 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIDADE_CONTROLE_ULA-comportamento " "Found design unit 1: UNIDADE_CONTROLE_ULA-comportamento" {  } { { "UNIDADE_CONTROLE_ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/UNIDADE_CONTROLE_ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499635 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNIDADE_CONTROLE_ULA " "Found entity 1: UNIDADE_CONTROLE_ULA" {  } { { "UNIDADE_CONTROLE_ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/UNIDADE_CONTROLE_ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_vector-comportamento " "Found design unit 1: muxGenerico4x1_vector-comportamento" {  } { { "muxGenerico4x1_vector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico4x1_vector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499635 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_vector " "Found entity 1: muxGenerico4x1_vector" {  } { { "muxGenerico4x1_vector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/muxGenerico4x1_vector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637974499635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_final " "Elaborating entity \"MIPS_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637974499658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_final.vhd(20) " "VHDL Signal Declaration warning at MIPS_final.vhd(20): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637974499658 "|MIPS_final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET MIPS_final.vhd(40) " "VHDL Signal Declaration warning at MIPS_final.vhd(40): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637974499659 "|MIPS_final"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "14 13 MIPS_final.vhd(277) " "VHDL expression error at MIPS_final.vhd(277): expression has 14 elements, but must have 13 elements" {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 277 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1637974499671 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "13 14 MIPS_final.vhd(277) " "VHDL expression error at MIPS_final.vhd(277): expression has 13 elements, but must have 14 elements" {  } { { "MIPS_final.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/c_projeto/MIPS_final_restored/MIPS_final.vhd" 277 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1637974499671 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637974499673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637974499793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 26 21:54:59 2021 " "Processing ended: Fri Nov 26 21:54:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637974499793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637974499793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637974499793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637974499793 ""}
