

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_3'
================================================================
* Date:           Fri Jun  5 20:52:00 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     2769|     3023| 8.307 us | 9.069 us |  1914|  2168| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+
        |karastuba_mul_MUL_st_U0  |karastuba_mul_MUL_st  |     1913|     2167| 5.739 us | 6.501 us |  1913|  2167|   none  |
        |karastuba_mul_ADD_SU_U0  |karastuba_mul_ADD_SU  |      855|      855| 2.565 us | 2.565 us |   855|   855|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      30|    -|
|FIFO             |        0|      -|       15|     132|    -|
|Instance         |      356|    117|    99523|  106618|    0|
|Memory           |       10|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|      54|    -|
|Register         |        -|      -|        6|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      366|    117|    99544|  106834|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       10|     15|        9|      19|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |karastuba_mul_ADD_SU_U0  |karastuba_mul_ADD_SU  |        6|      0|   1618|    1956|    0|
    |karastuba_mul_MUL_st_U0  |karastuba_mul_MUL_st  |      350|    117|  97905|  104662|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |Total                    |                      |      356|    117|  99523|  106618|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |z0_digits_data_V_U      |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |z2_digits_data_V_U      |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |cross_mul_digits_dat_U  |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |inter_lhs_digits_dat_U  |karastuba_mul_tembck  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |inter_rhs_digits_dat_U  |karastuba_mul_tembck  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|     8|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+---+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |cross_mul_tmp_bits_U  |        0|  5|   0|    -|     2|   32|       64|
    |z0_tmp_bits_U         |        0|  5|   0|    -|     2|   32|       64|
    |z2_tmp_bits_U         |        0|  5|   0|    -|     2|   32|       64|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |Total                 |        0| 15|   0|    0|     6|   96|      192|
    +----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_cross_mul_digits_dat        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_cross_mul_tmp_bits          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z0_digits_data_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z0_tmp_bits                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z2_digits_data_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z2_tmp_bits                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |karastuba_mul_ADD_SU_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |karastuba_mul_MUL_st_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cross_mul_digits_dat  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cross_mul_tmp_bits    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z0_digits_data_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z0_tmp_bits           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z2_digits_data_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z2_tmp_bits           |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  30|          15|          15|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_cross_mul_digits_dat  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cross_mul_tmp_bits    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z0_digits_data_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z0_tmp_bits           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z2_digits_data_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z2_tmp_bits           |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  54|         12|    6|         12|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_cross_mul_digits_dat  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cross_mul_tmp_bits    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z0_digits_data_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z0_tmp_bits           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z2_digits_data_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z2_tmp_bits           |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_empty_n   |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_read      | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|rhs_digits_data_V_empty_n   |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|rhs_digits_data_V_read      | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|res_digits_data_V_full_n    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|res_digits_data_V_write     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_address0  | out |    6|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_d0        | out |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_we0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_address1  | out |    6|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce1       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_d1        | out |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q1        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_we1       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_digits_data_V_address0  | out |    6|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_d0        | out |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_we0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_address1  | out |    6|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce1       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_d1        | out |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q1        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_we1       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|res_digits_data_V_address0  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d0        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q0        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_address1  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d1        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q1        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
+----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "%z0_digits_data_V = alloca [64 x i64], align 8" [multest.cc:385]   --->   Operation 5 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "%z2_digits_data_V = alloca [64 x i64], align 8" [multest.cc:386]   --->   Operation 6 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "%cross_mul_digits_dat = alloca [64 x i64], align 8" [multest.cc:387]   --->   Operation 7 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "%inter_lhs_digits_dat = alloca [64 x i64], align 8" [multest.cc:388]   --->   Operation 8 'alloca' 'inter_lhs_digits_dat' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "%inter_rhs_digits_dat = alloca [64 x i64], align 8" [multest.cc:389]   --->   Operation 9 'alloca' 'inter_rhs_digits_dat' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @karastuba_mul_MUL_st([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [64 x i64]* %z0_digits_data_V, [64 x i64]* %z2_digits_data_V, [64 x i64]* %cross_mul_digits_dat, [64 x i64]* %inter_lhs_digits_dat, [64 x i64]* %inter_rhs_digits_dat)" [multest.cc:390]   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @karastuba_mul_MUL_st([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [64 x i64]* %z0_digits_data_V, [64 x i64]* %z2_digits_data_V, [64 x i64]* %cross_mul_digits_dat, [64 x i64]* %inter_lhs_digits_dat, [64 x i64]* %inter_rhs_digits_dat)" [multest.cc:390]   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%z0_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 0" [multest.cc:390]   --->   Operation 12 'extractvalue' 'z0_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%z2_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 1" [multest.cc:390]   --->   Operation 13 'extractvalue' 'z2_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cross_mul_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 2" [multest.cc:390]   --->   Operation 14 'extractvalue' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_ADD_SU(i32 %z0_tmp_bits, [64 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [64 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [64 x i64]* %cross_mul_digits_dat, [128 x i64]* %res_digits_data_V)" [multest.cc:391]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:382]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_ADD_SU(i32 %z0_tmp_bits, [64 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [64 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [64 x i64]* %cross_mul_digits_dat, [128 x i64]* %res_digits_data_V)" [multest.cc:391]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [multest.cc:394]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z0_digits_data_V           (alloca              ) [ 00111]
z2_digits_data_V           (alloca              ) [ 00111]
cross_mul_digits_dat       (alloca              ) [ 00111]
inter_lhs_digits_dat       (alloca              ) [ 00100]
inter_rhs_digits_dat       (alloca              ) [ 00100]
call_ret                   (call                ) [ 00000]
z0_tmp_bits                (extractvalue        ) [ 00011]
z2_tmp_bits                (extractvalue        ) [ 00011]
cross_mul_tmp_bits         (extractvalue        ) [ 00011]
specdataflowpipeline_ln382 (specdataflowpipeline) [ 00000]
call_ln391                 (call                ) [ 00000]
ret_ln394                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_MUL_st"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_ADD_SU"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="z0_digits_data_V_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="z2_digits_data_V_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="cross_mul_digits_dat_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_mul_digits_dat/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="inter_lhs_digits_dat_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inter_lhs_digits_dat/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="inter_rhs_digits_dat_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inter_rhs_digits_dat/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_karastuba_mul_MUL_st_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="96" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="0" index="2" bw="64" slack="0"/>
<pin id="44" dir="0" index="3" bw="64" slack="0"/>
<pin id="45" dir="0" index="4" bw="64" slack="0"/>
<pin id="46" dir="0" index="5" bw="64" slack="0"/>
<pin id="47" dir="0" index="6" bw="64" slack="0"/>
<pin id="48" dir="0" index="7" bw="64" slack="0"/>
<pin id="49" dir="1" index="8" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_karastuba_mul_ADD_SU_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="62" dir="0" index="3" bw="32" slack="1"/>
<pin id="63" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="32" slack="1"/>
<pin id="65" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="7" bw="64" slack="0"/>
<pin id="67" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln391/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="z0_tmp_bits_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="96" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z0_tmp_bits/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="z2_tmp_bits_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="96" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z2_tmp_bits/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cross_mul_tmp_bits_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="96" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cross_mul_tmp_bits/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="z0_tmp_bits_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z0_tmp_bits "/>
</bind>
</comp>

<comp id="87" class="1005" name="z2_tmp_bits_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z2_tmp_bits "/>
</bind>
</comp>

<comp id="92" class="1005" name="cross_mul_tmp_bits_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_tmp_bits "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="20" pin="1"/><net_sink comp="40" pin=3"/></net>

<net id="54"><net_src comp="24" pin="1"/><net_sink comp="40" pin=4"/></net>

<net id="55"><net_src comp="28" pin="1"/><net_sink comp="40" pin=5"/></net>

<net id="56"><net_src comp="32" pin="1"/><net_sink comp="40" pin=6"/></net>

<net id="57"><net_src comp="36" pin="1"/><net_sink comp="40" pin=7"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="73"><net_src comp="40" pin="8"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="40" pin="8"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="40" pin="8"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="70" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="90"><net_src comp="74" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="95"><net_src comp="78" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="58" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_digits_data_V | {3 4 }
 - Input state : 
	Port: karastuba_mul_templa.3 : lhs_digits_data_V | {1 2 }
	Port: karastuba_mul_templa.3 : rhs_digits_data_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		z0_tmp_bits : 1
		z2_tmp_bits : 1
		cross_mul_tmp_bits : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_karastuba_mul_MUL_st_fu_40 |   350   |   117   | 813.394 |  116876 |  77346  |    0    |
|          | grp_karastuba_mul_ADD_SU_fu_58 |    6    |    0    | 16.5714 |   1859  |   1655  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        z0_tmp_bits_fu_70       |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|        z2_tmp_bits_fu_74       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    cross_mul_tmp_bits_fu_78    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |   356   |   117   | 829.965 |  118735 |  79001  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|cross_mul_digits_dat|    2   |    0   |    0   |    0   |
|inter_lhs_digits_dat|    2   |    0   |    0   |    0   |
|inter_rhs_digits_dat|    2   |    0   |    0   |    0   |
|  z0_digits_data_V  |    2   |    0   |    0   |    0   |
|  z2_digits_data_V  |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   10   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|cross_mul_tmp_bits_reg_92|   32   |
|    z0_tmp_bits_reg_82   |   32   |
|    z2_tmp_bits_reg_87   |   32   |
+-------------------------+--------+
|          Total          |   96   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   356  |   117  |   829  | 118735 |  79001 |    0   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   366  |   117  |   829  | 118831 |  79001 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
