# Unit-4: Memory Organization

---

## 1. Memory Hierarchy

### Concept
- **Speed vs Cost vs Capacity** tradeoff
- Frequently used data in faster memory
- Less used data in slower, cheaper memory

### Memory Hierarchy Diagram

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   Registers   â”‚  â† Fastest, Smallest, Most Expensive
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜     (~1 ns, ~1 KB)
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Cache (L1)   â”‚     (~2-5 ns, ~64 KB)
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Cache (L2)   â”‚     (~10 ns, ~256 KB)
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Cache (L3)   â”‚     (~20 ns, ~8 MB)
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Main Memory  â”‚     (~100 ns, ~8-32 GB)
        â”‚     (RAM)     â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   Secondary   â”‚     (~5 ms, ~1 TB+)
        â”‚    Storage    â”‚
        â”‚   (SSD/HDD)   â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   Tertiary    â”‚  â† Slowest, Largest, Cheapest
        â”‚    Storage    â”‚     (~seconds, unlimited)
        â”‚   (Tape/Cloud)â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Hierarchy Characteristics

| Level | Access Time | Capacity | Cost/Byte |
|-------|-------------|----------|-----------|
| Registers | 1 ns | 1 KB | Highest |
| L1 Cache | 2-5 ns | 64 KB | Very High |
| L2 Cache | 10 ns | 256 KB | High |
| L3 Cache | 20 ns | 8 MB | Medium |
| Main Memory | 100 ns | 8-32 GB | Low |
| SSD | 0.1 ms | 500 GB - 2 TB | Very Low |
| HDD | 5 ms | 1-10 TB | Lowest |

---

## 2. Semiconductor RAM Memories

### 2.1 Types of RAM

```
              RAM
               â”‚
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
       â”‚               â”‚
     SRAM            DRAM
  (Static RAM)   (Dynamic RAM)
       â”‚               â”‚
   Fast, Expensive  Slow, Cheap
   Cache Memory    Main Memory
```

### 2.2 SRAM (Static RAM)

**Structure**: Flip-flops (6 transistors per bit)

```
Memory Cell (1 bit):
     VDD
      â”‚
  â”Œâ”€â”€â”€â”´â”€â”€â”€â”
  â”‚ Flip- â”‚
  â”‚  Flop â”‚
  â””â”€â”€â”€â”¬â”€â”€â”€â”˜
      â”‚
   Word Line â”€â”€â”¤
      â”‚
   Bit Line â”€â”€â”€â”´â”€â”€â”€ Data
```

**Characteristics:**
- **Fast** (1-10 ns)
- **Expensive** (~$10/GB)
- **No refresh** needed
- **Low density** (6T per bit)
- **Power hungry**
- **Used in**: Cache memory

### 2.3 DRAM (Dynamic RAM)

**Structure**: Capacitor + Transistor (1T1C)

```
Memory Cell (1 bit):
   Word Line â”€â”€â”€â”¤â”œâ”€â”€â”€ Transistor
                 â”‚
                â•â•ªâ•  Capacitor
                 â”‚
                GND

Capacitor stores charge:
  Charged = 1
  Discharged = 0
```

**Characteristics:**
- **Slower** (50-70 ns)
- **Cheap** (~$1/GB)
- **Needs refresh** (every 64 ms)
- **High density** (1T per bit)
- **Low power**
- **Used in**: Main memory

### SRAM vs DRAM

| Feature | SRAM | DRAM |
|---------|------|------|
| **Structure** | 6 Transistors | 1T + 1C |
| **Speed** | Fast (1-10 ns) | Slow (50-70 ns) |
| **Cost** | Expensive | Cheap |
| **Density** | Low | High |
| **Refresh** | No | Yes (every 64ms) |
| **Power** | High | Low |
| **Volatility** | Volatile | Volatile |
| **Usage** | Cache | Main Memory |

---

## 3. Memory Organization

### 3.1 Memory Cell Array

```
    Bit Lines (Data)
    B0   B1   B2   B3
     â”‚    â”‚    â”‚    â”‚
W0 â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€  4Ã—4 Memory Array
     â”‚    â”‚    â”‚    â”‚
W1 â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€  Each intersection:
     â”‚    â”‚    â”‚    â”‚    Memory Cell
W2 â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€
     â”‚    â”‚    â”‚    â”‚
W3 â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€

Word Lines (Address)
```

### 3.2 2D Memory Organization

**Structure**: Organized in rows and columns

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          2D Memory (n Ã— m)              â”‚
â”‚                                         â”‚
â”‚  Address â”€â”€â–º Row Decoder                â”‚
â”‚    (k bits)       â”‚                     â”‚
â”‚              â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”                â”‚
â”‚              â”‚  Word   â”‚                â”‚
â”‚              â”‚  Lines  â”‚                â”‚
â”‚              â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                â”‚
â”‚                   â”‚                     â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚         â”‚   Memory Array    â”‚           â”‚
â”‚         â”‚    (n Ã— m bits)   â”‚           â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                   â”‚                     â”‚
â”‚              â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”                â”‚
â”‚              â”‚  Sense  â”‚                â”‚
â”‚              â”‚  Amps   â”‚                â”‚
â”‚              â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                â”‚
â”‚                   â”‚                     â”‚
â”‚         Data â—„â”€â”€â”€â”€â”´â”€â”€â”€â”€                 â”‚
â”‚        (m bits)                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: 1K Ã— 8 memory
  - 1024 words
  - 8 bits per word
  - 10-bit address (2^10 = 1024)
```

**Example: 1K Ã— 8 Memory**

```
Address Space: 2^10 = 1024 locations
Word Size: 8 bits

Address Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   10-bit Address   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Organization:
- 1024 rows (words)
- 8 columns (bits per word)
- Total: 1024 Ã— 8 = 8192 bits
```

### 3.3 2Â½D Memory Organization

**Concept**: Multiple 2D arrays (banks)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        2Â½D Memory Organization           â”‚
â”‚                                          â”‚
â”‚  Address                                 â”‚
â”‚  (14 bits)                               â”‚
â”‚     â”‚                                    â”‚
â”‚     â”œâ”€â”€â–º Bank Select (2 bits) â”€â”€â”       â”‚
â”‚     â”‚                            â”‚       â”‚
â”‚     â””â”€â”€â–º Row Address (12 bits) â”€â”€â”¼â”€â”€â”   â”‚
â”‚                                  â”‚  â”‚   â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â–¼â”€â”€â–¼â”€â”€â”€â”â”‚
â”‚    â”‚ Bank 0 â”‚  â”‚ Bank 1 â”‚  â”‚ Bank ... â”‚â”‚
â”‚    â”‚ 4KÃ—8   â”‚  â”‚ 4KÃ—8   â”‚  â”‚  4KÃ—8    â”‚â”‚
â”‚    â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜â”‚
â”‚        â”‚           â”‚             â”‚      â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                    â”‚                    â”‚
â”‚                 Data Out                â”‚
â”‚                  (8 bits)               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: 16K Ã— 8 memory using 4 banks
  - 4 banks of 4K Ã— 8 each
  - 2 bits: Bank select
  - 12 bits: Row address within bank
  - Total: 14-bit address
```

**Advantages:**
- **Parallel access** to different banks
- **Higher throughput**
- **Reduced access conflicts**

---

## 4. ROM (Read-Only Memory)

### Types of ROM

```
               ROM
                â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚           â”‚           â”‚
  Mask ROM    PROM        EPROM
  (Factory)  (One-time)  (UV erasable)
                              â”‚
                           EEPROM
                        (Electrically
                         erasable)
                              â”‚
                          Flash Memory
```

### 4.1 ROM Types

| Type | Programmable | Erasable | Erase Method | Uses |
|------|--------------|----------|--------------|------|
| **Mask ROM** | No (factory) | No | - | Firmware |
| **PROM** | Once | No | - | Low volume |
| **EPROM** | Multiple | Yes | UV light (20min) | Development |
| **EEPROM** | Multiple | Yes | Electrical (byte) | Settings |
| **Flash** | Multiple | Yes | Electrical (block) | Storage, USB |

### 4.2 ROM Applications

- **BIOS/UEFI** firmware
- **Bootstrap loader**
- **Microcode** storage
- **Lookup tables**
- **Character generators**
- **Embedded systems**

---

## 5. Cache Memory

### 5.1 Cache Concept

```
      CPU â—„â”€â”€â”€â”€â”€â”€â”€â–º Cache â—„â”€â”€â”€â”€â”€â”€â”€â–º Main Memory
      Fast          Very Fast       Slower
                    Small           Large
                    Expensive       Cheap

Principle of Locality:
  - Temporal: Recently used data likely to be used again
  - Spatial: Nearby data likely to be used soon
```

### 5.2 Cache Terminology

| Term | Definition |
|------|------------|
| **Hit** | Data found in cache |
| **Miss** | Data not in cache (fetch from main memory) |
| **Hit Rate** | % of accesses that hit |
| **Miss Rate** | % of accesses that miss |
| **Block** | Unit of transfer between cache and memory |
| **Line** | Storage location in cache for one block |

### 5.3 Cache Performance

**Access Time:**
```
Average Access Time = Hit Rate Ã— Cache Access Time
                     + Miss Rate Ã— (Cache Time + Memory Time)

Example:
  Hit Rate = 90%
  Cache Time = 10 ns
  Memory Time = 100 ns

  Avg Time = 0.9 Ã— 10 + 0.1 Ã— (10 + 100)
           = 9 + 11
           = 20 ns

Without cache: 100 ns
Speedup = 100/20 = 5Ã—
```

---

## 6. Cache Mapping Techniques

### 6.1 Direct Mapping

**Concept**: Each memory block maps to exactly one cache line

```
Cache Line = (Memory Block) mod (Number of Cache Lines)
```

**Example: 8 Cache Lines, 32 Memory Blocks**

```
Memory Block â†’ Cache Line
     0       â†’     0
     1       â†’     1
     2       â†’     2
     ...
     7       â†’     7
     8       â†’     0  (same as block 0)
     9       â†’     1  (same as block 1)
     ...
    15       â†’     7
    16       â†’     0  (same as blocks 0, 8)
```

**Address Format:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    Tag     â”‚   Index   â”‚  Offset  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     5 bits      3 bits      2 bits
      â”‚           â”‚           â”‚
      â”‚           â”‚           â””â”€â–º Byte within block
      â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Cache line number
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Identify block

Example: 32-byte cache, 4-byte blocks
  - 8 cache lines (32/4)
  - Index: 3 bits (2^3 = 8)
  - Offset: 2 bits (4 bytes)
```

**Cache Structure:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Valid â”‚   Tag   â”‚     Data       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   1   â”‚  0010   â”‚ [Block Data]   â”‚  Line 0
â”‚   0   â”‚  ----   â”‚ [Block Data]   â”‚  Line 1
â”‚   1   â”‚  0101   â”‚ [Block Data]   â”‚  Line 2
â”‚  ...  â”‚  ...    â”‚      ...       â”‚  ...
â”‚   1   â”‚  1001   â”‚ [Block Data]   â”‚  Line 7
â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Example: Memory Access**

```
Main Memory: 64 KB
Cache: 8 KB
Block Size: 16 bytes

Address: 16-bit
  - Offset: 4 bits (16 bytes = 2^4)
  - Index: 9 bits (8KB / 16B = 512 lines = 2^9)
  - Tag: 3 bits (16 - 4 - 9)

Access Address: 0x1234
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚001 â”‚000100011â”‚0100 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜
 Tag    Index    Offset

Steps:
1. Extract Index: 000100011â‚‚ = 35â‚â‚€
2. Check Line 35 in cache
3. Compare Tag: 001 with stored tag
4. If match: HIT â†’ Return data
5. If not: MISS â†’ Fetch from memory
```

**Advantages:**
- **Simple** hardware
- **Fast** lookup
- **Low cost**

**Disadvantages:**
- **Conflict misses** (multiple blocks map to same line)
- **Low flexibility**

### 6.2 Associative Mapping (Fully Associative)

**Concept**: Any memory block can go in any cache line

```
Memory Block â†’ Any Cache Line

No Index bits - All Tag!
```

**Address Format:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          Tag           â”‚  Offset  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       12 bits              2 bits
         â”‚                    â”‚
         â”‚                    â””â”€â–º Byte within block
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Identifies block
```

**Cache Structure:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Valid â”‚     Tag      â”‚     Data       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   1   â”‚ 000010010011 â”‚ [Block Data]   â”‚  Line 0
â”‚   1   â”‚ 010100110101 â”‚ [Block Data]   â”‚  Line 1
â”‚   0   â”‚ ------------ â”‚ [Block Data]   â”‚  Line 2
â”‚  ...  â”‚     ...      â”‚      ...       â”‚  ...
â”‚   1   â”‚ 100110101001 â”‚ [Block Data]   â”‚  Line 7
â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Access: Compare tag with ALL cache lines simultaneously
```

**Search Process:**

```
1. Extract Tag from address
2. Compare with ALL cache line tags (parallel)
3. If any match: HIT
4. If no match: MISS
```

**Advantages:**
- **No conflict misses**
- **Maximum flexibility**
- **Better hit rate**

**Disadvantages:**
- **Complex** hardware
- **Expensive** (parallel comparators)
- **Slower** than direct mapping

### 6.3 Set-Associative Mapping

**Concept**: Hybrid of direct and associative
- Cache divided into **sets**
- Each set contains multiple **ways** (lines)
- Block maps to a set (like direct)
- Can go in any way within set (like associative)

```
Set = (Memory Block) mod (Number of Sets)
```

**Example: 2-Way Set Associative**

```
8 Cache Lines = 4 Sets Ã— 2 Ways

Set 0: Line 0, Line 1   (2 ways)
Set 1: Line 2, Line 3
Set 2: Line 4, Line 5
Set 3: Line 6, Line 7

Memory Block â†’ Set â†’ Any way in that set
     0       â†’ Set 0 â†’ Way 0 or Way 1
     1       â†’ Set 1 â†’ Way 0 or Way 1
     ...
     8       â†’ Set 0 â†’ Way 0 or Way 1 (same set as block 0)
```

**Address Format:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    Tag     â”‚   Index   â”‚  Offset  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     6 bits      2 bits      2 bits
      â”‚           â”‚           â”‚
      â”‚           â”‚           â””â”€â–º Byte within block
      â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Set number
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Identify block

Index selects set, Tag compared within set
```

**Cache Structure (2-Way):**

```
       Way 0                    Way 1
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚Validâ”‚ Tag â”‚ Data â”‚    â”‚Validâ”‚ Tag â”‚ Data â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚  1  â”‚ 011 â”‚ [D0] â”‚    â”‚  1  â”‚ 101 â”‚ [D1] â”‚  Set 0
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚  0  â”‚ --- â”‚ [D2] â”‚    â”‚  1  â”‚ 010 â”‚ [D3] â”‚  Set 1
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚  1  â”‚ 100 â”‚ [D4] â”‚    â”‚  0  â”‚ --- â”‚ [D5] â”‚  Set 2
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚  1  â”‚ 110 â”‚ [D6] â”‚    â”‚  1  â”‚ 001 â”‚ [D7] â”‚  Set 3
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

**Search Process:**

```
1. Extract Index â†’ Select Set
2. Compare Tag with both ways in parallel
3. If match in either way: HIT
4. If no match: MISS
```

**Advantages:**
- **Fewer conflict misses** than direct
- **Simpler** than fully associative
- **Good compromise**

**Disadvantages:**
- **More complex** than direct
- **More expensive** than direct

### Mapping Comparison

| Feature | Direct | 2-Way Set | 4-Way Set | Fully Assoc |
|---------|--------|-----------|-----------|-------------|
| **Placement** | Fixed | 2 choices | 4 choices | Any line |
| **Comparators** | 1 | 2 | 4 | N (all lines) |
| **Hit Rate** | Low | Medium | High | Highest |
| **Hardware** | Simple | Moderate | Complex | Most Complex |
| **Cost** | Low | Medium | High | Highest |
| **Speed** | Fast | Medium | Slower | Slowest |

**Example: 8-line cache, access pattern: 0, 8, 0, 8, 0...**

```
Direct Mapping:
  Block 0 â†’ Line 0
  Block 8 â†’ Line 0 (replaces block 0)
  Block 0 â†’ Line 0 (replaces block 8)
  Result: MISS, MISS, MISS... (0% hit rate)

2-Way Set Associative:
  Block 0 â†’ Set 0, Way 0
  Block 8 â†’ Set 0, Way 1
  Block 0 â†’ Set 0, Way 0 (HIT)
  Block 8 â†’ Set 0, Way 1 (HIT)
  Result: MISS, MISS, HIT, HIT... (50% hit rate after warmup)
```

---

## 7. Cache Replacement Policies

When cache is full and new block needed, which to replace?

### 7.1 FIFO (First In First Out)

```
Replace the oldest block in cache

Example: 3-block cache, access: 0, 1, 2, 3, 0, 1

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Accessâ”‚  Cache State  â”‚ Result â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚    [0]        â”‚  MISS  â”‚
â”‚  1   â”‚    [0,1]      â”‚  MISS  â”‚
â”‚  2   â”‚    [0,1,2]    â”‚  MISS  â”‚
â”‚  3   â”‚    [1,2,3]    â”‚  MISS  â”‚ (0 replaced)
â”‚  0   â”‚    [2,3,0]    â”‚  MISS  â”‚ (1 replaced)
â”‚  1   â”‚    [3,0,1]    â”‚  MISS  â”‚ (2 replaced)
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Hit Rate: 0/6 = 0%
```

### 7.2 LRU (Least Recently Used)

```
Replace block not used for longest time

Example: 3-block cache, access: 0, 1, 2, 3, 0, 1

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Accessâ”‚  Cache State  â”‚ Result â”‚   LRU Age   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚    [0]        â”‚  MISS  â”‚  0(new)     â”‚
â”‚  1   â”‚    [0,1]      â”‚  MISS  â”‚  0,1(new)   â”‚
â”‚  2   â”‚    [0,1,2]    â”‚  MISS  â”‚  0,1,2(new) â”‚
â”‚  3   â”‚    [1,2,3]    â”‚  MISS  â”‚  1,2,3(new) â”‚ (0=oldest)
â”‚  0   â”‚    [1,3,0]    â”‚  MISS  â”‚  1,3,0(new) â”‚ (2=oldest)
â”‚  1   â”‚    [1,3,0]    â”‚  HIT   â”‚  3,0,1(new) â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Hit Rate: 1/6 = 16.7%
```

### 7.3 LFU (Least Frequently Used)

```
Replace block used least number of times

Tracks access count for each block
```

### 7.4 Random

```
Replace random block

Simple but unpredictable performance
```

### Replacement Policy Comparison

| Policy | Hardware | Performance | Predictability |
|--------|----------|-------------|----------------|
| **FIFO** | Simple | Poor | High |
| **LRU** | Complex | Best | High |
| **LFU** | Complex | Good | Medium |
| **Random** | Simplest | Fair | Low |

---

## 8. Auxiliary Memories

### 8.1 Magnetic Disk (HDD)

**Structure:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Magnetic Disk               â”‚
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚       Platter (disk)         â”‚  â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚  â”‚
â”‚  â”‚   â”‚   Track            â”‚     â”‚  â”‚
â”‚  â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”          â”‚     â”‚  â”‚
â”‚  â”‚   â”‚  â”‚Sectorâ”‚          â”‚     â”‚  â”‚
â”‚  â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”˜          â”‚     â”‚  â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚  â”‚
â”‚  â”‚        â–²                     â”‚  â”‚
â”‚  â”‚        â”‚ Read/Write Head     â”‚  â”‚
â”‚  â”‚        â”‚                     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚           â”‚                        â”‚
â”‚      Arm Movement                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Components:
- Platter: Rotating disk
- Track: Concentric circle
- Sector: Arc of track (512-4096 bytes)
- Cylinder: Same track on all platters
- Read/Write Head: Magnetic sensor
```

**Access Time:**
```
Total Access Time = Seek Time + Rotational Latency + Transfer Time

Seek Time: Move head to correct track (5-10 ms)
Rotational Latency: Wait for sector (avg 4 ms @ 7200 RPM)
Transfer Time: Read/write data (~100 Âµs for 4KB)

Example:
  Seek: 8 ms
  Rotational: 4 ms
  Transfer: 0.1 ms
  Total: 12.1 ms
```

**Characteristics:**
- **Capacity**: 1-20 TB
- **Speed**: 5400-15000 RPM
- **Access Time**: 5-15 ms
- **Transfer Rate**: 100-200 MB/s
- **Cost**: ~$20/TB
- **Volatile**: No

### 8.2 Magnetic Tape

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    Magnetic Tape                â”‚
â”‚                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚  â”‚
â”‚  â”‚     Sequential Data      â”‚  â”‚
â”‚  â”‚ â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚       â”‚              â”‚          â”‚
â”‚    Supply         Take-up       â”‚
â”‚     Reel           Reel         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Characteristics:**
- **Sequential access** only
- **Very slow** (seconds to minutes)
- **Very cheap** (~$5/TB)
- **High capacity** (unlimited)
- **Used for**: Backup, archival
- **Offline storage**

### 8.3 Optical Disks

```
Types:
- CD (Compact Disc): 700 MB
- DVD (Digital Versatile Disc): 4.7 GB (single layer)
- Blu-ray: 25 GB (single layer), 50 GB (dual layer)

Variants:
- ROM: Read-only (factory pressed)
- R: Recordable (write once)
- RW: Rewritable (multiple writes)
```

**Characteristics:**
- **Removable media**
- **Read by laser**
- **Slower than HDD** (150 KB/s - 10 MB/s)
- **Portable**
- **Used for**: Distribution, backup

### 8.4 Solid State Drive (SSD)

**Structure**: Flash memory (no moving parts)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         SSD                  â”‚
â”‚                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   Flash Memory Chips   â”‚ â”‚
â”‚  â”‚   (NAND Flash)         â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚             â–²                â”‚
â”‚             â”‚                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   Controller           â”‚ â”‚
â”‚  â”‚   (Wear Leveling)      â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Characteristics:**
- **No moving parts**
- **Very fast** (0.1 ms access, 500+ MB/s)
- **Expensive** (~$100/TB)
- **Limited writes** (~100K-1M cycles per cell)
- **Silent, durable**
- **Wear leveling** to extend life

### Auxiliary Memory Comparison

| Type | Capacity | Speed | Cost | Volatility | Use Case |
|------|----------|-------|------|------------|----------|
| **HDD** | 1-20 TB | 5-15 ms | Low | No | General storage |
| **SSD** | 256GB-4TB | 0.1 ms | High | No | OS, applications |
| **Tape** | Unlimited | Seconds | Very Low | No | Backup, archival |
| **Optical** | 700MB-50GB | Slow | Low | No | Distribution |

---

## 9. Virtual Memory

### 9.1 Concept

**Problem**: Programs larger than physical RAM

**Solution**: Use disk as extension of RAM

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     Virtual Memory Space               â”‚
â”‚     (Program's view: 4 GB)             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                                  â”‚  â”‚
â”‚  â”‚    Process Address Space         â”‚  â”‚
â”‚  â”‚                                  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚             â”‚                          â”‚
â”‚             â”‚ OS + Hardware            â”‚
â”‚             â”‚ (MMU)                    â”‚
â”‚             â–¼                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚  â”‚   Physical RAM      â”‚              â”‚
â”‚  â”‚   (Actual: 512 MB)  â”‚              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚             â”‚                          â”‚
â”‚             â”‚ Page Swapping            â”‚
â”‚             â–¼                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚  â”‚   Disk (Swap Space) â”‚              â”‚
â”‚  â”‚   (Virtual: 3.5 GB) â”‚              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

MMU: Memory Management Unit
```

### 9.2 Paging

**Concept**:
- Virtual memory divided into **pages** (4 KB typical)
- Physical memory divided into **frames** (same size)
- Map pages to frames

```
Virtual Address:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Page Number  â”‚    Offset    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    20 bits        12 bits
     â”‚              â”‚
     â”‚              â””â”€â”€â–º Byte within page (4KB = 2^12)
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Page number (2^20 pages)

Physical Address:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Frame Number  â”‚    Offset    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Page Table:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Page Number â”‚Frame Numberâ”‚ Valid â”‚ Dirty â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     0       â”‚     5      â”‚   1   â”‚   0   â”‚
â”‚     1       â”‚     -      â”‚   0   â”‚   -   â”‚ (Not in RAM)
â”‚     2       â”‚     3      â”‚   1   â”‚   1   â”‚
â”‚    ...      â”‚    ...     â”‚  ...  â”‚  ...  â”‚
â”‚   1023      â”‚     7      â”‚   1   â”‚   0   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜

Valid bit: 1 = in RAM, 0 = on disk
Dirty bit: 1 = modified, 0 = unmodified
```

### 9.3 Address Translation

```
Virtual Address: 0x00012345
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  0001  â”‚  2345  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  Page 1   Offset

Step 1: Look up Page 1 in Page Table
        Page 1 â†’ Frame 5 (if valid=1)

Step 2: Construct Physical Address
        Frame 5 + Offset 2345
        Physical Address: 0x00052345

If valid=0: PAGE FAULT
  â†’ Load page from disk
  â†’ Update page table
  â†’ Retry access
```

### 9.4 Page Replacement Algorithms

When RAM full, which page to swap out?

#### FIFO (First In First Out)
```
Replace oldest page

Example: 3 frames, access: 0,1,2,3,0,1,4

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Accessâ”‚  Frames    â”‚ Result â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚  [0, , ]   â”‚  Fault â”‚
â”‚  1   â”‚  [0,1, ]   â”‚  Fault â”‚
â”‚  2   â”‚  [0,1,2]   â”‚  Fault â”‚
â”‚  3   â”‚  [3,1,2]   â”‚  Fault â”‚ (0 out)
â”‚  0   â”‚  [3,0,2]   â”‚  Fault â”‚ (1 out)
â”‚  1   â”‚  [3,0,1]   â”‚  Fault â”‚ (2 out)
â”‚  4   â”‚  [4,0,1]   â”‚  Fault â”‚ (3 out)
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Page Faults: 7/7 = 100%
```

#### LRU (Least Recently Used)
```
Replace page not used for longest time

Example: 3 frames, access: 0,1,2,3,0,1,4

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Accessâ”‚  Frames    â”‚ Result â”‚   LRU    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚  [0, , ]   â”‚  Fault â”‚  0       â”‚
â”‚  1   â”‚  [0,1, ]   â”‚  Fault â”‚  0,1     â”‚
â”‚  2   â”‚  [0,1,2]   â”‚  Fault â”‚  0,1,2   â”‚
â”‚  3   â”‚  [3,1,2]   â”‚  Fault â”‚  3,1,2   â”‚ (0=LRU)
â”‚  0   â”‚  [3,0,2]   â”‚  Fault â”‚  3,0,2   â”‚ (1=LRU)
â”‚  1   â”‚  [3,0,1]   â”‚  Fault â”‚  3,0,1   â”‚ (2=LRU)
â”‚  4   â”‚  [4,0,1]   â”‚  Fault â”‚  4,0,1   â”‚ (3=LRU)
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Page Faults: 7/7 = 100% (worse case)
```

#### Optimal (Theoretical)
```
Replace page not needed for longest time (future knowledge)

Best possible, but not implementable (needs future info)
```

### 9.5 Translation Lookaside Buffer (TLB)

**Problem**: Page table access adds overhead

**Solution**: Cache recent page translations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Virtual Address                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚   TLB    â”‚ (Hardware cache)
     â”‚ (16-512  â”‚
     â”‚ entries) â”‚
     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
          â”‚
    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
    â”‚           â”‚
   Hit         Miss
    â”‚           â”‚
    â”‚           â–¼
    â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     â”‚Page Tableâ”‚ (In RAM)
    â”‚     â”‚(1M entries)
    â”‚     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
    â”‚          â”‚
    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜
           â”‚
           â–¼
   Physical Address
```

**Performance:**
```
TLB hit: 1 memory access (page table skipped)
TLB miss: 2 memory accesses (page table + actual data)

Example:
  TLB hit rate = 95%
  Time with TLB = 0.95Ã—1 + 0.05Ã—2 = 1.05 accesses
  Time without TLB = 2 accesses
  Speedup = 2/1.05 = 1.9Ã—
```

---

## ğŸš€ Quick Reference Summary

### Memory Hierarchy
```
Registers â†’ Cache â†’ RAM â†’ SSD â†’ HDD â†’ Tape
(Fastest, smallest) â†’ (Slowest, largest)
```

### Cache Mapping
- **Direct**: Fixed placement, simple
- **Associative**: Any placement, complex
- **Set-Associative**: Hybrid, practical

### Cache Replacement
- **FIFO**: Replace oldest
- **LRU**: Replace least recently used
- **Random**: Replace random

### Virtual Memory
- **Paging**: Fixed-size blocks (pages/frames)
- **Page Table**: Maps pages to frames
- **TLB**: Caches page translations
- **Page Replacement**: FIFO, LRU, Optimal

---

## ğŸ“ Exam Important Questions

1. **Explain** memory hierarchy with characteristics of each level.

2. **Compare** SRAM and DRAM.

3. **Describe** cache mapping techniques:
   - Direct mapping
   - Set-associative mapping
   - Fully associative mapping

4. **Calculate**: Given cache configuration, determine hit/miss for address sequence.

5. **Explain** virtual memory concept and its implementation.

6. **Describe** paging with address translation example.

7. **Compare** HDD and SSD characteristics.

8. **Demonstrate** LRU page replacement for given page reference string.

9. **Calculate** effective access time with cache and TLB.

10. **Design** a 2-way set-associative cache for given specifications.

---

*End of Unit-4*
