

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Jun  2 15:26:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25824004|  38208004|  0.421 sec|  0.623 sec|  25824004|  38208004|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |             Module             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_lteCellSearch_U0  |dataflow_in_loop_lteCellSearch  |      271|      400|  4.417 us|  6.520 us|  269|  398|  dataflow|
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+----------+----------+-----------+-----------+-----------+-------+----------+
        |                 |   Latency (cycles)  | Iteration |  Initiation Interval  |  Trip |          |
        |    Loop Name    |    min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------+----------+----------+-----------+-----------+-----------+-------+----------+
        |- lteCellSearch  |  25824003|  38208003|  273 ~ 402|          -|          -|  96000|        no|
        +-----------------+----------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     240|      57|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|    25|    3698|   22938|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|    25|    3972|   23013|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+------+-------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------+--------------------------------+---------+----+------+-------+-----+
    |dataflow_in_loop_lteCellSearch_U0  |dataflow_in_loop_lteCellSearch  |       16|  25|  3698|  22938|    0|
    +-----------------------------------+--------------------------------+---------+----+------+-------+-----+
    |Total                              |                                |       16|  25|  3698|  22938|    0|
    +-----------------------------------+--------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  80|  19|          17|           1|
    |loop_dataflow_output_count  |         +|   0|  80|  19|          17|           1|
    |bound_minus_1               |         -|   0|  80|  19|          17|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 240|  57|          51|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   17|         34|
    |loop_dataflow_output_count  |   9|          2|   17|         34|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   34|         68|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  17|   0|   17|          0|
    |loop_dataflow_output_count  |  17|   0|   17|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  34|   0|   34|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|IN_real_V_address0      |  out|   17|   ap_memory|                  IN_real_V|         array|
|IN_real_V_ce0           |  out|    1|   ap_memory|                  IN_real_V|         array|
|IN_real_V_d0            |  out|   23|   ap_memory|                  IN_real_V|         array|
|IN_real_V_q0            |   in|   23|   ap_memory|                  IN_real_V|         array|
|IN_real_V_we0           |  out|    1|   ap_memory|                  IN_real_V|         array|
|IN_real_V_address1      |  out|   17|   ap_memory|                  IN_real_V|         array|
|IN_real_V_ce1           |  out|    1|   ap_memory|                  IN_real_V|         array|
|IN_real_V_d1            |  out|   23|   ap_memory|                  IN_real_V|         array|
|IN_real_V_q1            |   in|   23|   ap_memory|                  IN_real_V|         array|
|IN_real_V_we1           |  out|    1|   ap_memory|                  IN_real_V|         array|
|IN_imag_V_address0      |  out|   17|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_ce0           |  out|    1|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_d0            |  out|   23|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_q0            |   in|   23|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_we0           |  out|    1|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_address1      |  out|   17|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_ce1           |  out|    1|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_d1            |  out|   23|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_q1            |   in|   23|   ap_memory|                  IN_imag_V|         array|
|IN_imag_V_we1           |  out|    1|   ap_memory|                  IN_imag_V|         array|
|pss_id_temp             |  out|    2|      ap_vld|                pss_id_temp|       pointer|
|pss_id_temp_ap_vld      |  out|    1|      ap_vld|                pss_id_temp|       pointer|
|peak_id_temp            |  out|   17|      ap_vld|               peak_id_temp|       pointer|
|peak_id_temp_ap_vld     |  out|    1|      ap_vld|               peak_id_temp|       pointer|
|pss_rslt_temp_address0  |  out|   19|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_ce0       |  out|    1|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_d0        |  out|   12|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_q0        |   in|   12|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_we0       |  out|    1|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_address1  |  out|   19|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_ce1       |  out|    1|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_d1        |  out|   12|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_q1        |   in|   12|   ap_memory|              pss_rslt_temp|         array|
|pss_rslt_temp_we1       |  out|    1|   ap_memory|              pss_rslt_temp|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_Z10copy_inputRN3hls6streamINS_4axisI9ap_ufixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm0ELm0ELm0EEELi0EEES8_P8ap_fixedILi32ELi12ELS3_5ELS4_3ELi0EESB_.exit"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%sample_V = phi i17 %add_ln691, void %.split, i17 0, void %newFuncRoot" [lte_cell_search.cpp:264]   --->   Operation 5 'phi' 'sample_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.86ns)   --->   "%add_ln691 = add i17 %sample_V, i17 1"   --->   Operation 6 'add' 'add_ln691' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (1.09ns)   --->   "%icmp_ln878_1 = icmp_eq  i17 %sample_V, i17 96000"   --->   Operation 7 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 96000, i64 96000, i64 96000"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln264 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i17 %sample_V, i17 96000" [lte_cell_search.cpp:264]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln878_1, void %.split, void %.exitStub" [lte_cell_search.cpp:256]   --->   Operation 10 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln264 = call void @dataflow_in_loop_lteCellSearch, i23 %IN_real_V, i17 %sample_V, i23 %IN_imag_V, i2 %pss_id_temp, i17 %peak_id_temp, i12 %pss_rslt_temp, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2, i20 %curr_max_V" [lte_cell_search.cpp:264]   --->   Operation 11 'call' 'call_ln264' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 12 'ret' 'ret_ln0' <Predicate = (icmp_ln878_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [lte_cell_search.cpp:259]   --->   Operation 13 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln264 = call void @dataflow_in_loop_lteCellSearch, i23 %IN_real_V, i17 %sample_V, i23 %IN_imag_V, i2 %pss_id_temp, i17 %peak_id_temp, i12 %pss_rslt_temp, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2, i20 %curr_max_V" [lte_cell_search.cpp:264]   --->   Operation 14 'call' 'call_ln264' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln256 = br void %_Z10copy_inputRN3hls6streamINS_4axisI9ap_ufixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm0ELm0ELm0EEELi0EEES8_P8ap_fixedILi32ELi12ELS3_5ELS4_3ELi0EESB_.exit" [lte_cell_search.cpp:256]   --->   Operation 15 'br' 'br_ln256' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ IN_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pss_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ peak_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pss_rslt_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sum_mag_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ mag_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ mag_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ curr_max_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                     (br                  ) [ 0111]
sample_V                   (phi                 ) [ 0011]
add_ln691                  (add                 ) [ 0111]
icmp_ln878_1               (icmp                ) [ 0011]
empty                      (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln264 (specdataflowpipeline) [ 0000]
br_ln256                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
specloopname_ln259         (specloopname        ) [ 0000]
call_ln264                 (call                ) [ 0000]
br_ln256                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pss_id_temp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_temp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="peak_id_temp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_id_temp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pss_rslt_temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_rslt_temp"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_mag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_mag_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mag_buff_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mag_buff_V_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mag_buff_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mag_buff_V_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IN_R_buff_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="IN_R_buff_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="IN_I_buff_V_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="IN_I_buff_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="td_pss_real_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="td_pss_imag_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="td_pss_real_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="td_pss_imag_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="td_pss_real_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="td_pss_imag_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="curr_max_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_max_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_lteCellSearch"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1005" name="sample_V_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="17" slack="1"/>
<pin id="64" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sample_V (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="sample_V_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="1" slack="1"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sample_V/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_dataflow_in_loop_lteCellSearch_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="23" slack="0"/>
<pin id="77" dir="0" index="2" bw="17" slack="0"/>
<pin id="78" dir="0" index="3" bw="23" slack="0"/>
<pin id="79" dir="0" index="4" bw="2" slack="0"/>
<pin id="80" dir="0" index="5" bw="17" slack="0"/>
<pin id="81" dir="0" index="6" bw="12" slack="0"/>
<pin id="82" dir="0" index="7" bw="32" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="32" slack="0"/>
<pin id="85" dir="0" index="10" bw="32" slack="0"/>
<pin id="86" dir="0" index="11" bw="32" slack="0"/>
<pin id="87" dir="0" index="12" bw="32" slack="0"/>
<pin id="88" dir="0" index="13" bw="32" slack="0"/>
<pin id="89" dir="0" index="14" bw="23" slack="0"/>
<pin id="90" dir="0" index="15" bw="22" slack="0"/>
<pin id="91" dir="0" index="16" bw="22" slack="0"/>
<pin id="92" dir="0" index="17" bw="22" slack="0"/>
<pin id="93" dir="0" index="18" bw="22" slack="0"/>
<pin id="94" dir="0" index="19" bw="22" slack="0"/>
<pin id="95" dir="0" index="20" bw="20" slack="0"/>
<pin id="96" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln264/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln691_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln878_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="17" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="add_ln691_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="135" class="1005" name="icmp_ln878_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="73"><net_src comp="66" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="99"><net_src comp="66" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="74" pin=12"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="74" pin=14"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="74" pin=15"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="74" pin=16"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="74" pin=17"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="74" pin=18"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="74" pin=19"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="74" pin=20"/></net>

<net id="122"><net_src comp="66" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="138"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pss_id_temp | {2 3 }
	Port: peak_id_temp | {2 3 }
	Port: pss_rslt_temp | {2 3 }
	Port: sum_mag_V | {2 3 }
	Port: mag_buff_V_0 | {2 3 }
	Port: mag_buff_V_1 | {2 3 }
	Port: IN_R_buff_V_0 | {2 3 }
	Port: IN_R_buff_V_1 | {2 3 }
	Port: IN_I_buff_V_0 | {2 3 }
	Port: IN_I_buff_V_1 | {2 3 }
	Port: td_pss_real_V_0 | {}
	Port: td_pss_imag_V_0 | {}
	Port: td_pss_real_V_1 | {}
	Port: td_pss_imag_V_1 | {}
	Port: td_pss_real_V_2 | {}
	Port: td_pss_imag_V_2 | {}
	Port: curr_max_V | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc : IN_real_V | {2 3 }
	Port: dataflow_parent_loop_proc : IN_imag_V | {2 3 }
	Port: dataflow_parent_loop_proc : sum_mag_V | {2 3 }
	Port: dataflow_parent_loop_proc : mag_buff_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : mag_buff_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : IN_R_buff_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : IN_R_buff_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : IN_I_buff_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : IN_I_buff_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_real_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_imag_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_real_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_imag_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_real_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : td_pss_imag_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : curr_max_V | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln878_1 : 1
		specdataflowpipeline_ln264 : 1
		br_ln256 : 2
		call_ln264 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_lteCellSearch_fu_74 |    25   |  17.668 |   2972  |  22484  |
|----------|------------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln691_fu_118             |    0    |    0    |    0    |    24   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln878_1_fu_124           |    0    |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    25   |  17.668 |   2972  |  22521  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln691_reg_130 |   17   |
|icmp_ln878_1_reg_135|    1   |
|   sample_V_reg_62  |   17   |
+--------------------+--------+
|        Total       |   35   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| sample_V_reg_62 |  p0  |   2  |  17  |   34   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   34   ||  0.427  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   17   |  2972  |  22521 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   35   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   18   |  3007  |  22530 |
+-----------+--------+--------+--------+--------+
