
Project_trafic_sign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08005f08  08005f08  00006f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fbc  08005fbc  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fbc  08005fbc  00006fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fc4  08005fc4  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fc4  08005fc4  00006fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fc8  08005fc8  00006fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005fcc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  2000006c  08006038  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08006038  0000736c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012571  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002709  00000000  00000000  0001960d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0001bd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e5f  00000000  00000000  0001cf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182df  00000000  00000000  0001ddaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143b9  00000000  00000000  0003608e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094c55  00000000  00000000  0004a447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df09c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005778  00000000  00000000  000df0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000e4858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005ef0 	.word	0x08005ef0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08005ef0 	.word	0x08005ef0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 80005b6:	f107 020f 	add.w	r2, r7, #15
 80005ba:	1df9      	adds	r1, r7, #7
 80005bc:	2364      	movs	r3, #100	@ 0x64
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2301      	movs	r3, #1
 80005c2:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <RC522_SPI_Transfer+0x28>)
 80005c4:	f002 fe41 	bl	800324a <HAL_SPI_TransmitReceive>

	return rx_data;
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	200000dc 	.word	0x200000dc

080005d8 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	460a      	mov	r2, r1
 80005e2:	71fb      	strb	r3, [r7, #7]
 80005e4:	4613      	mov	r3, r2
 80005e6:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ee:	480d      	ldr	r0, [pc, #52]	@ (8000624 <Write_MFRC522+0x4c>)
 80005f0:	f001 fc52 	bl	8001e98 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff ffd3 	bl	80005ac <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8000606:	79bb      	ldrb	r3, [r7, #6]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff ffcf 	bl	80005ac <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 800060e:	2201      	movs	r2, #1
 8000610:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000614:	4803      	ldr	r0, [pc, #12]	@ (8000624 <Write_MFRC522+0x4c>)
 8000616:	f001 fc3f 	bl	8001e98 <HAL_GPIO_WritePin>
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40020000 	.word	0x40020000

08000628 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000638:	4810      	ldr	r0, [pc, #64]	@ (800067c <Read_MFRC522+0x54>)
 800063a:	f001 fc2d 	bl	8001e98 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 800063e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	b25b      	sxtb	r3, r3
 8000646:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800064a:	b25b      	sxtb	r3, r3
 800064c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000650:	b25b      	sxtb	r3, r3
 8000652:	b2db      	uxtb	r3, r3
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ffa9 	bl	80005ac <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 800065a:	2000      	movs	r0, #0
 800065c:	f7ff ffa6 	bl	80005ac <RC522_SPI_Transfer>
 8000660:	4603      	mov	r3, r0
 8000662:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800066a:	4804      	ldr	r0, [pc, #16]	@ (800067c <Read_MFRC522+0x54>)
 800066c:	f001 fc14 	bl	8001e98 <HAL_GPIO_WritePin>
	
	return val;	
 8000670:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8000672:	4618      	mov	r0, r3
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40020000 	.word	0x40020000

08000680 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	460a      	mov	r2, r1
 800068a:	71fb      	strb	r3, [r7, #7]
 800068c:	4613      	mov	r3, r2
 800068e:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ffc8 	bl	8000628 <Read_MFRC522>
 8000698:	4603      	mov	r3, r0
 800069a:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 800069c:	7bfa      	ldrb	r2, [r7, #15]
 800069e:	79bb      	ldrb	r3, [r7, #6]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	4611      	mov	r1, r2
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ff95 	bl	80005d8 <Write_MFRC522>
}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b084      	sub	sp, #16
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	4603      	mov	r3, r0
 80006be:	460a      	mov	r2, r1
 80006c0:	71fb      	strb	r3, [r7, #7]
 80006c2:	4613      	mov	r3, r2
 80006c4:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ffad 	bl	8000628 <Read_MFRC522>
 80006ce:	4603      	mov	r3, r0
 80006d0:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 80006d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80006d6:	43db      	mvns	r3, r3
 80006d8:	b25a      	sxtb	r2, r3
 80006da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006de:	4013      	ands	r3, r2
 80006e0:	b25b      	sxtb	r3, r3
 80006e2:	b2da      	uxtb	r2, r3
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	4611      	mov	r1, r2
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff75 	bl	80005d8 <Write_MFRC522>
} 
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 80006fa:	2014      	movs	r0, #20
 80006fc:	f7ff ff94 	bl	8000628 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8000700:	2103      	movs	r1, #3
 8000702:	2014      	movs	r0, #20
 8000704:	f7ff ffbc 	bl	8000680 <SetBitMask>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8000710:	210f      	movs	r1, #15
 8000712:	2001      	movs	r0, #1
 8000714:	f7ff ff60 	bl	80005d8 <Write_MFRC522>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000726:	4813      	ldr	r0, [pc, #76]	@ (8000774 <MFRC522_Init+0x58>)
 8000728:	f001 fbb6 	bl	8001e98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 800072c:	2201      	movs	r2, #1
 800072e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000732:	4810      	ldr	r0, [pc, #64]	@ (8000774 <MFRC522_Init+0x58>)
 8000734:	f001 fbb0 	bl	8001e98 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8000738:	f7ff ffe8 	bl	800070c <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 800073c:	218d      	movs	r1, #141	@ 0x8d
 800073e:	202a      	movs	r0, #42	@ 0x2a
 8000740:	f7ff ff4a 	bl	80005d8 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8000744:	213e      	movs	r1, #62	@ 0x3e
 8000746:	202b      	movs	r0, #43	@ 0x2b
 8000748:	f7ff ff46 	bl	80005d8 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 800074c:	211e      	movs	r1, #30
 800074e:	202d      	movs	r0, #45	@ 0x2d
 8000750:	f7ff ff42 	bl	80005d8 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8000754:	2100      	movs	r1, #0
 8000756:	202c      	movs	r0, #44	@ 0x2c
 8000758:	f7ff ff3e 	bl	80005d8 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 800075c:	2140      	movs	r1, #64	@ 0x40
 800075e:	2015      	movs	r0, #21
 8000760:	f7ff ff3a 	bl	80005d8 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8000764:	213d      	movs	r1, #61	@ 0x3d
 8000766:	2011      	movs	r0, #17
 8000768:	f7ff ff36 	bl	80005d8 <Write_MFRC522>

	AntennaOn();
 800076c:	f7ff ffc3 	bl	80006f6 <AntennaOn>
}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	40020000 	.word	0x40020000

08000778 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b089      	sub	sp, #36	@ 0x24
 800077c:	af00      	add	r7, sp, #0
 800077e:	60b9      	str	r1, [r7, #8]
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4603      	mov	r3, r0
 8000784:	73fb      	strb	r3, [r7, #15]
 8000786:	4613      	mov	r3, r2
 8000788:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 800078a:	2302      	movs	r3, #2
 800078c:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 800078e:	2300      	movs	r3, #0
 8000790:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8000792:	2300      	movs	r3, #0
 8000794:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 8000796:	7bfb      	ldrb	r3, [r7, #15]
 8000798:	2b0c      	cmp	r3, #12
 800079a:	d006      	beq.n	80007aa <MFRC522_ToCard+0x32>
 800079c:	2b0e      	cmp	r3, #14
 800079e:	d109      	bne.n	80007b4 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 80007a0:	2312      	movs	r3, #18
 80007a2:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 80007a4:	2310      	movs	r3, #16
 80007a6:	777b      	strb	r3, [r7, #29]
			break;
 80007a8:	e005      	b.n	80007b6 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 80007aa:	2377      	movs	r3, #119	@ 0x77
 80007ac:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 80007ae:	2330      	movs	r3, #48	@ 0x30
 80007b0:	777b      	strb	r3, [r7, #29]
			break;
 80007b2:	e000      	b.n	80007b6 <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 80007b4:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 80007b6:	7fbb      	ldrb	r3, [r7, #30]
 80007b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	4619      	mov	r1, r3
 80007c0:	2002      	movs	r0, #2
 80007c2:	f7ff ff09 	bl	80005d8 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 80007c6:	2180      	movs	r1, #128	@ 0x80
 80007c8:	2004      	movs	r0, #4
 80007ca:	f7ff ff74 	bl	80006b6 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 80007ce:	2180      	movs	r1, #128	@ 0x80
 80007d0:	200a      	movs	r0, #10
 80007d2:	f7ff ff55 	bl	8000680 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 80007d6:	2100      	movs	r1, #0
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff fefd 	bl	80005d8 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 80007de:	2300      	movs	r3, #0
 80007e0:	61bb      	str	r3, [r7, #24]
 80007e2:	e00a      	b.n	80007fa <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	4413      	add	r3, r2
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	4619      	mov	r1, r3
 80007ee:	2009      	movs	r0, #9
 80007f0:	f7ff fef2 	bl	80005d8 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 80007f4:	69bb      	ldr	r3, [r7, #24]
 80007f6:	3301      	adds	r3, #1
 80007f8:	61bb      	str	r3, [r7, #24]
 80007fa:	7bbb      	ldrb	r3, [r7, #14]
 80007fc:	69ba      	ldr	r2, [r7, #24]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d3f0      	bcc.n	80007e4 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	4619      	mov	r1, r3
 8000806:	2001      	movs	r0, #1
 8000808:	f7ff fee6 	bl	80005d8 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 800080c:	7bfb      	ldrb	r3, [r7, #15]
 800080e:	2b0c      	cmp	r3, #12
 8000810:	d103      	bne.n	800081a <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8000812:	2180      	movs	r1, #128	@ 0x80
 8000814:	200d      	movs	r0, #13
 8000816:	f7ff ff33 	bl	8000680 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800081a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800081e:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8000820:	2004      	movs	r0, #4
 8000822:	f7ff ff01 	bl	8000628 <Read_MFRC522>
 8000826:	4603      	mov	r3, r0
 8000828:	773b      	strb	r3, [r7, #28]
        i--;
 800082a:	69bb      	ldr	r3, [r7, #24]
 800082c:	3b01      	subs	r3, #1
 800082e:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d00a      	beq.n	800084c <MFRC522_ToCard+0xd4>
 8000836:	7f3b      	ldrb	r3, [r7, #28]
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	2b00      	cmp	r3, #0
 800083e:	d105      	bne.n	800084c <MFRC522_ToCard+0xd4>
 8000840:	7f3a      	ldrb	r2, [r7, #28]
 8000842:	7f7b      	ldrb	r3, [r7, #29]
 8000844:	4013      	ands	r3, r2
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0e9      	beq.n	8000820 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 800084c:	2180      	movs	r1, #128	@ 0x80
 800084e:	200d      	movs	r0, #13
 8000850:	f7ff ff31 	bl	80006b6 <ClearBitMask>
	
    if (i != 0)
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d052      	beq.n	8000900 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 800085a:	2006      	movs	r0, #6
 800085c:	f7ff fee4 	bl	8000628 <Read_MFRC522>
 8000860:	4603      	mov	r3, r0
 8000862:	f003 031b 	and.w	r3, r3, #27
 8000866:	2b00      	cmp	r3, #0
 8000868:	d148      	bne.n	80008fc <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 800086e:	7f3a      	ldrb	r2, [r7, #28]
 8000870:	7fbb      	ldrb	r3, [r7, #30]
 8000872:	4013      	ands	r3, r2
 8000874:	b2db      	uxtb	r3, r3
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 800087e:	2301      	movs	r3, #1
 8000880:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	2b0c      	cmp	r3, #12
 8000886:	d13b      	bne.n	8000900 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8000888:	200a      	movs	r0, #10
 800088a:	f7ff fecd 	bl	8000628 <Read_MFRC522>
 800088e:	4603      	mov	r3, r0
 8000890:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8000892:	200c      	movs	r0, #12
 8000894:	f7ff fec8 	bl	8000628 <Read_MFRC522>
 8000898:	4603      	mov	r3, r0
 800089a:	f003 0307 	and.w	r3, r3, #7
 800089e:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d008      	beq.n	80008b8 <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 80008a6:	7f3b      	ldrb	r3, [r7, #28]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	00da      	lsls	r2, r3, #3
 80008ac:	7dfb      	ldrb	r3, [r7, #23]
 80008ae:	4413      	add	r3, r2
 80008b0:	461a      	mov	r2, r3
 80008b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	e004      	b.n	80008c2 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 80008b8:	7f3b      	ldrb	r3, [r7, #28]
 80008ba:	00db      	lsls	r3, r3, #3
 80008bc:	461a      	mov	r2, r3
 80008be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008c0:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 80008c2:	7f3b      	ldrb	r3, [r7, #28]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d101      	bne.n	80008cc <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 80008c8:	2301      	movs	r3, #1
 80008ca:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 80008cc:	7f3b      	ldrb	r3, [r7, #28]
 80008ce:	2b10      	cmp	r3, #16
 80008d0:	d901      	bls.n	80008d6 <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 80008d2:	2310      	movs	r3, #16
 80008d4:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 80008d6:	2300      	movs	r3, #0
 80008d8:	61bb      	str	r3, [r7, #24]
 80008da:	e00a      	b.n	80008f2 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 80008dc:	687a      	ldr	r2, [r7, #4]
 80008de:	69bb      	ldr	r3, [r7, #24]
 80008e0:	18d4      	adds	r4, r2, r3
 80008e2:	2009      	movs	r0, #9
 80008e4:	f7ff fea0 	bl	8000628 <Read_MFRC522>
 80008e8:	4603      	mov	r3, r0
 80008ea:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	3301      	adds	r3, #1
 80008f0:	61bb      	str	r3, [r7, #24]
 80008f2:	7f3b      	ldrb	r3, [r7, #28]
 80008f4:	69ba      	ldr	r2, [r7, #24]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d3f0      	bcc.n	80008dc <MFRC522_ToCard+0x164>
 80008fa:	e001      	b.n	8000900 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 80008fc:	2302      	movs	r3, #2
 80008fe:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8000900:	7ffb      	ldrb	r3, [r7, #31]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3724      	adds	r7, #36	@ 0x24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd90      	pop	{r4, r7, pc}

0800090a <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b086      	sub	sp, #24
 800090e:	af02      	add	r7, sp, #8
 8000910:	4603      	mov	r3, r0
 8000912:	6039      	str	r1, [r7, #0]
 8000914:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8000916:	2107      	movs	r1, #7
 8000918:	200d      	movs	r0, #13
 800091a:	f7ff fe5d 	bl	80005d8 <Write_MFRC522>
	
	TagType[0] = reqMode;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	79fa      	ldrb	r2, [r7, #7]
 8000922:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8000924:	f107 0308 	add.w	r3, r7, #8
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	2201      	movs	r2, #1
 800092e:	6839      	ldr	r1, [r7, #0]
 8000930:	200c      	movs	r0, #12
 8000932:	f7ff ff21 	bl	8000778 <MFRC522_ToCard>
 8000936:	4603      	mov	r3, r0
 8000938:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <MFRC522_Request+0x3c>
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b10      	cmp	r3, #16
 8000944:	d001      	beq.n	800094a <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 8000946:	2302      	movs	r3, #2
 8000948:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 800094a:	7bfb      	ldrb	r3, [r7, #15]
}
 800094c:	4618      	mov	r0, r3
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af02      	add	r7, sp, #8
 800095a:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 800095c:	2300      	movs	r3, #0
 800095e:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8000960:	2100      	movs	r1, #0
 8000962:	200d      	movs	r0, #13
 8000964:	f7ff fe38 	bl	80005d8 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2293      	movs	r2, #147	@ 0x93
 800096c:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3301      	adds	r3, #1
 8000972:	2220      	movs	r2, #32
 8000974:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2202      	movs	r2, #2
 8000980:	6879      	ldr	r1, [r7, #4]
 8000982:	200c      	movs	r0, #12
 8000984:	f7ff fef8 	bl	8000778 <MFRC522_ToCard>
 8000988:	4603      	mov	r3, r0
 800098a:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d118      	bne.n	80009c4 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8000992:	2300      	movs	r3, #0
 8000994:	73bb      	strb	r3, [r7, #14]
 8000996:	e009      	b.n	80009ac <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 8000998:	7bbb      	ldrb	r3, [r7, #14]
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	781a      	ldrb	r2, [r3, #0]
 80009a0:	7b7b      	ldrb	r3, [r7, #13]
 80009a2:	4053      	eors	r3, r2
 80009a4:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 80009a6:	7bbb      	ldrb	r3, [r7, #14]
 80009a8:	3301      	adds	r3, #1
 80009aa:	73bb      	strb	r3, [r7, #14]
 80009ac:	7bbb      	ldrb	r3, [r7, #14]
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	d9f2      	bls.n	8000998 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 80009b2:	7bbb      	ldrb	r3, [r7, #14]
 80009b4:	687a      	ldr	r2, [r7, #4]
 80009b6:	4413      	add	r3, r2
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	7b7a      	ldrb	r2, [r7, #13]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d001      	beq.n	80009c4 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 80009c0:	2302      	movs	r3, #2
 80009c2:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
} 
 80009c6:	4618      	mov	r0, r3
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b094      	sub	sp, #80	@ 0x50
 80009d4:	af00      	add	r7, sp, #0
int main(void)
 80009d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80009da:	647b      	str	r3, [r7, #68]	@ 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009dc:	f000 ff30 	bl	8001840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009e0:	f000 f884 	bl	8000aec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e4:	f000 fa2c 	bl	8000e40 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009e8:	f000 f94e 	bl	8000c88 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80009ec:	f000 f9fe 	bl	8000dec <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80009f0:	f000 f998 	bl	8000d24 <MX_TIM3_Init>
  MX_I2C1_Init();
 80009f4:	f000 f8e4 	bl	8000bc0 <MX_I2C1_Init>
  MX_SPI2_Init();
 80009f8:	f000 f910 	bl	8000c1c <MX_SPI2_Init>
  MFRC522_Init();
 80009fc:	f7ff fe8e 	bl	800071c <MFRC522_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */

  pedState = PED_RED;
 8000a00:	4b31      	ldr	r3, [pc, #196]	@ (8000ac8 <main+0xf8>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	701a      	strb	r2, [r3, #0]
  carState = CAR_GREEN;
 8000a06:	4b31      	ldr	r3, [pc, #196]	@ (8000acc <main+0xfc>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
  timer_count = 5;
 8000a0c:	4b30      	ldr	r3, [pc, #192]	@ (8000ad0 <main+0x100>)
 8000a0e:	2205      	movs	r2, #5
 8000a10:	601a      	str	r2, [r3, #0]
  Set_LED_State(pedState, carState);
 8000a12:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac8 <main+0xf8>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000acc <main+0xfc>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	4619      	mov	r1, r3
 8000a22:	4610      	mov	r0, r2
 8000a24:	f000 faa8 	bl	8000f78 <Set_LED_State>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a28:	482a      	ldr	r0, [pc, #168]	@ (8000ad4 <main+0x104>)
 8000a2a:	f002 fee3 	bl	80037f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4829      	ldr	r0, [pc, #164]	@ (8000ad8 <main+0x108>)
 8000a32:	f002 ff91 	bl	8003958 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000a36:	2104      	movs	r1, #4
 8000a38:	4827      	ldr	r0, [pc, #156]	@ (8000ad8 <main+0x108>)
 8000a3a:	f002 ff8d 	bl	8003958 <HAL_TIM_PWM_Start>

  Servo_Write(&htim3, TIM_CHANNEL_1, 0);    // 초기 0도로 정렬
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	4825      	ldr	r0, [pc, #148]	@ (8000ad8 <main+0x108>)
 8000a44:	f000 fade 	bl	8001004 <Servo_Write>
  Servo_Write(&htim3, TIM_CHANNEL_2, 0);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2104      	movs	r1, #4
 8000a4c:	4822      	ldr	r0, [pc, #136]	@ (8000ad8 <main+0x108>)
 8000a4e:	f000 fad9 	bl	8001004 <Servo_Write>
  HAL_Delay(500);   // 안정화 대기
 8000a52:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a56:	f000 ff65 	bl	8001924 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  status = MFRC522_Request(PICC_REQIDL, str);  // 카드 인식 확인
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	2026      	movs	r0, #38	@ 0x26
 8000a60:	f7ff ff53 	bl	800090a <MFRC522_Request>
 8000a64:	4603      	mov	r3, r0
 8000a66:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	      if (status == MI_OK)
 8000a6a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <main+0xa8>
	      {
	          printf("Card detected\n");
 8000a72:	481a      	ldr	r0, [pc, #104]	@ (8000adc <main+0x10c>)
 8000a74:	f004 fa26 	bl	8004ec4 <puts>
	      }

	      status = MFRC522_Anticoll(str);  // UID 읽기
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ff6a 	bl	8000954 <MFRC522_Anticoll>
 8000a80:	4603      	mov	r3, r0
 8000a82:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	      if (status == MI_OK)
 8000a86:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d1e5      	bne.n	8000a5a <main+0x8a>
	      {
	          printf("UID: ");
 8000a8e:	4814      	ldr	r0, [pc, #80]	@ (8000ae0 <main+0x110>)
 8000a90:	f004 f9b0 	bl	8004df4 <iprintf>
	          for (int i = 0; i < 4; i++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a98:	e00a      	b.n	8000ab0 <main+0xe0>
	          {
	              printf("%02X ", str[i]);
 8000a9a:	1d3a      	adds	r2, r7, #4
 8000a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a9e:	4413      	add	r3, r2
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	480f      	ldr	r0, [pc, #60]	@ (8000ae4 <main+0x114>)
 8000aa6:	f004 f9a5 	bl	8004df4 <iprintf>
	          for (int i = 0; i < 4; i++)
 8000aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000aac:	3301      	adds	r3, #1
 8000aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	ddf1      	ble.n	8000a9a <main+0xca>
	          }
	          printf("\r\n");
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <main+0x118>)
 8000ab8:	f004 fa04 	bl	8004ec4 <puts>
	          HAL_Delay(1000);
 8000abc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ac0:	f000 ff30 	bl	8001924 <HAL_Delay>
	  status = MFRC522_Request(PICC_REQIDL, str);  // 카드 인식 확인
 8000ac4:	e7c9      	b.n	8000a5a <main+0x8a>
 8000ac6:	bf00      	nop
 8000ac8:	20000000 	.word	0x20000000
 8000acc:	2000020c 	.word	0x2000020c
 8000ad0:	20000210 	.word	0x20000210
 8000ad4:	20000134 	.word	0x20000134
 8000ad8:	2000017c 	.word	0x2000017c
 8000adc:	08005f08 	.word	0x08005f08
 8000ae0:	08005f18 	.word	0x08005f18
 8000ae4:	08005f20 	.word	0x08005f20
 8000ae8:	08005f28 	.word	0x08005f28

08000aec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b094      	sub	sp, #80	@ 0x50
 8000af0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af2:	f107 0320 	add.w	r3, r7, #32
 8000af6:	2230      	movs	r2, #48	@ 0x30
 8000af8:	2100      	movs	r1, #0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f004 f9ea 	bl	8004ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b00:	f107 030c 	add.w	r3, r7, #12
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b10:	2300      	movs	r3, #0
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	4b28      	ldr	r3, [pc, #160]	@ (8000bb8 <SystemClock_Config+0xcc>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b18:	4a27      	ldr	r2, [pc, #156]	@ (8000bb8 <SystemClock_Config+0xcc>)
 8000b1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b20:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <SystemClock_Config+0xcc>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <SystemClock_Config+0xd0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a21      	ldr	r2, [pc, #132]	@ (8000bbc <SystemClock_Config+0xd0>)
 8000b36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b3a:	6013      	str	r3, [r2, #0]
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <SystemClock_Config+0xd0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b50:	2310      	movs	r3, #16
 8000b52:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b54:	2302      	movs	r3, #2
 8000b56:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000b5c:	2310      	movs	r3, #16
 8000b5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b60:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b64:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b66:	2304      	movs	r3, #4
 8000b68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6e:	f107 0320 	add.w	r3, r7, #32
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 fe48 	bl	8002808 <HAL_RCC_OscConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b7e:	f000 fb2b 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b82:	230f      	movs	r3, #15
 8000b84:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b86:	2302      	movs	r3, #2
 8000b88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b92:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b98:	f107 030c 	add.w	r3, r7, #12
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f002 f8aa 	bl	8002cf8 <HAL_RCC_ClockConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000baa:	f000 fb15 	bl	80011d8 <Error_Handler>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	3750      	adds	r7, #80	@ 0x50
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40007000 	.word	0x40007000

08000bc0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bc6:	4a13      	ldr	r2, [pc, #76]	@ (8000c14 <MX_I2C1_Init+0x54>)
 8000bc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000bca:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bcc:	4a12      	ldr	r2, [pc, #72]	@ (8000c18 <MX_I2C1_Init+0x58>)
 8000bce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bde:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000be2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000be4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bea:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bf0:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bfc:	4804      	ldr	r0, [pc, #16]	@ (8000c10 <MX_I2C1_Init+0x50>)
 8000bfe:	f001 f965 	bl	8001ecc <HAL_I2C_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c08:	f000 fae6 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000088 	.word	0x20000088
 8000c14:	40005400 	.word	0x40005400
 8000c18:	000186a0 	.word	0x000186a0

08000c1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c20:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c22:	4a18      	ldr	r2, [pc, #96]	@ (8000c84 <MX_SPI2_Init+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c2e:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c34:	4b12      	ldr	r3, [pc, #72]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3a:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c40:	4b0f      	ldr	r3, [pc, #60]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c4c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c68:	220a      	movs	r2, #10
 8000c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c6c:	4804      	ldr	r0, [pc, #16]	@ (8000c80 <MX_SPI2_Init+0x64>)
 8000c6e:	f002 fa63 	bl	8003138 <HAL_SPI_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000c78:	f000 faae 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200000dc 	.word	0x200000dc
 8000c84:	40003800 	.word	0x40003800

08000c88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c8e:	f107 0308 	add.w	r3, r7, #8
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c9c:	463b      	mov	r3, r7
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000ca6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000caa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8000cac:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cae:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000cb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000cba:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cbc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000cc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc2:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc8:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cca:	2280      	movs	r2, #128	@ 0x80
 8000ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cce:	4814      	ldr	r0, [pc, #80]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cd0:	f002 fd40 	bl	8003754 <HAL_TIM_Base_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000cda:	f000 fa7d 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ce4:	f107 0308 	add.w	r3, r7, #8
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480d      	ldr	r0, [pc, #52]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000cec:	f003 f896 	bl	8003e1c <HAL_TIM_ConfigClockSource>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000cf6:	f000 fa6f 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	@ (8000d20 <MX_TIM2_Init+0x98>)
 8000d08:	f003 fc4a 	bl	80045a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000d12:	f000 fa61 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000134 	.word	0x20000134

08000d24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]
 8000d42:	615a      	str	r2, [r3, #20]
 8000d44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d46:	4b27      	ldr	r3, [pc, #156]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d48:	4a27      	ldr	r2, [pc, #156]	@ (8000de8 <MX_TIM3_Init+0xc4>)
 8000d4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8000d4c:	4b25      	ldr	r3, [pc, #148]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d4e:	2253      	movs	r2, #83	@ 0x53
 8000d50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b24      	ldr	r3, [pc, #144]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000d58:	4b22      	ldr	r3, [pc, #136]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d5a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b20      	ldr	r3, [pc, #128]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d66:	4b1f      	ldr	r3, [pc, #124]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d6c:	481d      	ldr	r0, [pc, #116]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d6e:	f002 fda3 	bl	80038b8 <HAL_TIM_PWM_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000d78:	f000 fa2e 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d84:	f107 0320 	add.w	r3, r7, #32
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4816      	ldr	r0, [pc, #88]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000d8c:	f003 fc08 	bl	80045a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d96:	f000 fa1f 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d9a:	2360      	movs	r3, #96	@ 0x60
 8000d9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	2200      	movs	r2, #0
 8000dae:	4619      	mov	r1, r3
 8000db0:	480c      	ldr	r0, [pc, #48]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000db2:	f002 ff71 	bl	8003c98 <HAL_TIM_PWM_ConfigChannel>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000dbc:	f000 fa0c 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4807      	ldr	r0, [pc, #28]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000dc8:	f002 ff66 	bl	8003c98 <HAL_TIM_PWM_ConfigChannel>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000dd2:	f000 fa01 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dd6:	4803      	ldr	r0, [pc, #12]	@ (8000de4 <MX_TIM3_Init+0xc0>)
 8000dd8:	f000 fb96 	bl	8001508 <HAL_TIM_MspPostInit>

}
 8000ddc:	bf00      	nop
 8000dde:	3728      	adds	r7, #40	@ 0x28
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2000017c 	.word	0x2000017c
 8000de8:	40000400 	.word	0x40000400

08000dec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000df2:	4a12      	ldr	r2, [pc, #72]	@ (8000e3c <MX_USART2_UART_Init+0x50>)
 8000df4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000df6:	4b10      	ldr	r3, [pc, #64]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000df8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e04:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e10:	4b09      	ldr	r3, [pc, #36]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e12:	220c      	movs	r2, #12
 8000e14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e16:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e22:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <MX_USART2_UART_Init+0x4c>)
 8000e24:	f003 fc3e 	bl	80046a4 <HAL_UART_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e2e:	f000 f9d3 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200001c4 	.word	0x200001c4
 8000e3c:	40004400 	.word	0x40004400

08000e40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	@ 0x28
 8000e44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
 8000e5a:	4b38      	ldr	r3, [pc, #224]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a37      	ldr	r2, [pc, #220]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b35      	ldr	r3, [pc, #212]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	4b31      	ldr	r3, [pc, #196]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	4a30      	ldr	r2, [pc, #192]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e82:	4b2e      	ldr	r3, [pc, #184]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	4b2a      	ldr	r3, [pc, #168]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a29      	ldr	r2, [pc, #164]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b27      	ldr	r3, [pc, #156]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	4b23      	ldr	r3, [pc, #140]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000eb4:	f043 0302 	orr.w	r3, r3, #2
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	@ (8000f3c <MX_GPIO_Init+0xfc>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2103      	movs	r1, #3
 8000eca:	481d      	ldr	r0, [pc, #116]	@ (8000f40 <MX_GPIO_Init+0x100>)
 8000ecc:	f000 ffe4 	bl	8001e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000ed6:	481b      	ldr	r0, [pc, #108]	@ (8000f44 <MX_GPIO_Init+0x104>)
 8000ed8:	f000 ffde 	bl	8001e98 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000edc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ee2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4813      	ldr	r0, [pc, #76]	@ (8000f40 <MX_GPIO_Init+0x100>)
 8000ef4:	f000 fe4c 	bl	8001b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <MX_GPIO_Init+0x100>)
 8000f10:	f000 fe3e 	bl	8001b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000f14:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 8000f18:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <MX_GPIO_Init+0x104>)
 8000f2e:	f000 fe2f 	bl	8001b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f32:	bf00      	nop
 8000f34:	3728      	adds	r7, #40	@ 0x28
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020800 	.word	0x40020800
 8000f44:	40020000 	.word	0x40020000

08000f48 <LED_All_Off>:

/* USER CODE BEGIN 4 */
void LED_All_Off(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET); // 보행자 신호
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	21e0      	movs	r1, #224	@ 0xe0
 8000f50:	4807      	ldr	r0, [pc, #28]	@ (8000f70 <LED_All_Off+0x28>)
 8000f52:	f000 ffa1 	bl	8001e98 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);           // 차량 주황, 빨강
 8000f56:	2200      	movs	r2, #0
 8000f58:	2103      	movs	r1, #3
 8000f5a:	4806      	ldr	r0, [pc, #24]	@ (8000f74 <LED_All_Off+0x2c>)
 8000f5c:	f000 ff9c 	bl	8001e98 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);                      // 차량 초록
 8000f60:	2200      	movs	r2, #0
 8000f62:	2110      	movs	r1, #16
 8000f64:	4802      	ldr	r0, [pc, #8]	@ (8000f70 <LED_All_Off+0x28>)
 8000f66:	f000 ff97 	bl	8001e98 <HAL_GPIO_WritePin>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40020000 	.word	0x40020000
 8000f74:	40020800 	.word	0x40020800

08000f78 <Set_LED_State>:

void Set_LED_State(PedestrianState ped, CarState car)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	460a      	mov	r2, r1
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
    LED_All_Off();
 8000f88:	f7ff ffde 	bl	8000f48 <LED_All_Off>
    // 보행자
    if (ped == PED_GREEN)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d105      	bne.n	8000f9e <Set_LED_State+0x26>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2120      	movs	r1, #32
 8000f96:	4819      	ldr	r0, [pc, #100]	@ (8000ffc <Set_LED_State+0x84>)
 8000f98:	f000 ff7e 	bl	8001e98 <HAL_GPIO_WritePin>
 8000f9c:	e010      	b.n	8000fc0 <Set_LED_State+0x48>
    else if (ped == PED_YELLOW)
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d105      	bne.n	8000fb0 <Set_LED_State+0x38>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2140      	movs	r1, #64	@ 0x40
 8000fa8:	4814      	ldr	r0, [pc, #80]	@ (8000ffc <Set_LED_State+0x84>)
 8000faa:	f000 ff75 	bl	8001e98 <HAL_GPIO_WritePin>
 8000fae:	e007      	b.n	8000fc0 <Set_LED_State+0x48>
    else if (ped == PED_RED)
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d104      	bne.n	8000fc0 <Set_LED_State+0x48>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2180      	movs	r1, #128	@ 0x80
 8000fba:	4810      	ldr	r0, [pc, #64]	@ (8000ffc <Set_LED_State+0x84>)
 8000fbc:	f000 ff6c 	bl	8001e98 <HAL_GPIO_WritePin>

    // 차량
    if (car == CAR_GREEN)
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d105      	bne.n	8000fd2 <Set_LED_State+0x5a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	2110      	movs	r1, #16
 8000fca:	480c      	ldr	r0, [pc, #48]	@ (8000ffc <Set_LED_State+0x84>)
 8000fcc:	f000 ff64 	bl	8001e98 <HAL_GPIO_WritePin>
    else if (car == CAR_YELLOW)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
    else if (car == CAR_RED)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);   // 차량 빨강
}
 8000fd0:	e010      	b.n	8000ff4 <Set_LED_State+0x7c>
    else if (car == CAR_YELLOW)
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d105      	bne.n	8000fe4 <Set_LED_State+0x6c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2101      	movs	r1, #1
 8000fdc:	4808      	ldr	r0, [pc, #32]	@ (8001000 <Set_LED_State+0x88>)
 8000fde:	f000 ff5b 	bl	8001e98 <HAL_GPIO_WritePin>
}
 8000fe2:	e007      	b.n	8000ff4 <Set_LED_State+0x7c>
    else if (car == CAR_RED)
 8000fe4:	79bb      	ldrb	r3, [r7, #6]
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d104      	bne.n	8000ff4 <Set_LED_State+0x7c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);   // 차량 빨강
 8000fea:	2201      	movs	r2, #1
 8000fec:	2102      	movs	r1, #2
 8000fee:	4804      	ldr	r0, [pc, #16]	@ (8001000 <Set_LED_State+0x88>)
 8000ff0:	f000 ff52 	bl	8001e98 <HAL_GPIO_WritePin>
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40020000 	.word	0x40020000
 8001000:	40020800 	.word	0x40020800

08001004 <Servo_Write>:
void Servo_Write(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t angle)
{
 8001004:	b480      	push	{r7}
 8001006:	b087      	sub	sp, #28
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	4613      	mov	r3, r2
 8001010:	71fb      	strb	r3, [r7, #7]
    // 0도 = 0.5ms → 500us
    // 180도 = 2.5ms → 2500us
	uint16_t min_pulse = 500;
 8001012:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001016:	82fb      	strh	r3, [r7, #22]
	uint16_t max_pulse = 2500;
 8001018:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800101c:	82bb      	strh	r3, [r7, #20]

	if(angle > 90) angle = 90;
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	2b5a      	cmp	r3, #90	@ 0x5a
 8001022:	d901      	bls.n	8001028 <Servo_Write+0x24>
 8001024:	235a      	movs	r3, #90	@ 0x5a
 8001026:	71fb      	strb	r3, [r7, #7]
	uint16_t pulse = min_pulse + ((max_pulse - min_pulse) * angle) / 180;
 8001028:	8aba      	ldrh	r2, [r7, #20]
 800102a:	8afb      	ldrh	r3, [r7, #22]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	79fa      	ldrb	r2, [r7, #7]
 8001030:	fb02 f303 	mul.w	r3, r2, r3
 8001034:	4a16      	ldr	r2, [pc, #88]	@ (8001090 <Servo_Write+0x8c>)
 8001036:	fb82 1203 	smull	r1, r2, r2, r3
 800103a:	441a      	add	r2, r3
 800103c:	11d2      	asrs	r2, r2, #7
 800103e:	17db      	asrs	r3, r3, #31
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	b29a      	uxth	r2, r3
 8001044:	8afb      	ldrh	r3, [r7, #22]
 8001046:	4413      	add	r3, r2
 8001048:	827b      	strh	r3, [r7, #18]
	__HAL_TIM_SET_COMPARE(htim, Channel, pulse);
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d104      	bne.n	800105a <Servo_Write+0x56>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	8a7a      	ldrh	r2, [r7, #18]
 8001056:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001058:	e013      	b.n	8001082 <Servo_Write+0x7e>
	__HAL_TIM_SET_COMPARE(htim, Channel, pulse);
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b04      	cmp	r3, #4
 800105e:	d104      	bne.n	800106a <Servo_Write+0x66>
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	8a7b      	ldrh	r3, [r7, #18]
 8001066:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001068:	e00b      	b.n	8001082 <Servo_Write+0x7e>
	__HAL_TIM_SET_COMPARE(htim, Channel, pulse);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	2b08      	cmp	r3, #8
 800106e:	d104      	bne.n	800107a <Servo_Write+0x76>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	8a7b      	ldrh	r3, [r7, #18]
 8001076:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001078:	e003      	b.n	8001082 <Servo_Write+0x7e>
	__HAL_TIM_SET_COMPARE(htim, Channel, pulse);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	8a7b      	ldrh	r3, [r7, #18]
 8001080:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001082:	bf00      	nop
 8001084:	371c      	adds	r7, #28
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	b60b60b7 	.word	0xb60b60b7

08001094 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a4:	f040 8084 	bne.w	80011b0 <HAL_TIM_PeriodElapsedCallback+0x11c>
    {
        if(timer_count > 0)
 80010a8:	4b43      	ldr	r3, [pc, #268]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d016      	beq.n	80010de <HAL_TIM_PeriodElapsedCallback+0x4a>
        {
        	char lcd_buffer[17];
			sprintf(lcd_buffer, "Time: %2lu ", timer_count);
 80010b0:	4b41      	ldr	r3, [pc, #260]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4940      	ldr	r1, [pc, #256]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x128>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f003 fdb6 	bl	8004c2c <siprintf>
			lcd_set_cursor(1, 0);
 80010c0:	2100      	movs	r1, #0
 80010c2:	2001      	movs	r0, #1
 80010c4:	f000 f900 	bl	80012c8 <lcd_set_cursor>
			lcd_send_string(lcd_buffer);
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 f8e5 	bl	800129c <lcd_send_string>
            timer_count--;
 80010d2:	4b39      	ldr	r3, [pc, #228]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	4a37      	ldr	r2, [pc, #220]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80010da:	6013      	str	r3, [r2, #0]

            Set_LED_State(pedState, carState);

        }
    }
}
 80010dc:	e068      	b.n	80011b0 <HAL_TIM_PeriodElapsedCallback+0x11c>
        	if(pedState == PED_RED)
 80010de:	4b38      	ldr	r3, [pc, #224]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d11a      	bne.n	800111e <HAL_TIM_PeriodElapsedCallback+0x8a>
				pedState = PED_YELLOW;
 80010e8:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	701a      	strb	r2, [r3, #0]
				carState = CAR_YELLOW;      // 보행자 주황 = 차량 대기
 80010ee:	4b35      	ldr	r3, [pc, #212]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
				timer_count = 5;
 80010f4:	4b30      	ldr	r3, [pc, #192]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80010f6:	2205      	movs	r2, #5
 80010f8:	601a      	str	r2, [r3, #0]
				Servo_Write(&htim3, TIM_CHANNEL_1, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	4832      	ldr	r0, [pc, #200]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001100:	f7ff ff80 	bl	8001004 <Servo_Write>
				Servo_Write(&htim3, TIM_CHANNEL_2, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2104      	movs	r1, #4
 8001108:	482f      	ldr	r0, [pc, #188]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800110a:	f7ff ff7b 	bl	8001004 <Servo_Write>
				lcd_set_cursor(0, 0);
 800110e:	2100      	movs	r1, #0
 8001110:	2000      	movs	r0, #0
 8001112:	f000 f8d9 	bl	80012c8 <lcd_set_cursor>
				lcd_send_string("Ped WAIT!      ");
 8001116:	482d      	ldr	r0, [pc, #180]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001118:	f000 f8c0 	bl	800129c <lcd_send_string>
 800111c:	e03e      	b.n	800119c <HAL_TIM_PeriodElapsedCallback+0x108>
        	else if(pedState == PED_YELLOW)
 800111e:	4b28      	ldr	r3, [pc, #160]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	2b01      	cmp	r3, #1
 8001126:	d11a      	bne.n	800115e <HAL_TIM_PeriodElapsedCallback+0xca>
				pedState = PED_GREEN;
 8001128:	4b25      	ldr	r3, [pc, #148]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
				carState = CAR_RED;
 800112e:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001130:	2202      	movs	r2, #2
 8001132:	701a      	strb	r2, [r3, #0]
				timer_count = 30;
 8001134:	4b20      	ldr	r3, [pc, #128]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001136:	221e      	movs	r2, #30
 8001138:	601a      	str	r2, [r3, #0]
				Servo_Write(&htim3, TIM_CHANNEL_1, 90);
 800113a:	225a      	movs	r2, #90	@ 0x5a
 800113c:	2100      	movs	r1, #0
 800113e:	4822      	ldr	r0, [pc, #136]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001140:	f7ff ff60 	bl	8001004 <Servo_Write>
				Servo_Write(&htim3, TIM_CHANNEL_2, 90);
 8001144:	225a      	movs	r2, #90	@ 0x5a
 8001146:	2104      	movs	r1, #4
 8001148:	481f      	ldr	r0, [pc, #124]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800114a:	f7ff ff5b 	bl	8001004 <Servo_Write>
				lcd_set_cursor(0, 0);
 800114e:	2100      	movs	r1, #0
 8001150:	2000      	movs	r0, #0
 8001152:	f000 f8b9 	bl	80012c8 <lcd_set_cursor>
				lcd_send_string("Ped GO!         ");
 8001156:	481e      	ldr	r0, [pc, #120]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001158:	f000 f8a0 	bl	800129c <lcd_send_string>
 800115c:	e01e      	b.n	800119c <HAL_TIM_PeriodElapsedCallback+0x108>
        	else if(pedState == PED_GREEN)
 800115e:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d119      	bne.n	800119c <HAL_TIM_PeriodElapsedCallback+0x108>
            	pedState = PED_RED;
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800116a:	2202      	movs	r2, #2
 800116c:	701a      	strb	r2, [r3, #0]
				carState = CAR_GREEN;
 800116e:	4b15      	ldr	r3, [pc, #84]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
                timer_count = 30;
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001176:	221e      	movs	r2, #30
 8001178:	601a      	str	r2, [r3, #0]
                Servo_Write(&htim3, TIM_CHANNEL_1, 0);    // PC6
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	4812      	ldr	r0, [pc, #72]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001180:	f7ff ff40 	bl	8001004 <Servo_Write>
				Servo_Write(&htim3, TIM_CHANNEL_2, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	2104      	movs	r1, #4
 8001188:	480f      	ldr	r0, [pc, #60]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800118a:	f7ff ff3b 	bl	8001004 <Servo_Write>
				lcd_set_cursor(0, 0);
 800118e:	2100      	movs	r1, #0
 8001190:	2000      	movs	r0, #0
 8001192:	f000 f899 	bl	80012c8 <lcd_set_cursor>
				lcd_send_string("Ped STOP!       ");
 8001196:	480f      	ldr	r0, [pc, #60]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001198:	f000 f880 	bl	800129c <lcd_send_string>
            Set_LED_State(pedState, carState);
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4a08      	ldr	r2, [pc, #32]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80011a4:	7812      	ldrb	r2, [r2, #0]
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fee4 	bl	8000f78 <Set_LED_State>
}
 80011b0:	bf00      	nop
 80011b2:	3720      	adds	r7, #32
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000210 	.word	0x20000210
 80011bc:	08005f2c 	.word	0x08005f2c
 80011c0:	20000000 	.word	0x20000000
 80011c4:	2000020c 	.word	0x2000020c
 80011c8:	2000017c 	.word	0x2000017c
 80011cc:	08005f38 	.word	0x08005f38
 80011d0:	08005f48 	.word	0x08005f48
 80011d4:	08005f5c 	.word	0x08005f5c

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <Error_Handler+0x8>

080011e4 <lcd_send_cmd>:
  HAL_Delay(2);
  lcd_send_cmd(0x06); // Entry mode set: increment, no shift
  lcd_send_cmd(0x0C); // Display on, cursor off, blink off
}

void lcd_send_cmd(uint8_t cmd) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
  lcd_send_internal(cmd, 0);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f812 	bl	800121c <lcd_send_internal>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  lcd_send_internal(data, LCD_RS);
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2101      	movs	r1, #1
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f804 	bl	800121c <lcd_send_internal>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <lcd_send_internal>:
  buf[1] = high_nibble | LCD_BACKLIGHT;

  HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
}

void lcd_send_internal(uint8_t data, uint8_t flags) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af02      	add	r7, sp, #8
 8001222:	4603      	mov	r3, r0
 8001224:	460a      	mov	r2, r1
 8001226:	71fb      	strb	r3, [r7, #7]
 8001228:	4613      	mov	r3, r2
 800122a:	71bb      	strb	r3, [r7, #6]
  uint8_t high_nibble = data & 0xF0;
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	f023 030f 	bic.w	r3, r3, #15
 8001232:	73fb      	strb	r3, [r7, #15]
  uint8_t low_nibble = (data << 4) & 0xF0;
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	73bb      	strb	r3, [r7, #14]
  uint8_t buf[4];

  buf[0] = high_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 800123a:	7bfa      	ldrb	r2, [r7, #15]
 800123c:	79bb      	ldrb	r3, [r7, #6]
 800123e:	4313      	orrs	r3, r2
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f043 030c 	orr.w	r3, r3, #12
 8001246:	b2db      	uxtb	r3, r3
 8001248:	723b      	strb	r3, [r7, #8]
  buf[1] = high_nibble | flags | LCD_BACKLIGHT;
 800124a:	7bfa      	ldrb	r2, [r7, #15]
 800124c:	79bb      	ldrb	r3, [r7, #6]
 800124e:	4313      	orrs	r3, r2
 8001250:	b2db      	uxtb	r3, r3
 8001252:	f043 0308 	orr.w	r3, r3, #8
 8001256:	b2db      	uxtb	r3, r3
 8001258:	727b      	strb	r3, [r7, #9]
  buf[2] = low_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 800125a:	7bba      	ldrb	r2, [r7, #14]
 800125c:	79bb      	ldrb	r3, [r7, #6]
 800125e:	4313      	orrs	r3, r2
 8001260:	b2db      	uxtb	r3, r3
 8001262:	f043 030c 	orr.w	r3, r3, #12
 8001266:	b2db      	uxtb	r3, r3
 8001268:	72bb      	strb	r3, [r7, #10]
  buf[3] = low_nibble | flags | LCD_BACKLIGHT;
 800126a:	7bba      	ldrb	r2, [r7, #14]
 800126c:	79bb      	ldrb	r3, [r7, #6]
 800126e:	4313      	orrs	r3, r2
 8001270:	b2db      	uxtb	r3, r3
 8001272:	f043 0308 	orr.w	r3, r3, #8
 8001276:	b2db      	uxtb	r3, r3
 8001278:	72fb      	strb	r3, [r7, #11]

  HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 4, HAL_MAX_DELAY);
 800127a:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <lcd_send_internal+0x7c>)
 800127c:	6818      	ldr	r0, [r3, #0]
 800127e:	f107 0208 	add.w	r2, r7, #8
 8001282:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2304      	movs	r3, #4
 800128a:	214e      	movs	r1, #78	@ 0x4e
 800128c:	f000 ff62 	bl	8002154 <HAL_I2C_Master_Transmit>
}
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000214 	.word	0x20000214

0800129c <lcd_send_string>:

void lcd_send_string(char *str) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  while (*str) {
 80012a4:	e007      	b.n	80012b6 <lcd_send_string+0x1a>
    lcd_send_data((uint8_t)(*str));
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ffa8 	bl	8001200 <lcd_send_data>
    str++;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3301      	adds	r3, #1
 80012b4:	607b      	str	r3, [r7, #4]
  while (*str) {
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f3      	bne.n	80012a6 <lcd_send_string+0xa>
  }
}
 80012be:	bf00      	nop
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <lcd_set_cursor>:
void lcd_clear(void) {
  lcd_send_cmd(0x01);
  HAL_Delay(2);
}

void lcd_set_cursor(uint8_t row, uint8_t col) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	460a      	mov	r2, r1
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	4613      	mov	r3, r2
 80012d6:	71bb      	strb	r3, [r7, #6]
  uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54}; // 2??
 80012d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <lcd_set_cursor+0x3c>)
 80012da:	60fb      	str	r3, [r7, #12]
  lcd_send_cmd(0x80 | (col + row_offsets[row]));
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	3310      	adds	r3, #16
 80012e0:	443b      	add	r3, r7
 80012e2:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80012e6:	79bb      	ldrb	r3, [r7, #6]
 80012e8:	4413      	add	r3, r2
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff74 	bl	80011e4 <lcd_send_cmd>
}
 80012fc:	bf00      	nop
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	54144000 	.word	0x54144000

08001308 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <HAL_MspInit+0x4c>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001316:	4a0f      	ldr	r2, [pc, #60]	@ (8001354 <HAL_MspInit+0x4c>)
 8001318:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131c:	6453      	str	r3, [r2, #68]	@ 0x44
 800131e:	4b0d      	ldr	r3, [pc, #52]	@ (8001354 <HAL_MspInit+0x4c>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <HAL_MspInit+0x4c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001332:	4a08      	ldr	r2, [pc, #32]	@ (8001354 <HAL_MspInit+0x4c>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001338:	6413      	str	r3, [r2, #64]	@ 0x40
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_MspInit+0x4c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001346:	2007      	movs	r0, #7
 8001348:	f000 fbe0 	bl	8001b0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40023800 	.word	0x40023800

08001358 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a19      	ldr	r2, [pc, #100]	@ (80013dc <HAL_I2C_MspInit+0x84>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d12c      	bne.n	80013d4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a17      	ldr	r2, [pc, #92]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001396:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800139a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800139c:	2312      	movs	r3, #18
 800139e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a4:	2303      	movs	r3, #3
 80013a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013a8:	2304      	movs	r3, #4
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	480c      	ldr	r0, [pc, #48]	@ (80013e4 <HAL_I2C_MspInit+0x8c>)
 80013b4:	f000 fbec 	bl	8001b90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 80013c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c8:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <HAL_I2C_MspInit+0x88>)
 80013ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013d4:	bf00      	nop
 80013d6:	3728      	adds	r7, #40	@ 0x28
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40005400 	.word	0x40005400
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40020400 	.word	0x40020400

080013e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	@ 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	@ (800146c <HAL_SPI_MspInit+0x84>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12c      	bne.n	8001464 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 8001414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001418:	6413      	str	r3, [r2, #64]	@ 0x40
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a10      	ldr	r2, [pc, #64]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <HAL_SPI_MspInit+0x88>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001442:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001454:	2305      	movs	r3, #5
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	4805      	ldr	r0, [pc, #20]	@ (8001474 <HAL_SPI_MspInit+0x8c>)
 8001460:	f000 fb96 	bl	8001b90 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001464:	bf00      	nop
 8001466:	3728      	adds	r7, #40	@ 0x28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40003800 	.word	0x40003800
 8001470:	40023800 	.word	0x40023800
 8001474:	40020400 	.word	0x40020400

08001478 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001488:	d115      	bne.n	80014b6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <HAL_TIM_Base_MspInit+0x48>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	4a0b      	ldr	r2, [pc, #44]	@ (80014c0 <HAL_TIM_Base_MspInit+0x48>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6413      	str	r3, [r2, #64]	@ 0x40
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_TIM_Base_MspInit+0x48>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	201c      	movs	r0, #28
 80014ac:	f000 fb39 	bl	8001b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014b0:	201c      	movs	r0, #28
 80014b2:	f000 fb52 	bl	8001b5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014b6:	bf00      	nop
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001500 <HAL_TIM_PWM_MspInit+0x3c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10d      	bne.n	80014f2 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_TIM_PWM_MspInit+0x40>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	4a09      	ldr	r2, [pc, #36]	@ (8001504 <HAL_TIM_PWM_MspInit+0x40>)
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e6:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <HAL_TIM_PWM_MspInit+0x40>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40000400 	.word	0x40000400
 8001504:	40023800 	.word	0x40023800

08001508 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a12      	ldr	r2, [pc, #72]	@ (8001570 <HAL_TIM_MspPostInit+0x68>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d11d      	bne.n	8001566 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <HAL_TIM_MspPostInit+0x6c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a10      	ldr	r2, [pc, #64]	@ (8001574 <HAL_TIM_MspPostInit+0x6c>)
 8001534:	f043 0304 	orr.w	r3, r3, #4
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <HAL_TIM_MspPostInit+0x6c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0304 	and.w	r3, r3, #4
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001546:	23c0      	movs	r3, #192	@ 0xc0
 8001548:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001556:	2302      	movs	r3, #2
 8001558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155a:	f107 030c 	add.w	r3, r7, #12
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	@ (8001578 <HAL_TIM_MspPostInit+0x70>)
 8001562:	f000 fb15 	bl	8001b90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001566:	bf00      	nop
 8001568:	3720      	adds	r7, #32
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40000400 	.word	0x40000400
 8001574:	40023800 	.word	0x40023800
 8001578:	40020800 	.word	0x40020800

0800157c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a19      	ldr	r2, [pc, #100]	@ (8001600 <HAL_UART_MspInit+0x84>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d12b      	bne.n	80015f6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	4a17      	ldr	r2, [pc, #92]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a10      	ldr	r2, [pc, #64]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <HAL_UART_MspInit+0x88>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015d6:	230c      	movs	r3, #12
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e2:	2303      	movs	r3, #3
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015e6:	2307      	movs	r3, #7
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <HAL_UART_MspInit+0x8c>)
 80015f2:	f000 facd 	bl	8001b90 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	@ 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40004400 	.word	0x40004400
 8001604:	40023800 	.word	0x40023800
 8001608:	40020000 	.word	0x40020000

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <NMI_Handler+0x4>

08001614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <HardFault_Handler+0x4>

0800161c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <MemManage_Handler+0x4>

08001624 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <BusFault_Handler+0x4>

0800162c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <UsageFault_Handler+0x4>

08001634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001662:	f000 f93f 	bl	80018e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001670:	4802      	ldr	r0, [pc, #8]	@ (800167c <TIM2_IRQHandler+0x10>)
 8001672:	f002 fa21 	bl	8003ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000134 	.word	0x20000134

08001680 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
 8001690:	e00a      	b.n	80016a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001692:	f3af 8000 	nop.w
 8001696:	4601      	mov	r1, r0
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	60ba      	str	r2, [r7, #8]
 800169e:	b2ca      	uxtb	r2, r1
 80016a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	3301      	adds	r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	dbf0      	blt.n	8001692 <_read+0x12>
  }

  return len;
 80016b0:	687b      	ldr	r3, [r7, #4]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b086      	sub	sp, #24
 80016be:	af00      	add	r7, sp, #0
 80016c0:	60f8      	str	r0, [r7, #12]
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c6:	2300      	movs	r3, #0
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	e009      	b.n	80016e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	60ba      	str	r2, [r7, #8]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	697a      	ldr	r2, [r7, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	dbf1      	blt.n	80016cc <_write+0x12>
  }
  return len;
 80016e8:	687b      	ldr	r3, [r7, #4]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <_close>:

int _close(int file)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016fe:	4618      	mov	r0, r3
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800171a:	605a      	str	r2, [r3, #4]
  return 0;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_isatty>:

int _isatty(int file)
{
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001732:	2301      	movs	r3, #1
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001764:	4a14      	ldr	r2, [pc, #80]	@ (80017b8 <_sbrk+0x5c>)
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <_sbrk+0x60>)
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001770:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <_sbrk+0x64>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d102      	bne.n	800177e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <_sbrk+0x64>)
 800177a:	4a12      	ldr	r2, [pc, #72]	@ (80017c4 <_sbrk+0x68>)
 800177c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800177e:	4b10      	ldr	r3, [pc, #64]	@ (80017c0 <_sbrk+0x64>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4413      	add	r3, r2
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	429a      	cmp	r2, r3
 800178a:	d207      	bcs.n	800179c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800178c:	f003 fbaa 	bl	8004ee4 <__errno>
 8001790:	4603      	mov	r3, r0
 8001792:	220c      	movs	r2, #12
 8001794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800179a:	e009      	b.n	80017b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a2:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <_sbrk+0x64>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4413      	add	r3, r2
 80017aa:	4a05      	ldr	r2, [pc, #20]	@ (80017c0 <_sbrk+0x64>)
 80017ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ae:	68fb      	ldr	r3, [r7, #12]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20020000 	.word	0x20020000
 80017bc:	00000400 	.word	0x00000400
 80017c0:	20000218 	.word	0x20000218
 80017c4:	20000370 	.word	0x20000370

080017c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <SystemInit+0x20>)
 80017ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017d2:	4a05      	ldr	r2, [pc, #20]	@ (80017e8 <SystemInit+0x20>)
 80017d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001824 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017f0:	f7ff ffea 	bl	80017c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017f4:	480c      	ldr	r0, [pc, #48]	@ (8001828 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017f6:	490d      	ldr	r1, [pc, #52]	@ (800182c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001830 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017fc:	e002      	b.n	8001804 <LoopCopyDataInit>

080017fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001802:	3304      	adds	r3, #4

08001804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001808:	d3f9      	bcc.n	80017fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800180a:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800180c:	4c0a      	ldr	r4, [pc, #40]	@ (8001838 <LoopFillZerobss+0x22>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001810:	e001      	b.n	8001816 <LoopFillZerobss>

08001812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001814:	3204      	adds	r2, #4

08001816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001818:	d3fb      	bcc.n	8001812 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800181a:	f003 fb69 	bl	8004ef0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800181e:	f7ff f8d7 	bl	80009d0 <main>
  bx  lr    
 8001822:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001824:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001828:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800182c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001830:	08005fcc 	.word	0x08005fcc
  ldr r2, =_sbss
 8001834:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001838:	2000036c 	.word	0x2000036c

0800183c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800183c:	e7fe      	b.n	800183c <ADC_IRQHandler>
	...

08001840 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001844:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <HAL_Init+0x40>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a0d      	ldr	r2, [pc, #52]	@ (8001880 <HAL_Init+0x40>)
 800184a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800184e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_Init+0x40>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <HAL_Init+0x40>)
 8001856:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800185a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <HAL_Init+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a07      	ldr	r2, [pc, #28]	@ (8001880 <HAL_Init+0x40>)
 8001862:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001866:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001868:	2003      	movs	r0, #3
 800186a:	f000 f94f 	bl	8001b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800186e:	2000      	movs	r0, #0
 8001870:	f000 f808 	bl	8001884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001874:	f7ff fd48 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40023c00 	.word	0x40023c00

08001884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_InitTick+0x54>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <HAL_InitTick+0x58>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800189a:	fbb3 f3f1 	udiv	r3, r3, r1
 800189e:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f967 	bl	8001b76 <HAL_SYSTICK_Config>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e00e      	b.n	80018d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d80a      	bhi.n	80018ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b8:	2200      	movs	r2, #0
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018c0:	f000 f92f 	bl	8001b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018c4:	4a06      	ldr	r2, [pc, #24]	@ (80018e0 <HAL_InitTick+0x5c>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	e000      	b.n	80018d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000004 	.word	0x20000004
 80018dc:	2000000c 	.word	0x2000000c
 80018e0:	20000008 	.word	0x20000008

080018e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <HAL_IncTick+0x20>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <HAL_IncTick+0x24>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4413      	add	r3, r2
 80018f4:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <HAL_IncTick+0x24>)
 80018f6:	6013      	str	r3, [r2, #0]
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	2000000c 	.word	0x2000000c
 8001908:	2000021c 	.word	0x2000021c

0800190c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return uwTick;
 8001910:	4b03      	ldr	r3, [pc, #12]	@ (8001920 <HAL_GetTick+0x14>)
 8001912:	681b      	ldr	r3, [r3, #0]
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	2000021c 	.word	0x2000021c

08001924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800192c:	f7ff ffee 	bl	800190c <HAL_GetTick>
 8001930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800193c:	d005      	beq.n	800194a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <HAL_Delay+0x44>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	461a      	mov	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4413      	add	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800194a:	bf00      	nop
 800194c:	f7ff ffde 	bl	800190c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	429a      	cmp	r2, r3
 800195a:	d8f7      	bhi.n	800194c <HAL_Delay+0x28>
  {
  }
}
 800195c:	bf00      	nop
 800195e:	bf00      	nop
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000000c 	.word	0x2000000c

0800196c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001988:	4013      	ands	r3, r2
 800198a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800199c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199e:	4a04      	ldr	r2, [pc, #16]	@ (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	60d3      	str	r3, [r2, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b8:	4b04      	ldr	r3, [pc, #16]	@ (80019cc <__NVIC_GetPriorityGrouping+0x18>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	f003 0307 	and.w	r3, r3, #7
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	db0b      	blt.n	80019fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	f003 021f 	and.w	r2, r3, #31
 80019e8:	4907      	ldr	r1, [pc, #28]	@ (8001a08 <__NVIC_EnableIRQ+0x38>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	095b      	lsrs	r3, r3, #5
 80019f0:	2001      	movs	r0, #1
 80019f2:	fa00 f202 	lsl.w	r2, r0, r2
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000e100 	.word	0xe000e100

08001a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	6039      	str	r1, [r7, #0]
 8001a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	db0a      	blt.n	8001a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	490c      	ldr	r1, [pc, #48]	@ (8001a58 <__NVIC_SetPriority+0x4c>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	0112      	lsls	r2, r2, #4
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	440b      	add	r3, r1
 8001a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a34:	e00a      	b.n	8001a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4908      	ldr	r1, [pc, #32]	@ (8001a5c <__NVIC_SetPriority+0x50>)
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	3b04      	subs	r3, #4
 8001a44:	0112      	lsls	r2, r2, #4
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	440b      	add	r3, r1
 8001a4a:	761a      	strb	r2, [r3, #24]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000e100 	.word	0xe000e100
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b089      	sub	sp, #36	@ 0x24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f1c3 0307 	rsb	r3, r3, #7
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	bf28      	it	cs
 8001a7e:	2304      	movcs	r3, #4
 8001a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3304      	adds	r3, #4
 8001a86:	2b06      	cmp	r3, #6
 8001a88:	d902      	bls.n	8001a90 <NVIC_EncodePriority+0x30>
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3b03      	subs	r3, #3
 8001a8e:	e000      	b.n	8001a92 <NVIC_EncodePriority+0x32>
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43da      	mvns	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43d9      	mvns	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	4313      	orrs	r3, r2
         );
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3724      	adds	r7, #36	@ 0x24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ad8:	d301      	bcc.n	8001ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ada:	2301      	movs	r3, #1
 8001adc:	e00f      	b.n	8001afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <SysTick_Config+0x40>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae6:	210f      	movs	r1, #15
 8001ae8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001aec:	f7ff ff8e 	bl	8001a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <SysTick_Config+0x40>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af6:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <SysTick_Config+0x40>)
 8001af8:	2207      	movs	r2, #7
 8001afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	e000e010 	.word	0xe000e010

08001b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ff29 	bl	800196c <__NVIC_SetPriorityGrouping>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b086      	sub	sp, #24
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	4603      	mov	r3, r0
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
 8001b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b34:	f7ff ff3e 	bl	80019b4 <__NVIC_GetPriorityGrouping>
 8001b38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	68b9      	ldr	r1, [r7, #8]
 8001b3e:	6978      	ldr	r0, [r7, #20]
 8001b40:	f7ff ff8e 	bl	8001a60 <NVIC_EncodePriority>
 8001b44:	4602      	mov	r2, r0
 8001b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff5d 	bl	8001a0c <__NVIC_SetPriority>
}
 8001b52:	bf00      	nop
 8001b54:	3718      	adds	r7, #24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	4603      	mov	r3, r0
 8001b62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff31 	bl	80019d0 <__NVIC_EnableIRQ>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff ffa2 	bl	8001ac8 <SysTick_Config>
 8001b84:	4603      	mov	r3, r0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b089      	sub	sp, #36	@ 0x24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	e159      	b.n	8001e60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bac:	2201      	movs	r2, #1
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	f040 8148 	bne.w	8001e5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d005      	beq.n	8001be2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d130      	bne.n	8001c44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c18:	2201      	movs	r2, #1
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	091b      	lsrs	r3, r3, #4
 8001c2e:	f003 0201 	and.w	r2, r3, #1
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f003 0303 	and.w	r3, r3, #3
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d017      	beq.n	8001c80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d123      	bne.n	8001cd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	08da      	lsrs	r2, r3, #3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3208      	adds	r2, #8
 8001c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	220f      	movs	r2, #15
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	691a      	ldr	r2, [r3, #16]
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	08da      	lsrs	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3208      	adds	r2, #8
 8001cce:	69b9      	ldr	r1, [r7, #24]
 8001cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	2203      	movs	r2, #3
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f003 0203 	and.w	r2, r3, #3
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	f000 80a2 	beq.w	8001e5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b57      	ldr	r3, [pc, #348]	@ (8001e78 <HAL_GPIO_Init+0x2e8>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	4a56      	ldr	r2, [pc, #344]	@ (8001e78 <HAL_GPIO_Init+0x2e8>)
 8001d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d26:	4b54      	ldr	r3, [pc, #336]	@ (8001e78 <HAL_GPIO_Init+0x2e8>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d32:	4a52      	ldr	r2, [pc, #328]	@ (8001e7c <HAL_GPIO_Init+0x2ec>)
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	089b      	lsrs	r3, r3, #2
 8001d38:	3302      	adds	r3, #2
 8001d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	220f      	movs	r2, #15
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	4013      	ands	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a49      	ldr	r2, [pc, #292]	@ (8001e80 <HAL_GPIO_Init+0x2f0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d019      	beq.n	8001d92 <HAL_GPIO_Init+0x202>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a48      	ldr	r2, [pc, #288]	@ (8001e84 <HAL_GPIO_Init+0x2f4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d013      	beq.n	8001d8e <HAL_GPIO_Init+0x1fe>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a47      	ldr	r2, [pc, #284]	@ (8001e88 <HAL_GPIO_Init+0x2f8>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d00d      	beq.n	8001d8a <HAL_GPIO_Init+0x1fa>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a46      	ldr	r2, [pc, #280]	@ (8001e8c <HAL_GPIO_Init+0x2fc>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d007      	beq.n	8001d86 <HAL_GPIO_Init+0x1f6>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a45      	ldr	r2, [pc, #276]	@ (8001e90 <HAL_GPIO_Init+0x300>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d101      	bne.n	8001d82 <HAL_GPIO_Init+0x1f2>
 8001d7e:	2304      	movs	r3, #4
 8001d80:	e008      	b.n	8001d94 <HAL_GPIO_Init+0x204>
 8001d82:	2307      	movs	r3, #7
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x204>
 8001d86:	2303      	movs	r3, #3
 8001d88:	e004      	b.n	8001d94 <HAL_GPIO_Init+0x204>
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	e002      	b.n	8001d94 <HAL_GPIO_Init+0x204>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e000      	b.n	8001d94 <HAL_GPIO_Init+0x204>
 8001d92:	2300      	movs	r3, #0
 8001d94:	69fa      	ldr	r2, [r7, #28]
 8001d96:	f002 0203 	and.w	r2, r2, #3
 8001d9a:	0092      	lsls	r2, r2, #2
 8001d9c:	4093      	lsls	r3, r2
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da4:	4935      	ldr	r1, [pc, #212]	@ (8001e7c <HAL_GPIO_Init+0x2ec>)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	089b      	lsrs	r3, r3, #2
 8001daa:	3302      	adds	r3, #2
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001db2:	4b38      	ldr	r3, [pc, #224]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e00:	4a24      	ldr	r2, [pc, #144]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4013      	ands	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e30:	4b18      	ldr	r3, [pc, #96]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e54:	4a0f      	ldr	r2, [pc, #60]	@ (8001e94 <HAL_GPIO_Init+0x304>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	2b0f      	cmp	r3, #15
 8001e64:	f67f aea2 	bls.w	8001bac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e68:	bf00      	nop
 8001e6a:	bf00      	nop
 8001e6c:	3724      	adds	r7, #36	@ 0x24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40013800 	.word	0x40013800
 8001e80:	40020000 	.word	0x40020000
 8001e84:	40020400 	.word	0x40020400
 8001e88:	40020800 	.word	0x40020800
 8001e8c:	40020c00 	.word	0x40020c00
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40013c00 	.word	0x40013c00

08001e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	807b      	strh	r3, [r7, #2]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea8:	787b      	ldrb	r3, [r7, #1]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eb4:	e003      	b.n	8001ebe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	041a      	lsls	r2, r3, #16
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	619a      	str	r2, [r3, #24]
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e12b      	b.n	8002136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff fa30 	bl	8001358 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2224      	movs	r2, #36	@ 0x24
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f30:	f001 f8da 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8001f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4a81      	ldr	r2, [pc, #516]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d807      	bhi.n	8001f50 <HAL_I2C_Init+0x84>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a80      	ldr	r2, [pc, #512]	@ (8002144 <HAL_I2C_Init+0x278>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	bf94      	ite	ls
 8001f48:	2301      	movls	r3, #1
 8001f4a:	2300      	movhi	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e006      	b.n	8001f5e <HAL_I2C_Init+0x92>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4a7d      	ldr	r2, [pc, #500]	@ (8002148 <HAL_I2C_Init+0x27c>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	bf94      	ite	ls
 8001f58:	2301      	movls	r3, #1
 8001f5a:	2300      	movhi	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0e7      	b.n	8002136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4a78      	ldr	r2, [pc, #480]	@ (800214c <HAL_I2C_Init+0x280>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0c9b      	lsrs	r3, r3, #18
 8001f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a6a      	ldr	r2, [pc, #424]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d802      	bhi.n	8001fa0 <HAL_I2C_Init+0xd4>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	e009      	b.n	8001fb4 <HAL_I2C_Init+0xe8>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	4a69      	ldr	r2, [pc, #420]	@ (8002150 <HAL_I2C_Init+0x284>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001fc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	495c      	ldr	r1, [pc, #368]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001fd0:	428b      	cmp	r3, r1
 8001fd2:	d819      	bhi.n	8002008 <HAL_I2C_Init+0x13c>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1e59      	subs	r1, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fe2:	1c59      	adds	r1, r3, #1
 8001fe4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fe8:	400b      	ands	r3, r1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_I2C_Init+0x138>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e59      	subs	r1, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002002:	e051      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002004:	2304      	movs	r3, #4
 8002006:	e04f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d111      	bne.n	8002034 <HAL_I2C_Init+0x168>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e58      	subs	r0, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	440b      	add	r3, r1
 800201e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002022:	3301      	adds	r3, #1
 8002024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	e012      	b.n	800205a <HAL_I2C_Init+0x18e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	1e58      	subs	r0, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	0099      	lsls	r1, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	fbb0 f3f3 	udiv	r3, r0, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_I2C_Init+0x196>
 800205e:	2301      	movs	r3, #1
 8002060:	e022      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10e      	bne.n	8002088 <HAL_I2C_Init+0x1bc>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1e58      	subs	r0, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	460b      	mov	r3, r1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	440b      	add	r3, r1
 8002078:	fbb0 f3f3 	udiv	r3, r0, r3
 800207c:	3301      	adds	r3, #1
 800207e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002086:	e00f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1e58      	subs	r0, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	0099      	lsls	r1, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	fbb0 f3f3 	udiv	r3, r0, r3
 800209e:	3301      	adds	r3, #1
 80020a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	6809      	ldr	r1, [r1, #0]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6911      	ldr	r1, [r2, #16]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68d2      	ldr	r2, [r2, #12]
 80020e2:	4311      	orrs	r1, r2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	000186a0 	.word	0x000186a0
 8002144:	001e847f 	.word	0x001e847f
 8002148:	003d08ff 	.word	0x003d08ff
 800214c:	431bde83 	.word	0x431bde83
 8002150:	10624dd3 	.word	0x10624dd3

08002154 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af02      	add	r7, sp, #8
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	607a      	str	r2, [r7, #4]
 800215e:	461a      	mov	r2, r3
 8002160:	460b      	mov	r3, r1
 8002162:	817b      	strh	r3, [r7, #10]
 8002164:	4613      	mov	r3, r2
 8002166:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002168:	f7ff fbd0 	bl	800190c <HAL_GetTick>
 800216c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b20      	cmp	r3, #32
 8002178:	f040 80e0 	bne.w	800233c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2319      	movs	r3, #25
 8002182:	2201      	movs	r2, #1
 8002184:	4970      	ldr	r1, [pc, #448]	@ (8002348 <HAL_I2C_Master_Transmit+0x1f4>)
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 f964 	bl	8002454 <I2C_WaitOnFlagUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002192:	2302      	movs	r3, #2
 8002194:	e0d3      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_I2C_Master_Transmit+0x50>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e0cc      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d007      	beq.n	80021ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f042 0201 	orr.w	r2, r2, #1
 80021c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2221      	movs	r2, #33	@ 0x21
 80021de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2210      	movs	r2, #16
 80021e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2200      	movs	r2, #0
 80021ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	893a      	ldrh	r2, [r7, #8]
 80021fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002200:	b29a      	uxth	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	4a50      	ldr	r2, [pc, #320]	@ (800234c <HAL_I2C_Master_Transmit+0x1f8>)
 800220a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800220c:	8979      	ldrh	r1, [r7, #10]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	6a3a      	ldr	r2, [r7, #32]
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	f000 f89c 	bl	8002350 <I2C_MasterRequestWrite>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e08d      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002238:	e066      	b.n	8002308 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	6a39      	ldr	r1, [r7, #32]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 fa22 	bl	8002688 <I2C_WaitOnTXEFlagUntilTimeout>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00d      	beq.n	8002266 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	2b04      	cmp	r3, #4
 8002250:	d107      	bne.n	8002262 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002260:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e06b      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226a:	781a      	ldrb	r2, [r3, #0]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002280:	b29b      	uxth	r3, r3
 8002282:	3b01      	subs	r3, #1
 8002284:	b29a      	uxth	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800228e:	3b01      	subs	r3, #1
 8002290:	b29a      	uxth	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d11b      	bne.n	80022dc <HAL_I2C_Master_Transmit+0x188>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d017      	beq.n	80022dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b0:	781a      	ldrb	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022bc:	1c5a      	adds	r2, r3, #1
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	3b01      	subs	r3, #1
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d4:	3b01      	subs	r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	6a39      	ldr	r1, [r7, #32]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fa19 	bl	8002718 <I2C_WaitOnBTFFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d107      	bne.n	8002304 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002302:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e01a      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800230c:	2b00      	cmp	r3, #0
 800230e:	d194      	bne.n	800223a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800231e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2220      	movs	r2, #32
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002338:	2300      	movs	r3, #0
 800233a:	e000      	b.n	800233e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800233c:	2302      	movs	r3, #2
  }
}
 800233e:	4618      	mov	r0, r3
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	00100002 	.word	0x00100002
 800234c:	ffff0000 	.word	0xffff0000

08002350 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b088      	sub	sp, #32
 8002354:	af02      	add	r7, sp, #8
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	607a      	str	r2, [r7, #4]
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	460b      	mov	r3, r1
 800235e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2b08      	cmp	r3, #8
 800236a:	d006      	beq.n	800237a <I2C_MasterRequestWrite+0x2a>
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d003      	beq.n	800237a <I2C_MasterRequestWrite+0x2a>
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002378:	d108      	bne.n	800238c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	e00b      	b.n	80023a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002390:	2b12      	cmp	r3, #18
 8002392:	d107      	bne.n	80023a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f84f 	bl	8002454 <I2C_WaitOnFlagUntilTimeout>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00d      	beq.n	80023d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023ca:	d103      	bne.n	80023d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e035      	b.n	8002444 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023e0:	d108      	bne.n	80023f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023e2:	897b      	ldrh	r3, [r7, #10]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80023f0:	611a      	str	r2, [r3, #16]
 80023f2:	e01b      	b.n	800242c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023f4:	897b      	ldrh	r3, [r7, #10]
 80023f6:	11db      	asrs	r3, r3, #7
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f003 0306 	and.w	r3, r3, #6
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	f063 030f 	orn	r3, r3, #15
 8002404:	b2da      	uxtb	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	490e      	ldr	r1, [pc, #56]	@ (800244c <I2C_MasterRequestWrite+0xfc>)
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 f898 	bl	8002548 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e010      	b.n	8002444 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002422:	897b      	ldrh	r3, [r7, #10]
 8002424:	b2da      	uxtb	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	4907      	ldr	r1, [pc, #28]	@ (8002450 <I2C_MasterRequestWrite+0x100>)
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f888 	bl	8002548 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	00010008 	.word	0x00010008
 8002450:	00010002 	.word	0x00010002

08002454 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	603b      	str	r3, [r7, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002464:	e048      	b.n	80024f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800246c:	d044      	beq.n	80024f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800246e:	f7ff fa4d 	bl	800190c <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d302      	bcc.n	8002484 <I2C_WaitOnFlagUntilTimeout+0x30>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d139      	bne.n	80024f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	0c1b      	lsrs	r3, r3, #16
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b01      	cmp	r3, #1
 800248c:	d10d      	bne.n	80024aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	43da      	mvns	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	4013      	ands	r3, r2
 800249a:	b29b      	uxth	r3, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf0c      	ite	eq
 80024a0:	2301      	moveq	r3, #1
 80024a2:	2300      	movne	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	461a      	mov	r2, r3
 80024a8:	e00c      	b.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	43da      	mvns	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	4013      	ands	r3, r2
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bf0c      	ite	eq
 80024bc:	2301      	moveq	r3, #1
 80024be:	2300      	movne	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	461a      	mov	r2, r3
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d116      	bne.n	80024f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2220      	movs	r2, #32
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e4:	f043 0220 	orr.w	r2, r3, #32
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e023      	b.n	8002540 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	0c1b      	lsrs	r3, r3, #16
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d10d      	bne.n	800251e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	695b      	ldr	r3, [r3, #20]
 8002508:	43da      	mvns	r2, r3
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	4013      	ands	r3, r2
 800250e:	b29b      	uxth	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	bf0c      	ite	eq
 8002514:	2301      	moveq	r3, #1
 8002516:	2300      	movne	r3, #0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	461a      	mov	r2, r3
 800251c:	e00c      	b.n	8002538 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	43da      	mvns	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	4013      	ands	r3, r2
 800252a:	b29b      	uxth	r3, r3
 800252c:	2b00      	cmp	r3, #0
 800252e:	bf0c      	ite	eq
 8002530:	2301      	moveq	r3, #1
 8002532:	2300      	movne	r3, #0
 8002534:	b2db      	uxtb	r3, r3
 8002536:	461a      	mov	r2, r3
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	429a      	cmp	r2, r3
 800253c:	d093      	beq.n	8002466 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002556:	e071      	b.n	800263c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002566:	d123      	bne.n	80025b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002576:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002580:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	f043 0204 	orr.w	r2, r3, #4
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e067      	b.n	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025b6:	d041      	beq.n	800263c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b8:	f7ff f9a8 	bl	800190c <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d302      	bcc.n	80025ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d136      	bne.n	800263c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	0c1b      	lsrs	r3, r3, #16
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d10c      	bne.n	80025f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	43da      	mvns	r2, r3
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	4013      	ands	r3, r2
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	bf14      	ite	ne
 80025ea:	2301      	movne	r3, #1
 80025ec:	2300      	moveq	r3, #0
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	e00b      	b.n	800260a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	43da      	mvns	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	4013      	ands	r3, r2
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf14      	ite	ne
 8002604:	2301      	movne	r3, #1
 8002606:	2300      	moveq	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d016      	beq.n	800263c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2220      	movs	r2, #32
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	f043 0220 	orr.w	r2, r3, #32
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e021      	b.n	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	0c1b      	lsrs	r3, r3, #16
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b01      	cmp	r3, #1
 8002644:	d10c      	bne.n	8002660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	43da      	mvns	r2, r3
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	4013      	ands	r3, r2
 8002652:	b29b      	uxth	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	bf14      	ite	ne
 8002658:	2301      	movne	r3, #1
 800265a:	2300      	moveq	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	e00b      	b.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	43da      	mvns	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	4013      	ands	r3, r2
 800266c:	b29b      	uxth	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	bf14      	ite	ne
 8002672:	2301      	movne	r3, #1
 8002674:	2300      	moveq	r3, #0
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	f47f af6d 	bne.w	8002558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002694:	e034      	b.n	8002700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f886 	bl	80027a8 <I2C_IsAcknowledgeFailed>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e034      	b.n	8002710 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026ac:	d028      	beq.n	8002700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ae:	f7ff f92d 	bl	800190c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d11d      	bne.n	8002700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ce:	2b80      	cmp	r3, #128	@ 0x80
 80026d0:	d016      	beq.n	8002700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2220      	movs	r2, #32
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	f043 0220 	orr.w	r2, r3, #32
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e007      	b.n	8002710 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270a:	2b80      	cmp	r3, #128	@ 0x80
 800270c:	d1c3      	bne.n	8002696 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002724:	e034      	b.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 f83e 	bl	80027a8 <I2C_IsAcknowledgeFailed>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e034      	b.n	80027a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800273c:	d028      	beq.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800273e:	f7ff f8e5 	bl	800190c <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	429a      	cmp	r2, r3
 800274c:	d302      	bcc.n	8002754 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d11d      	bne.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b04      	cmp	r3, #4
 8002760:	d016      	beq.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2220      	movs	r2, #32
 800276c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277c:	f043 0220 	orr.w	r2, r3, #32
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e007      	b.n	80027a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f003 0304 	and.w	r3, r3, #4
 800279a:	2b04      	cmp	r3, #4
 800279c:	d1c3      	bne.n	8002726 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027be:	d11b      	bne.n	80027f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e4:	f043 0204 	orr.w	r2, r3, #4
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
	...

08002808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e267      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d075      	beq.n	8002912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002826:	4b88      	ldr	r3, [pc, #544]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 030c 	and.w	r3, r3, #12
 800282e:	2b04      	cmp	r3, #4
 8002830:	d00c      	beq.n	800284c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002832:	4b85      	ldr	r3, [pc, #532]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800283a:	2b08      	cmp	r3, #8
 800283c:	d112      	bne.n	8002864 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800283e:	4b82      	ldr	r3, [pc, #520]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800284a:	d10b      	bne.n	8002864 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	4b7e      	ldr	r3, [pc, #504]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d05b      	beq.n	8002910 <HAL_RCC_OscConfig+0x108>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d157      	bne.n	8002910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e242      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800286c:	d106      	bne.n	800287c <HAL_RCC_OscConfig+0x74>
 800286e:	4b76      	ldr	r3, [pc, #472]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a75      	ldr	r2, [pc, #468]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	e01d      	b.n	80028b8 <HAL_RCC_OscConfig+0xb0>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002884:	d10c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x98>
 8002886:	4b70      	ldr	r3, [pc, #448]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a6f      	ldr	r2, [pc, #444]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800288c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b6d      	ldr	r3, [pc, #436]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a6c      	ldr	r2, [pc, #432]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	e00b      	b.n	80028b8 <HAL_RCC_OscConfig+0xb0>
 80028a0:	4b69      	ldr	r3, [pc, #420]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a68      	ldr	r2, [pc, #416]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	4b66      	ldr	r3, [pc, #408]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a65      	ldr	r2, [pc, #404]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d013      	beq.n	80028e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff f824 	bl	800190c <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c8:	f7ff f820 	bl	800190c <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b64      	cmp	r3, #100	@ 0x64
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e207      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028da:	4b5b      	ldr	r3, [pc, #364]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0xc0>
 80028e6:	e014      	b.n	8002912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7ff f810 	bl	800190c <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f0:	f7ff f80c 	bl	800190c <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b64      	cmp	r3, #100	@ 0x64
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e1f3      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002902:	4b51      	ldr	r3, [pc, #324]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f0      	bne.n	80028f0 <HAL_RCC_OscConfig+0xe8>
 800290e:	e000      	b.n	8002912 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d063      	beq.n	80029e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800291e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002932:	2b08      	cmp	r3, #8
 8002934:	d11c      	bne.n	8002970 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002936:	4b44      	ldr	r3, [pc, #272]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d116      	bne.n	8002970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002942:	4b41      	ldr	r3, [pc, #260]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <HAL_RCC_OscConfig+0x152>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d001      	beq.n	800295a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e1c7      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4937      	ldr	r1, [pc, #220]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800296a:	4313      	orrs	r3, r2
 800296c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296e:	e03a      	b.n	80029e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d020      	beq.n	80029ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002978:	4b34      	ldr	r3, [pc, #208]	@ (8002a4c <HAL_RCC_OscConfig+0x244>)
 800297a:	2201      	movs	r2, #1
 800297c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7fe ffc5 	bl	800190c <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002986:	f7fe ffc1 	bl	800190c <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e1a8      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002998:	4b2b      	ldr	r3, [pc, #172]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a4:	4b28      	ldr	r3, [pc, #160]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	4925      	ldr	r1, [pc, #148]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	600b      	str	r3, [r1, #0]
 80029b8:	e015      	b.n	80029e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ba:	4b24      	ldr	r3, [pc, #144]	@ (8002a4c <HAL_RCC_OscConfig+0x244>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7fe ffa4 	bl	800190c <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c8:	f7fe ffa0 	bl	800190c <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e187      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029da:	4b1b      	ldr	r3, [pc, #108]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d036      	beq.n	8002a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d016      	beq.n	8002a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fa:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <HAL_RCC_OscConfig+0x248>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7fe ff84 	bl	800190c <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a08:	f7fe ff80 	bl	800190c <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e167      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f0      	beq.n	8002a08 <HAL_RCC_OscConfig+0x200>
 8002a26:	e01b      	b.n	8002a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a28:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <HAL_RCC_OscConfig+0x248>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2e:	f7fe ff6d 	bl	800190c <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	e00e      	b.n	8002a54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a36:	f7fe ff69 	bl	800190c <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d907      	bls.n	8002a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e150      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	42470000 	.word	0x42470000
 8002a50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	4b88      	ldr	r3, [pc, #544]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1ea      	bne.n	8002a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 8097 	beq.w	8002b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b81      	ldr	r3, [pc, #516]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10f      	bne.n	8002a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	4b7d      	ldr	r3, [pc, #500]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	4a7c      	ldr	r2, [pc, #496]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9e:	4b77      	ldr	r3, [pc, #476]	@ (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d118      	bne.n	8002adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aaa:	4b74      	ldr	r3, [pc, #464]	@ (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a73      	ldr	r2, [pc, #460]	@ (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab6:	f7fe ff29 	bl	800190c <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002abe:	f7fe ff25 	bl	800190c <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e10c      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad0:	4b6a      	ldr	r3, [pc, #424]	@ (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d106      	bne.n	8002af2 <HAL_RCC_OscConfig+0x2ea>
 8002ae4:	4b64      	ldr	r3, [pc, #400]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae8:	4a63      	ldr	r2, [pc, #396]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af0:	e01c      	b.n	8002b2c <HAL_RCC_OscConfig+0x324>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCC_OscConfig+0x30c>
 8002afa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afe:	4a5e      	ldr	r2, [pc, #376]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b06:	4b5c      	ldr	r3, [pc, #368]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b12:	e00b      	b.n	8002b2c <HAL_RCC_OscConfig+0x324>
 8002b14:	4b58      	ldr	r3, [pc, #352]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	4a57      	ldr	r2, [pc, #348]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b20:	4b55      	ldr	r3, [pc, #340]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b24:	4a54      	ldr	r2, [pc, #336]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b26:	f023 0304 	bic.w	r3, r3, #4
 8002b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d015      	beq.n	8002b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7fe feea 	bl	800190c <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3c:	f7fe fee6 	bl	800190c <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e0cb      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b52:	4b49      	ldr	r3, [pc, #292]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0ee      	beq.n	8002b3c <HAL_RCC_OscConfig+0x334>
 8002b5e:	e014      	b.n	8002b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b60:	f7fe fed4 	bl	800190c <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7fe fed0 	bl	800190c <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0b5      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ee      	bne.n	8002b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b8a:	7dfb      	ldrb	r3, [r7, #23]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b90:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	4a38      	ldr	r2, [pc, #224]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80a1 	beq.w	8002ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ba6:	4b34      	ldr	r3, [pc, #208]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d05c      	beq.n	8002c6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d141      	bne.n	8002c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bba:	4b31      	ldr	r3, [pc, #196]	@ (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe fea4 	bl	800190c <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7fe fea0 	bl	800190c <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e087      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	4b27      	ldr	r3, [pc, #156]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69da      	ldr	r2, [r3, #28]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf4:	019b      	lsls	r3, r3, #6
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfc:	085b      	lsrs	r3, r3, #1
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	041b      	lsls	r3, r3, #16
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	491b      	ldr	r1, [pc, #108]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c10:	4b1b      	ldr	r3, [pc, #108]	@ (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c16:	f7fe fe79 	bl	800190c <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1e:	f7fe fe75 	bl	800190c <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e05c      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c30:	4b11      	ldr	r3, [pc, #68]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x416>
 8002c3c:	e054      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3e:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c44:	f7fe fe62 	bl	800190c <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7fe fe5e 	bl	800190c <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e045      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5e:	4b06      	ldr	r3, [pc, #24]	@ (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x444>
 8002c6a:	e03d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d107      	bne.n	8002c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e038      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	40007000 	.word	0x40007000
 8002c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c84:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <HAL_RCC_OscConfig+0x4ec>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d028      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d121      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d11a      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d111      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cca:	085b      	lsrs	r3, r3, #1
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d107      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d001      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800

08002cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0cc      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d0c:	4b68      	ldr	r3, [pc, #416]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d90c      	bls.n	8002d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1a:	4b65      	ldr	r3, [pc, #404]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	b2d2      	uxtb	r2, r2
 8002d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	4b63      	ldr	r3, [pc, #396]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0b8      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d020      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d4c:	4b59      	ldr	r3, [pc, #356]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	4a58      	ldr	r2, [pc, #352]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0308 	and.w	r3, r3, #8
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d64:	4b53      	ldr	r3, [pc, #332]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	4a52      	ldr	r2, [pc, #328]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d70:	4b50      	ldr	r3, [pc, #320]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	494d      	ldr	r1, [pc, #308]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d044      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	4b47      	ldr	r3, [pc, #284]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d119      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e07f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d003      	beq.n	8002db6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d107      	bne.n	8002dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db6:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d109      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e06f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e067      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd6:	4b37      	ldr	r3, [pc, #220]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f023 0203 	bic.w	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	4934      	ldr	r1, [pc, #208]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de8:	f7fe fd90 	bl	800190c <HAL_GetTick>
 8002dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df0:	f7fe fd8c 	bl	800190c <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e04f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 020c 	and.w	r2, r3, #12
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d1eb      	bne.n	8002df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e18:	4b25      	ldr	r3, [pc, #148]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d20c      	bcs.n	8002e40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e26:	4b22      	ldr	r3, [pc, #136]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2e:	4b20      	ldr	r3, [pc, #128]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e032      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d008      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e4c:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	4916      	ldr	r1, [pc, #88]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d009      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e6a:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	490e      	ldr	r1, [pc, #56]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e7e:	f000 f821 	bl	8002ec4 <HAL_RCC_GetSysClockFreq>
 8002e82:	4602      	mov	r2, r0
 8002e84:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	091b      	lsrs	r3, r3, #4
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	490a      	ldr	r1, [pc, #40]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e90:	5ccb      	ldrb	r3, [r1, r3]
 8002e92:	fa22 f303 	lsr.w	r3, r2, r3
 8002e96:	4a09      	ldr	r2, [pc, #36]	@ (8002ebc <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e9a:	4b09      	ldr	r3, [pc, #36]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe fcf0 	bl	8001884 <HAL_InitTick>

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023c00 	.word	0x40023c00
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	08005f70 	.word	0x08005f70
 8002ebc:	20000004 	.word	0x20000004
 8002ec0:	20000008 	.word	0x20000008

08002ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ec8:	b094      	sub	sp, #80	@ 0x50
 8002eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002edc:	4b79      	ldr	r3, [pc, #484]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d00d      	beq.n	8002f04 <HAL_RCC_GetSysClockFreq+0x40>
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	f200 80e1 	bhi.w	80030b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_GetSysClockFreq+0x3a>
 8002ef6:	e0db      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b73      	ldr	r3, [pc, #460]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002efa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002efc:	e0db      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002efe:	4b73      	ldr	r3, [pc, #460]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002f00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f02:	e0d8      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f04:	4b6f      	ldr	r3, [pc, #444]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d063      	beq.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	099b      	lsrs	r3, r3, #6
 8002f20:	2200      	movs	r2, #0
 8002f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f2e:	2300      	movs	r3, #0
 8002f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f36:	4622      	mov	r2, r4
 8002f38:	462b      	mov	r3, r5
 8002f3a:	f04f 0000 	mov.w	r0, #0
 8002f3e:	f04f 0100 	mov.w	r1, #0
 8002f42:	0159      	lsls	r1, r3, #5
 8002f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f48:	0150      	lsls	r0, r2, #5
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	4621      	mov	r1, r4
 8002f50:	1a51      	subs	r1, r2, r1
 8002f52:	6139      	str	r1, [r7, #16]
 8002f54:	4629      	mov	r1, r5
 8002f56:	eb63 0301 	sbc.w	r3, r3, r1
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f68:	4659      	mov	r1, fp
 8002f6a:	018b      	lsls	r3, r1, #6
 8002f6c:	4651      	mov	r1, sl
 8002f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f72:	4651      	mov	r1, sl
 8002f74:	018a      	lsls	r2, r1, #6
 8002f76:	4651      	mov	r1, sl
 8002f78:	ebb2 0801 	subs.w	r8, r2, r1
 8002f7c:	4659      	mov	r1, fp
 8002f7e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	f04f 0300 	mov.w	r3, #0
 8002f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f96:	4690      	mov	r8, r2
 8002f98:	4699      	mov	r9, r3
 8002f9a:	4623      	mov	r3, r4
 8002f9c:	eb18 0303 	adds.w	r3, r8, r3
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	462b      	mov	r3, r5
 8002fa4:	eb49 0303 	adc.w	r3, r9, r3
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fb6:	4629      	mov	r1, r5
 8002fb8:	024b      	lsls	r3, r1, #9
 8002fba:	4621      	mov	r1, r4
 8002fbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	024a      	lsls	r2, r1, #9
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fca:	2200      	movs	r2, #0
 8002fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fd4:	f7fd f954 	bl	8000280 <__aeabi_uldivmod>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4613      	mov	r3, r2
 8002fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fe0:	e058      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fe2:	4b38      	ldr	r3, [pc, #224]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	099b      	lsrs	r3, r3, #6
 8002fe8:	2200      	movs	r2, #0
 8002fea:	4618      	mov	r0, r3
 8002fec:	4611      	mov	r1, r2
 8002fee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ff2:	623b      	str	r3, [r7, #32]
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ffc:	4642      	mov	r2, r8
 8002ffe:	464b      	mov	r3, r9
 8003000:	f04f 0000 	mov.w	r0, #0
 8003004:	f04f 0100 	mov.w	r1, #0
 8003008:	0159      	lsls	r1, r3, #5
 800300a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800300e:	0150      	lsls	r0, r2, #5
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4641      	mov	r1, r8
 8003016:	ebb2 0a01 	subs.w	sl, r2, r1
 800301a:	4649      	mov	r1, r9
 800301c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800302c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003030:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003034:	ebb2 040a 	subs.w	r4, r2, sl
 8003038:	eb63 050b 	sbc.w	r5, r3, fp
 800303c:	f04f 0200 	mov.w	r2, #0
 8003040:	f04f 0300 	mov.w	r3, #0
 8003044:	00eb      	lsls	r3, r5, #3
 8003046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800304a:	00e2      	lsls	r2, r4, #3
 800304c:	4614      	mov	r4, r2
 800304e:	461d      	mov	r5, r3
 8003050:	4643      	mov	r3, r8
 8003052:	18e3      	adds	r3, r4, r3
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	464b      	mov	r3, r9
 8003058:	eb45 0303 	adc.w	r3, r5, r3
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	f04f 0300 	mov.w	r3, #0
 8003066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800306a:	4629      	mov	r1, r5
 800306c:	028b      	lsls	r3, r1, #10
 800306e:	4621      	mov	r1, r4
 8003070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003074:	4621      	mov	r1, r4
 8003076:	028a      	lsls	r2, r1, #10
 8003078:	4610      	mov	r0, r2
 800307a:	4619      	mov	r1, r3
 800307c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800307e:	2200      	movs	r2, #0
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	61fa      	str	r2, [r7, #28]
 8003084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003088:	f7fd f8fa 	bl	8000280 <__aeabi_uldivmod>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4613      	mov	r3, r2
 8003092:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	3301      	adds	r3, #1
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80030a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030ae:	e002      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030b0:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80030b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3750      	adds	r7, #80	@ 0x50
 80030bc:	46bd      	mov	sp, r7
 80030be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030c2:	bf00      	nop
 80030c4:	40023800 	.word	0x40023800
 80030c8:	00f42400 	.word	0x00f42400
 80030cc:	007a1200 	.word	0x007a1200

080030d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d4:	4b03      	ldr	r3, [pc, #12]	@ (80030e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000004 	.word	0x20000004

080030e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030ec:	f7ff fff0 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b05      	ldr	r3, [pc, #20]	@ (8003108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	0a9b      	lsrs	r3, r3, #10
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	4903      	ldr	r1, [pc, #12]	@ (800310c <HAL_RCC_GetPCLK1Freq+0x24>)
 80030fe:	5ccb      	ldrb	r3, [r1, r3]
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003104:	4618      	mov	r0, r3
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40023800 	.word	0x40023800
 800310c:	08005f80 	.word	0x08005f80

08003110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003114:	f7ff ffdc 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 8003118:	4602      	mov	r2, r0
 800311a:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	0b5b      	lsrs	r3, r3, #13
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	4903      	ldr	r1, [pc, #12]	@ (8003134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003126:	5ccb      	ldrb	r3, [r1, r3]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40023800 	.word	0x40023800
 8003134:	08005f80 	.word	0x08005f80

08003138 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e07b      	b.n	8003242 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	2b00      	cmp	r3, #0
 8003150:	d108      	bne.n	8003164 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800315a:	d009      	beq.n	8003170 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
 8003162:	e005      	b.n	8003170 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fe f92c 	bl	80013e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031e0:	431a      	orrs	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f4:	ea42 0103 	orr.w	r1, r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	0c1b      	lsrs	r3, r3, #16
 800320e:	f003 0104 	and.w	r1, r3, #4
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	f003 0210 	and.w	r2, r3, #16
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	69da      	ldr	r2, [r3, #28]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003230:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b08a      	sub	sp, #40	@ 0x28
 800324e:	af00      	add	r7, sp, #0
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003258:	2301      	movs	r3, #1
 800325a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800325c:	f7fe fb56 	bl	800190c <HAL_GetTick>
 8003260:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003268:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003270:	887b      	ldrh	r3, [r7, #2]
 8003272:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003274:	7ffb      	ldrb	r3, [r7, #31]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d00c      	beq.n	8003294 <HAL_SPI_TransmitReceive+0x4a>
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003280:	d106      	bne.n	8003290 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <HAL_SPI_TransmitReceive+0x46>
 800328a:	7ffb      	ldrb	r3, [r7, #31]
 800328c:	2b04      	cmp	r3, #4
 800328e:	d001      	beq.n	8003294 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003290:	2302      	movs	r3, #2
 8003292:	e17f      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d005      	beq.n	80032a6 <HAL_SPI_TransmitReceive+0x5c>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d002      	beq.n	80032a6 <HAL_SPI_TransmitReceive+0x5c>
 80032a0:	887b      	ldrh	r3, [r7, #2]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e174      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <HAL_SPI_TransmitReceive+0x6e>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e16d      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d003      	beq.n	80032d4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2205      	movs	r2, #5
 80032d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	887a      	ldrh	r2, [r7, #2]
 80032e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	887a      	ldrh	r2, [r7, #2]
 80032ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	887a      	ldrh	r2, [r7, #2]
 80032f6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	887a      	ldrh	r2, [r7, #2]
 80032fc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d007      	beq.n	8003328 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003326:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003330:	d17e      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d002      	beq.n	8003340 <HAL_SPI_TransmitReceive+0xf6>
 800333a:	8afb      	ldrh	r3, [r7, #22]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d16c      	bne.n	800341a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003344:	881a      	ldrh	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	1c9a      	adds	r2, r3, #2
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800335a:	b29b      	uxth	r3, r3
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003364:	e059      	b.n	800341a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b02      	cmp	r3, #2
 8003372:	d11b      	bne.n	80033ac <HAL_SPI_TransmitReceive+0x162>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d016      	beq.n	80033ac <HAL_SPI_TransmitReceive+0x162>
 800337e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003380:	2b01      	cmp	r3, #1
 8003382:	d113      	bne.n	80033ac <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003388:	881a      	ldrh	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003394:	1c9a      	adds	r2, r3, #2
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d119      	bne.n	80033ee <HAL_SPI_TransmitReceive+0x1a4>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033be:	b29b      	uxth	r3, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d014      	beq.n	80033ee <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68da      	ldr	r2, [r3, #12]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ce:	b292      	uxth	r2, r2
 80033d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d6:	1c9a      	adds	r2, r3, #2
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	3b01      	subs	r3, #1
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033ea:	2301      	movs	r3, #1
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033ee:	f7fe fa8d 	bl	800190c <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d80d      	bhi.n	800341a <HAL_SPI_TransmitReceive+0x1d0>
 80033fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003400:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003404:	d009      	beq.n	800341a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e0bc      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800341e:	b29b      	uxth	r3, r3
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1a0      	bne.n	8003366 <HAL_SPI_TransmitReceive+0x11c>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d19b      	bne.n	8003366 <HAL_SPI_TransmitReceive+0x11c>
 800342e:	e082      	b.n	8003536 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <HAL_SPI_TransmitReceive+0x1f4>
 8003438:	8afb      	ldrh	r3, [r7, #22]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d171      	bne.n	8003522 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	330c      	adds	r3, #12
 8003448:	7812      	ldrb	r2, [r2, #0]
 800344a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003450:	1c5a      	adds	r2, r3, #1
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800345a:	b29b      	uxth	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003464:	e05d      	b.n	8003522 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b02      	cmp	r3, #2
 8003472:	d11c      	bne.n	80034ae <HAL_SPI_TransmitReceive+0x264>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d017      	beq.n	80034ae <HAL_SPI_TransmitReceive+0x264>
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	2b01      	cmp	r3, #1
 8003482:	d114      	bne.n	80034ae <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	330c      	adds	r3, #12
 800348e:	7812      	ldrb	r2, [r2, #0]
 8003490:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	3b01      	subs	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d119      	bne.n	80034f0 <HAL_SPI_TransmitReceive+0x2a6>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d014      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034ec:	2301      	movs	r3, #1
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80034f0:	f7fe fa0c 	bl	800190c <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d803      	bhi.n	8003508 <HAL_SPI_TransmitReceive+0x2be>
 8003500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003506:	d102      	bne.n	800350e <HAL_SPI_TransmitReceive+0x2c4>
 8003508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e038      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003526:	b29b      	uxth	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d19c      	bne.n	8003466 <HAL_SPI_TransmitReceive+0x21c>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d197      	bne.n	8003466 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003536:	6a3a      	ldr	r2, [r7, #32]
 8003538:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f8b6 	bl	80036ac <SPI_EndRxTxTransaction>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d008      	beq.n	8003558 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2220      	movs	r2, #32
 800354a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e01d      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10a      	bne.n	8003576 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003560:	2300      	movs	r3, #0
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	613b      	str	r3, [r7, #16]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	613b      	str	r3, [r7, #16]
 8003574:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003592:	2300      	movs	r3, #0
  }
}
 8003594:	4618      	mov	r0, r3
 8003596:	3728      	adds	r7, #40	@ 0x28
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	4613      	mov	r3, r2
 80035aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035ac:	f7fe f9ae 	bl	800190c <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	4413      	add	r3, r2
 80035ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035bc:	f7fe f9a6 	bl	800190c <HAL_GetTick>
 80035c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035c2:	4b39      	ldr	r3, [pc, #228]	@ (80036a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	015b      	lsls	r3, r3, #5
 80035c8:	0d1b      	lsrs	r3, r3, #20
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	fb02 f303 	mul.w	r3, r2, r3
 80035d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035d2:	e055      	b.n	8003680 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035da:	d051      	beq.n	8003680 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035dc:	f7fe f996 	bl	800190c <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d902      	bls.n	80035f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d13d      	bne.n	800366e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003600:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800360a:	d111      	bne.n	8003630 <SPI_WaitFlagStateUntilTimeout+0x94>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003614:	d004      	beq.n	8003620 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361e:	d107      	bne.n	8003630 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800362e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003638:	d10f      	bne.n	800365a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003658:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e018      	b.n	80036a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d102      	bne.n	800367a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	61fb      	str	r3, [r7, #28]
 8003678:	e002      	b.n	8003680 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	3b01      	subs	r3, #1
 800367e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689a      	ldr	r2, [r3, #8]
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	4013      	ands	r3, r2
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	429a      	cmp	r2, r3
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	79fb      	ldrb	r3, [r7, #7]
 800369a:	429a      	cmp	r2, r3
 800369c:	d19a      	bne.n	80035d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3720      	adds	r7, #32
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20000004 	.word	0x20000004

080036ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b088      	sub	sp, #32
 80036b0:	af02      	add	r7, sp, #8
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2201      	movs	r2, #1
 80036c0:	2102      	movs	r1, #2
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f7ff ff6a 	bl	800359c <SPI_WaitFlagStateUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d007      	beq.n	80036de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d2:	f043 0220 	orr.w	r2, r3, #32
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e032      	b.n	8003744 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80036de:	4b1b      	ldr	r3, [pc, #108]	@ (800374c <SPI_EndRxTxTransaction+0xa0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003750 <SPI_EndRxTxTransaction+0xa4>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	0d5b      	lsrs	r3, r3, #21
 80036ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036fc:	d112      	bne.n	8003724 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2200      	movs	r2, #0
 8003706:	2180      	movs	r1, #128	@ 0x80
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f7ff ff47 	bl	800359c <SPI_WaitFlagStateUntilTimeout>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d016      	beq.n	8003742 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003718:	f043 0220 	orr.w	r2, r3, #32
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e00f      	b.n	8003744 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	3b01      	subs	r3, #1
 800372e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800373a:	2b80      	cmp	r3, #128	@ 0x80
 800373c:	d0f2      	beq.n	8003724 <SPI_EndRxTxTransaction+0x78>
 800373e:	e000      	b.n	8003742 <SPI_EndRxTxTransaction+0x96>
        break;
 8003740:	bf00      	nop
  }

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	20000004 	.word	0x20000004
 8003750:	165e9f81 	.word	0x165e9f81

08003754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e041      	b.n	80037ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7fd fe7c 	bl	8001478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2202      	movs	r2, #2
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3304      	adds	r3, #4
 8003790:	4619      	mov	r1, r3
 8003792:	4610      	mov	r0, r2
 8003794:	f000 fc32 	bl	8003ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b01      	cmp	r3, #1
 8003806:	d001      	beq.n	800380c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e044      	b.n	8003896 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68da      	ldr	r2, [r3, #12]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
 8003822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a1e      	ldr	r2, [pc, #120]	@ (80038a4 <HAL_TIM_Base_Start_IT+0xb0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d018      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x6c>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003836:	d013      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x6c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a1a      	ldr	r2, [pc, #104]	@ (80038a8 <HAL_TIM_Base_Start_IT+0xb4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00e      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x6c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a19      	ldr	r2, [pc, #100]	@ (80038ac <HAL_TIM_Base_Start_IT+0xb8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d009      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x6c>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a17      	ldr	r2, [pc, #92]	@ (80038b0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d004      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x6c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a16      	ldr	r2, [pc, #88]	@ (80038b4 <HAL_TIM_Base_Start_IT+0xc0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d111      	bne.n	8003884 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b06      	cmp	r3, #6
 8003870:	d010      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f042 0201 	orr.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003882:	e007      	b.n	8003894 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f042 0201 	orr.w	r2, r2, #1
 8003892:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40010000 	.word	0x40010000
 80038a8:	40000400 	.word	0x40000400
 80038ac:	40000800 	.word	0x40000800
 80038b0:	40000c00 	.word	0x40000c00
 80038b4:	40014000 	.word	0x40014000

080038b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e041      	b.n	800394e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d106      	bne.n	80038e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7fd fdf0 	bl	80014c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3304      	adds	r3, #4
 80038f4:	4619      	mov	r1, r3
 80038f6:	4610      	mov	r0, r2
 80038f8:	f000 fb80 	bl	8003ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d109      	bne.n	800397c <HAL_TIM_PWM_Start+0x24>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b01      	cmp	r3, #1
 8003972:	bf14      	ite	ne
 8003974:	2301      	movne	r3, #1
 8003976:	2300      	moveq	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	e022      	b.n	80039c2 <HAL_TIM_PWM_Start+0x6a>
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	2b04      	cmp	r3, #4
 8003980:	d109      	bne.n	8003996 <HAL_TIM_PWM_Start+0x3e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b01      	cmp	r3, #1
 800398c:	bf14      	ite	ne
 800398e:	2301      	movne	r3, #1
 8003990:	2300      	moveq	r3, #0
 8003992:	b2db      	uxtb	r3, r3
 8003994:	e015      	b.n	80039c2 <HAL_TIM_PWM_Start+0x6a>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d109      	bne.n	80039b0 <HAL_TIM_PWM_Start+0x58>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	e008      	b.n	80039c2 <HAL_TIM_PWM_Start+0x6a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	bf14      	ite	ne
 80039bc:	2301      	movne	r3, #1
 80039be:	2300      	moveq	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e068      	b.n	8003a9c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d104      	bne.n	80039da <HAL_TIM_PWM_Start+0x82>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039d8:	e013      	b.n	8003a02 <HAL_TIM_PWM_Start+0xaa>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d104      	bne.n	80039ea <HAL_TIM_PWM_Start+0x92>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039e8:	e00b      	b.n	8003a02 <HAL_TIM_PWM_Start+0xaa>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d104      	bne.n	80039fa <HAL_TIM_PWM_Start+0xa2>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039f8:	e003      	b.n	8003a02 <HAL_TIM_PWM_Start+0xaa>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2202      	movs	r2, #2
 80039fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2201      	movs	r2, #1
 8003a08:	6839      	ldr	r1, [r7, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 fda2 	bl	8004554 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a23      	ldr	r2, [pc, #140]	@ (8003aa4 <HAL_TIM_PWM_Start+0x14c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d107      	bne.n	8003a2a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a28:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa4 <HAL_TIM_PWM_Start+0x14c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d018      	beq.n	8003a66 <HAL_TIM_PWM_Start+0x10e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a3c:	d013      	beq.n	8003a66 <HAL_TIM_PWM_Start+0x10e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a19      	ldr	r2, [pc, #100]	@ (8003aa8 <HAL_TIM_PWM_Start+0x150>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00e      	beq.n	8003a66 <HAL_TIM_PWM_Start+0x10e>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a17      	ldr	r2, [pc, #92]	@ (8003aac <HAL_TIM_PWM_Start+0x154>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d009      	beq.n	8003a66 <HAL_TIM_PWM_Start+0x10e>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a16      	ldr	r2, [pc, #88]	@ (8003ab0 <HAL_TIM_PWM_Start+0x158>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d004      	beq.n	8003a66 <HAL_TIM_PWM_Start+0x10e>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a14      	ldr	r2, [pc, #80]	@ (8003ab4 <HAL_TIM_PWM_Start+0x15c>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d111      	bne.n	8003a8a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b06      	cmp	r3, #6
 8003a76:	d010      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a88:	e007      	b.n	8003a9a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	40010000 	.word	0x40010000
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40000800 	.word	0x40000800
 8003ab0:	40000c00 	.word	0x40000c00
 8003ab4:	40014000 	.word	0x40014000

08003ab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d020      	beq.n	8003b1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d01b      	beq.n	8003b1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 0202 	mvn.w	r2, #2
 8003aec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fa5b 	bl	8003fbe <HAL_TIM_IC_CaptureCallback>
 8003b08:	e005      	b.n	8003b16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fa4d 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fa5e 	bl	8003fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d020      	beq.n	8003b68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d01b      	beq.n	8003b68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f06f 0204 	mvn.w	r2, #4
 8003b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 fa35 	bl	8003fbe <HAL_TIM_IC_CaptureCallback>
 8003b54:	e005      	b.n	8003b62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fa27 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 fa38 	bl	8003fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d020      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01b      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0208 	mvn.w	r2, #8
 8003b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2204      	movs	r2, #4
 8003b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 fa0f 	bl	8003fbe <HAL_TIM_IC_CaptureCallback>
 8003ba0:	e005      	b.n	8003bae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 fa01 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fa12 	bl	8003fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d020      	beq.n	8003c00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01b      	beq.n	8003c00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f06f 0210 	mvn.w	r2, #16
 8003bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2208      	movs	r2, #8
 8003bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f9e9 	bl	8003fbe <HAL_TIM_IC_CaptureCallback>
 8003bec:	e005      	b.n	8003bfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f9db 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f000 f9ec 	bl	8003fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00c      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d007      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f06f 0201 	mvn.w	r2, #1
 8003c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd fa38 	bl	8001094 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00c      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 fd24 	bl	8004690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00c      	beq.n	8003c6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d007      	beq.n	8003c6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 f9bd 	bl	8003fe6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	f003 0320 	and.w	r3, r3, #32
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00c      	beq.n	8003c90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f003 0320 	and.w	r3, r3, #32
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d007      	beq.n	8003c90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f06f 0220 	mvn.w	r2, #32
 8003c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 fcf6 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c90:	bf00      	nop
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e0ae      	b.n	8003e14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b0c      	cmp	r3, #12
 8003cc2:	f200 809f 	bhi.w	8003e04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ccc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d01 	.word	0x08003d01
 8003cd0:	08003e05 	.word	0x08003e05
 8003cd4:	08003e05 	.word	0x08003e05
 8003cd8:	08003e05 	.word	0x08003e05
 8003cdc:	08003d41 	.word	0x08003d41
 8003ce0:	08003e05 	.word	0x08003e05
 8003ce4:	08003e05 	.word	0x08003e05
 8003ce8:	08003e05 	.word	0x08003e05
 8003cec:	08003d83 	.word	0x08003d83
 8003cf0:	08003e05 	.word	0x08003e05
 8003cf4:	08003e05 	.word	0x08003e05
 8003cf8:	08003e05 	.word	0x08003e05
 8003cfc:	08003dc3 	.word	0x08003dc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68b9      	ldr	r1, [r7, #8]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f9fe 	bl	8004108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0208 	orr.w	r2, r2, #8
 8003d1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699a      	ldr	r2, [r3, #24]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0204 	bic.w	r2, r2, #4
 8003d2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6999      	ldr	r1, [r3, #24]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	619a      	str	r2, [r3, #24]
      break;
 8003d3e:	e064      	b.n	8003e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 fa44 	bl	80041d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6999      	ldr	r1, [r3, #24]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	619a      	str	r2, [r3, #24]
      break;
 8003d80:	e043      	b.n	8003e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68b9      	ldr	r1, [r7, #8]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fa8f 	bl	80042ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0208 	orr.w	r2, r2, #8
 8003d9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	69da      	ldr	r2, [r3, #28]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0204 	bic.w	r2, r2, #4
 8003dac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	69d9      	ldr	r1, [r3, #28]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	691a      	ldr	r2, [r3, #16]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	61da      	str	r2, [r3, #28]
      break;
 8003dc0:	e023      	b.n	8003e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fad9 	bl	8004380 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69da      	ldr	r2, [r3, #28]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ddc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69d9      	ldr	r1, [r3, #28]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	021a      	lsls	r2, r3, #8
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	61da      	str	r2, [r3, #28]
      break;
 8003e02:	e002      	b.n	8003e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	75fb      	strb	r3, [r7, #23]
      break;
 8003e08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_TIM_ConfigClockSource+0x1c>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e0b4      	b.n	8003fa2 <HAL_TIM_ConfigClockSource+0x186>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e70:	d03e      	beq.n	8003ef0 <HAL_TIM_ConfigClockSource+0xd4>
 8003e72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e76:	f200 8087 	bhi.w	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7e:	f000 8086 	beq.w	8003f8e <HAL_TIM_ConfigClockSource+0x172>
 8003e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e86:	d87f      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e88:	2b70      	cmp	r3, #112	@ 0x70
 8003e8a:	d01a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0xa6>
 8003e8c:	2b70      	cmp	r3, #112	@ 0x70
 8003e8e:	d87b      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e90:	2b60      	cmp	r3, #96	@ 0x60
 8003e92:	d050      	beq.n	8003f36 <HAL_TIM_ConfigClockSource+0x11a>
 8003e94:	2b60      	cmp	r3, #96	@ 0x60
 8003e96:	d877      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e98:	2b50      	cmp	r3, #80	@ 0x50
 8003e9a:	d03c      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0xfa>
 8003e9c:	2b50      	cmp	r3, #80	@ 0x50
 8003e9e:	d873      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea0:	2b40      	cmp	r3, #64	@ 0x40
 8003ea2:	d058      	beq.n	8003f56 <HAL_TIM_ConfigClockSource+0x13a>
 8003ea4:	2b40      	cmp	r3, #64	@ 0x40
 8003ea6:	d86f      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea8:	2b30      	cmp	r3, #48	@ 0x30
 8003eaa:	d064      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003eac:	2b30      	cmp	r3, #48	@ 0x30
 8003eae:	d86b      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	d060      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003eb4:	2b20      	cmp	r3, #32
 8003eb6:	d867      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d05c      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003ebc:	2b10      	cmp	r3, #16
 8003ebe:	d05a      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003ec0:	e062      	b.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ed2:	f000 fb1f 	bl	8004514 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ee4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68ba      	ldr	r2, [r7, #8]
 8003eec:	609a      	str	r2, [r3, #8]
      break;
 8003eee:	e04f      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f00:	f000 fb08 	bl	8004514 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f12:	609a      	str	r2, [r3, #8]
      break;
 8003f14:	e03c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f22:	461a      	mov	r2, r3
 8003f24:	f000 fa7c 	bl	8004420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2150      	movs	r1, #80	@ 0x50
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fad5 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003f34:	e02c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f42:	461a      	mov	r2, r3
 8003f44:	f000 fa9b 	bl	800447e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2160      	movs	r1, #96	@ 0x60
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 fac5 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003f54:	e01c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f62:	461a      	mov	r2, r3
 8003f64:	f000 fa5c 	bl	8004420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2140      	movs	r1, #64	@ 0x40
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fab5 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003f74:	e00c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f000 faac 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003f86:	e003      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f8c:	e000      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b083      	sub	sp, #12
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
	...

08003ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a37      	ldr	r2, [pc, #220]	@ (80040ec <TIM_Base_SetConfig+0xf0>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d00f      	beq.n	8004034 <TIM_Base_SetConfig+0x38>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800401a:	d00b      	beq.n	8004034 <TIM_Base_SetConfig+0x38>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a34      	ldr	r2, [pc, #208]	@ (80040f0 <TIM_Base_SetConfig+0xf4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d007      	beq.n	8004034 <TIM_Base_SetConfig+0x38>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a33      	ldr	r2, [pc, #204]	@ (80040f4 <TIM_Base_SetConfig+0xf8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0x38>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a32      	ldr	r2, [pc, #200]	@ (80040f8 <TIM_Base_SetConfig+0xfc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800403a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a28      	ldr	r2, [pc, #160]	@ (80040ec <TIM_Base_SetConfig+0xf0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d01b      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004054:	d017      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a25      	ldr	r2, [pc, #148]	@ (80040f0 <TIM_Base_SetConfig+0xf4>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a24      	ldr	r2, [pc, #144]	@ (80040f4 <TIM_Base_SetConfig+0xf8>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d00f      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a23      	ldr	r2, [pc, #140]	@ (80040f8 <TIM_Base_SetConfig+0xfc>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00b      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a22      	ldr	r2, [pc, #136]	@ (80040fc <TIM_Base_SetConfig+0x100>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a21      	ldr	r2, [pc, #132]	@ (8004100 <TIM_Base_SetConfig+0x104>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d003      	beq.n	8004086 <TIM_Base_SetConfig+0x8a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a20      	ldr	r2, [pc, #128]	@ (8004104 <TIM_Base_SetConfig+0x108>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d108      	bne.n	8004098 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800408c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	4313      	orrs	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a0c      	ldr	r2, [pc, #48]	@ (80040ec <TIM_Base_SetConfig+0xf0>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d103      	bne.n	80040c6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	691a      	ldr	r2, [r3, #16]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f043 0204 	orr.w	r2, r3, #4
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2201      	movs	r2, #1
 80040d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	601a      	str	r2, [r3, #0]
}
 80040de:	bf00      	nop
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40014000 	.word	0x40014000
 8004100:	40014400 	.word	0x40014400
 8004104:	40014800 	.word	0x40014800

08004108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004108:	b480      	push	{r7}
 800410a:	b087      	sub	sp, #28
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f023 0201 	bic.w	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0303 	bic.w	r3, r3, #3
 800413e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f023 0302 	bic.w	r3, r3, #2
 8004150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	4313      	orrs	r3, r2
 800415a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a1c      	ldr	r2, [pc, #112]	@ (80041d0 <TIM_OC1_SetConfig+0xc8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d10c      	bne.n	800417e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f023 0308 	bic.w	r3, r3, #8
 800416a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	4313      	orrs	r3, r2
 8004174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f023 0304 	bic.w	r3, r3, #4
 800417c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a13      	ldr	r2, [pc, #76]	@ (80041d0 <TIM_OC1_SetConfig+0xc8>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d111      	bne.n	80041aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800418c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4313      	orrs	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	621a      	str	r2, [r3, #32]
}
 80041c4:	bf00      	nop
 80041c6:	371c      	adds	r7, #28
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40010000 	.word	0x40010000

080041d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	f023 0210 	bic.w	r2, r3, #16
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800420a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f023 0320 	bic.w	r3, r3, #32
 800421e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4313      	orrs	r3, r2
 800422a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a1e      	ldr	r2, [pc, #120]	@ (80042a8 <TIM_OC2_SetConfig+0xd4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d10d      	bne.n	8004250 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800423a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	4313      	orrs	r3, r2
 8004246:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800424e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a15      	ldr	r2, [pc, #84]	@ (80042a8 <TIM_OC2_SetConfig+0xd4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d113      	bne.n	8004280 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800425e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004266:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	4313      	orrs	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	621a      	str	r2, [r3, #32]
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40010000 	.word	0x40010000

080042ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a1d      	ldr	r2, [pc, #116]	@ (800437c <TIM_OC3_SetConfig+0xd0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d10d      	bne.n	8004326 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004310:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	021b      	lsls	r3, r3, #8
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a14      	ldr	r2, [pc, #80]	@ (800437c <TIM_OC3_SetConfig+0xd0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d113      	bne.n	8004356 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800433c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	621a      	str	r2, [r3, #32]
}
 8004370:	bf00      	nop
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	40010000 	.word	0x40010000

08004380 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	021b      	lsls	r3, r3, #8
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	031b      	lsls	r3, r3, #12
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a10      	ldr	r2, [pc, #64]	@ (800441c <TIM_OC4_SetConfig+0x9c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d109      	bne.n	80043f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	019b      	lsls	r3, r3, #6
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	621a      	str	r2, [r3, #32]
}
 800440e:	bf00      	nop
 8004410:	371c      	adds	r7, #28
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40010000 	.word	0x40010000

08004420 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004420:	b480      	push	{r7}
 8004422:	b087      	sub	sp, #28
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	f023 0201 	bic.w	r2, r3, #1
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800444a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	4313      	orrs	r3, r2
 8004454:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f023 030a 	bic.w	r3, r3, #10
 800445c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4313      	orrs	r3, r2
 8004464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	621a      	str	r2, [r3, #32]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800447e:	b480      	push	{r7}
 8004480:	b087      	sub	sp, #28
 8004482:	af00      	add	r7, sp, #0
 8004484:	60f8      	str	r0, [r7, #12]
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	f023 0210 	bic.w	r2, r3, #16
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	031b      	lsls	r3, r3, #12
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80044ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	621a      	str	r2, [r3, #32]
}
 80044d2:	bf00      	nop
 80044d4:	371c      	adds	r7, #28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
 80044e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f043 0307 	orr.w	r3, r3, #7
 8004500:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	609a      	str	r2, [r3, #8]
}
 8004508:	bf00      	nop
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
 8004520:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800452e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	021a      	lsls	r2, r3, #8
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	431a      	orrs	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	4313      	orrs	r3, r2
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	4313      	orrs	r3, r2
 8004540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	609a      	str	r2, [r3, #8]
}
 8004548:	bf00      	nop
 800454a:	371c      	adds	r7, #28
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f003 031f 	and.w	r3, r3, #31
 8004566:	2201      	movs	r2, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6a1a      	ldr	r2, [r3, #32]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	43db      	mvns	r3, r3
 8004576:	401a      	ands	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6a1a      	ldr	r2, [r3, #32]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 031f 	and.w	r3, r3, #31
 8004586:	6879      	ldr	r1, [r7, #4]
 8004588:	fa01 f303 	lsl.w	r3, r1, r3
 800458c:	431a      	orrs	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]
}
 8004592:	bf00      	nop
 8004594:	371c      	adds	r7, #28
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
	...

080045a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e050      	b.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d018      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004604:	d013      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a18      	ldr	r2, [pc, #96]	@ (800466c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00e      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a16      	ldr	r2, [pc, #88]	@ (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d009      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a15      	ldr	r2, [pc, #84]	@ (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a13      	ldr	r2, [pc, #76]	@ (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10c      	bne.n	8004648 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004634:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	4313      	orrs	r3, r2
 800463e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40010000 	.word	0x40010000
 800466c:	40000400 	.word	0x40000400
 8004670:	40000800 	.word	0x40000800
 8004674:	40000c00 	.word	0x40000c00
 8004678:	40014000 	.word	0x40014000

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e042      	b.n	800473c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fc ff56 	bl	800157c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2224      	movs	r2, #36	@ 0x24
 80046d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f82b 	bl	8004744 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800470c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800471c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004748:	b0c0      	sub	sp, #256	@ 0x100
 800474a:	af00      	add	r7, sp, #0
 800474c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800475c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004760:	68d9      	ldr	r1, [r3, #12]
 8004762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	ea40 0301 	orr.w	r3, r0, r1
 800476c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800476e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	431a      	orrs	r2, r3
 800477c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	431a      	orrs	r2, r3
 8004784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	4313      	orrs	r3, r2
 800478c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800479c:	f021 010c 	bic.w	r1, r1, #12
 80047a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047aa:	430b      	orrs	r3, r1
 80047ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80047ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047be:	6999      	ldr	r1, [r3, #24]
 80047c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	ea40 0301 	orr.w	r3, r0, r1
 80047ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4b8f      	ldr	r3, [pc, #572]	@ (8004a10 <UART_SetConfig+0x2cc>)
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d005      	beq.n	80047e4 <UART_SetConfig+0xa0>
 80047d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	4b8d      	ldr	r3, [pc, #564]	@ (8004a14 <UART_SetConfig+0x2d0>)
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d104      	bne.n	80047ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047e4:	f7fe fc94 	bl	8003110 <HAL_RCC_GetPCLK2Freq>
 80047e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80047ec:	e003      	b.n	80047f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047ee:	f7fe fc7b 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 80047f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004800:	f040 810c 	bne.w	8004a1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004808:	2200      	movs	r2, #0
 800480a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800480e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004812:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004816:	4622      	mov	r2, r4
 8004818:	462b      	mov	r3, r5
 800481a:	1891      	adds	r1, r2, r2
 800481c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800481e:	415b      	adcs	r3, r3
 8004820:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004822:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004826:	4621      	mov	r1, r4
 8004828:	eb12 0801 	adds.w	r8, r2, r1
 800482c:	4629      	mov	r1, r5
 800482e:	eb43 0901 	adc.w	r9, r3, r1
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800483e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004846:	4690      	mov	r8, r2
 8004848:	4699      	mov	r9, r3
 800484a:	4623      	mov	r3, r4
 800484c:	eb18 0303 	adds.w	r3, r8, r3
 8004850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004854:	462b      	mov	r3, r5
 8004856:	eb49 0303 	adc.w	r3, r9, r3
 800485a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800485e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800486a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800486e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004872:	460b      	mov	r3, r1
 8004874:	18db      	adds	r3, r3, r3
 8004876:	653b      	str	r3, [r7, #80]	@ 0x50
 8004878:	4613      	mov	r3, r2
 800487a:	eb42 0303 	adc.w	r3, r2, r3
 800487e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004880:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004884:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004888:	f7fb fcfa 	bl	8000280 <__aeabi_uldivmod>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4b61      	ldr	r3, [pc, #388]	@ (8004a18 <UART_SetConfig+0x2d4>)
 8004892:	fba3 2302 	umull	r2, r3, r3, r2
 8004896:	095b      	lsrs	r3, r3, #5
 8004898:	011c      	lsls	r4, r3, #4
 800489a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800489e:	2200      	movs	r2, #0
 80048a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80048a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80048ac:	4642      	mov	r2, r8
 80048ae:	464b      	mov	r3, r9
 80048b0:	1891      	adds	r1, r2, r2
 80048b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80048b4:	415b      	adcs	r3, r3
 80048b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80048bc:	4641      	mov	r1, r8
 80048be:	eb12 0a01 	adds.w	sl, r2, r1
 80048c2:	4649      	mov	r1, r9
 80048c4:	eb43 0b01 	adc.w	fp, r3, r1
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80048d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80048d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048dc:	4692      	mov	sl, r2
 80048de:	469b      	mov	fp, r3
 80048e0:	4643      	mov	r3, r8
 80048e2:	eb1a 0303 	adds.w	r3, sl, r3
 80048e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048ea:	464b      	mov	r3, r9
 80048ec:	eb4b 0303 	adc.w	r3, fp, r3
 80048f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004900:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004904:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004908:	460b      	mov	r3, r1
 800490a:	18db      	adds	r3, r3, r3
 800490c:	643b      	str	r3, [r7, #64]	@ 0x40
 800490e:	4613      	mov	r3, r2
 8004910:	eb42 0303 	adc.w	r3, r2, r3
 8004914:	647b      	str	r3, [r7, #68]	@ 0x44
 8004916:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800491a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800491e:	f7fb fcaf 	bl	8000280 <__aeabi_uldivmod>
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	4611      	mov	r1, r2
 8004928:	4b3b      	ldr	r3, [pc, #236]	@ (8004a18 <UART_SetConfig+0x2d4>)
 800492a:	fba3 2301 	umull	r2, r3, r3, r1
 800492e:	095b      	lsrs	r3, r3, #5
 8004930:	2264      	movs	r2, #100	@ 0x64
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	1acb      	subs	r3, r1, r3
 8004938:	00db      	lsls	r3, r3, #3
 800493a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800493e:	4b36      	ldr	r3, [pc, #216]	@ (8004a18 <UART_SetConfig+0x2d4>)
 8004940:	fba3 2302 	umull	r2, r3, r3, r2
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800494c:	441c      	add	r4, r3
 800494e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004952:	2200      	movs	r2, #0
 8004954:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004958:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800495c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004960:	4642      	mov	r2, r8
 8004962:	464b      	mov	r3, r9
 8004964:	1891      	adds	r1, r2, r2
 8004966:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004968:	415b      	adcs	r3, r3
 800496a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800496c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004970:	4641      	mov	r1, r8
 8004972:	1851      	adds	r1, r2, r1
 8004974:	6339      	str	r1, [r7, #48]	@ 0x30
 8004976:	4649      	mov	r1, r9
 8004978:	414b      	adcs	r3, r1
 800497a:	637b      	str	r3, [r7, #52]	@ 0x34
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004988:	4659      	mov	r1, fp
 800498a:	00cb      	lsls	r3, r1, #3
 800498c:	4651      	mov	r1, sl
 800498e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004992:	4651      	mov	r1, sl
 8004994:	00ca      	lsls	r2, r1, #3
 8004996:	4610      	mov	r0, r2
 8004998:	4619      	mov	r1, r3
 800499a:	4603      	mov	r3, r0
 800499c:	4642      	mov	r2, r8
 800499e:	189b      	adds	r3, r3, r2
 80049a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049a4:	464b      	mov	r3, r9
 80049a6:	460a      	mov	r2, r1
 80049a8:	eb42 0303 	adc.w	r3, r2, r3
 80049ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80049c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80049c4:	460b      	mov	r3, r1
 80049c6:	18db      	adds	r3, r3, r3
 80049c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049ca:	4613      	mov	r3, r2
 80049cc:	eb42 0303 	adc.w	r3, r2, r3
 80049d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80049da:	f7fb fc51 	bl	8000280 <__aeabi_uldivmod>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004a18 <UART_SetConfig+0x2d4>)
 80049e4:	fba3 1302 	umull	r1, r3, r3, r2
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	2164      	movs	r1, #100	@ 0x64
 80049ec:	fb01 f303 	mul.w	r3, r1, r3
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	3332      	adds	r3, #50	@ 0x32
 80049f6:	4a08      	ldr	r2, [pc, #32]	@ (8004a18 <UART_SetConfig+0x2d4>)
 80049f8:	fba2 2303 	umull	r2, r3, r2, r3
 80049fc:	095b      	lsrs	r3, r3, #5
 80049fe:	f003 0207 	and.w	r2, r3, #7
 8004a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4422      	add	r2, r4
 8004a0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a0c:	e106      	b.n	8004c1c <UART_SetConfig+0x4d8>
 8004a0e:	bf00      	nop
 8004a10:	40011000 	.word	0x40011000
 8004a14:	40011400 	.word	0x40011400
 8004a18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a20:	2200      	movs	r2, #0
 8004a22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a2e:	4642      	mov	r2, r8
 8004a30:	464b      	mov	r3, r9
 8004a32:	1891      	adds	r1, r2, r2
 8004a34:	6239      	str	r1, [r7, #32]
 8004a36:	415b      	adcs	r3, r3
 8004a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a3e:	4641      	mov	r1, r8
 8004a40:	1854      	adds	r4, r2, r1
 8004a42:	4649      	mov	r1, r9
 8004a44:	eb43 0501 	adc.w	r5, r3, r1
 8004a48:	f04f 0200 	mov.w	r2, #0
 8004a4c:	f04f 0300 	mov.w	r3, #0
 8004a50:	00eb      	lsls	r3, r5, #3
 8004a52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a56:	00e2      	lsls	r2, r4, #3
 8004a58:	4614      	mov	r4, r2
 8004a5a:	461d      	mov	r5, r3
 8004a5c:	4643      	mov	r3, r8
 8004a5e:	18e3      	adds	r3, r4, r3
 8004a60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a64:	464b      	mov	r3, r9
 8004a66:	eb45 0303 	adc.w	r3, r5, r3
 8004a6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	f04f 0300 	mov.w	r3, #0
 8004a86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	008b      	lsls	r3, r1, #2
 8004a8e:	4621      	mov	r1, r4
 8004a90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a94:	4621      	mov	r1, r4
 8004a96:	008a      	lsls	r2, r1, #2
 8004a98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a9c:	f7fb fbf0 	bl	8000280 <__aeabi_uldivmod>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4b60      	ldr	r3, [pc, #384]	@ (8004c28 <UART_SetConfig+0x4e4>)
 8004aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8004aaa:	095b      	lsrs	r3, r3, #5
 8004aac:	011c      	lsls	r4, r3, #4
 8004aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ab8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004abc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ac0:	4642      	mov	r2, r8
 8004ac2:	464b      	mov	r3, r9
 8004ac4:	1891      	adds	r1, r2, r2
 8004ac6:	61b9      	str	r1, [r7, #24]
 8004ac8:	415b      	adcs	r3, r3
 8004aca:	61fb      	str	r3, [r7, #28]
 8004acc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	1851      	adds	r1, r2, r1
 8004ad4:	6139      	str	r1, [r7, #16]
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	414b      	adcs	r3, r1
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	f04f 0300 	mov.w	r3, #0
 8004ae4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ae8:	4659      	mov	r1, fp
 8004aea:	00cb      	lsls	r3, r1, #3
 8004aec:	4651      	mov	r1, sl
 8004aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004af2:	4651      	mov	r1, sl
 8004af4:	00ca      	lsls	r2, r1, #3
 8004af6:	4610      	mov	r0, r2
 8004af8:	4619      	mov	r1, r3
 8004afa:	4603      	mov	r3, r0
 8004afc:	4642      	mov	r2, r8
 8004afe:	189b      	adds	r3, r3, r2
 8004b00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b04:	464b      	mov	r3, r9
 8004b06:	460a      	mov	r2, r1
 8004b08:	eb42 0303 	adc.w	r3, r2, r3
 8004b0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b1c:	f04f 0200 	mov.w	r2, #0
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b28:	4649      	mov	r1, r9
 8004b2a:	008b      	lsls	r3, r1, #2
 8004b2c:	4641      	mov	r1, r8
 8004b2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b32:	4641      	mov	r1, r8
 8004b34:	008a      	lsls	r2, r1, #2
 8004b36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b3a:	f7fb fba1 	bl	8000280 <__aeabi_uldivmod>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	4611      	mov	r1, r2
 8004b44:	4b38      	ldr	r3, [pc, #224]	@ (8004c28 <UART_SetConfig+0x4e4>)
 8004b46:	fba3 2301 	umull	r2, r3, r3, r1
 8004b4a:	095b      	lsrs	r3, r3, #5
 8004b4c:	2264      	movs	r2, #100	@ 0x64
 8004b4e:	fb02 f303 	mul.w	r3, r2, r3
 8004b52:	1acb      	subs	r3, r1, r3
 8004b54:	011b      	lsls	r3, r3, #4
 8004b56:	3332      	adds	r3, #50	@ 0x32
 8004b58:	4a33      	ldr	r2, [pc, #204]	@ (8004c28 <UART_SetConfig+0x4e4>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	095b      	lsrs	r3, r3, #5
 8004b60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b64:	441c      	add	r4, r3
 8004b66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b74:	4642      	mov	r2, r8
 8004b76:	464b      	mov	r3, r9
 8004b78:	1891      	adds	r1, r2, r2
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	415b      	adcs	r3, r3
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b84:	4641      	mov	r1, r8
 8004b86:	1851      	adds	r1, r2, r1
 8004b88:	6039      	str	r1, [r7, #0]
 8004b8a:	4649      	mov	r1, r9
 8004b8c:	414b      	adcs	r3, r1
 8004b8e:	607b      	str	r3, [r7, #4]
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b9c:	4659      	mov	r1, fp
 8004b9e:	00cb      	lsls	r3, r1, #3
 8004ba0:	4651      	mov	r1, sl
 8004ba2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ba6:	4651      	mov	r1, sl
 8004ba8:	00ca      	lsls	r2, r1, #3
 8004baa:	4610      	mov	r0, r2
 8004bac:	4619      	mov	r1, r3
 8004bae:	4603      	mov	r3, r0
 8004bb0:	4642      	mov	r2, r8
 8004bb2:	189b      	adds	r3, r3, r2
 8004bb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bb6:	464b      	mov	r3, r9
 8004bb8:	460a      	mov	r2, r1
 8004bba:	eb42 0303 	adc.w	r3, r2, r3
 8004bbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bca:	667a      	str	r2, [r7, #100]	@ 0x64
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004bd8:	4649      	mov	r1, r9
 8004bda:	008b      	lsls	r3, r1, #2
 8004bdc:	4641      	mov	r1, r8
 8004bde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004be2:	4641      	mov	r1, r8
 8004be4:	008a      	lsls	r2, r1, #2
 8004be6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004bea:	f7fb fb49 	bl	8000280 <__aeabi_uldivmod>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004c28 <UART_SetConfig+0x4e4>)
 8004bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf8:	095b      	lsrs	r3, r3, #5
 8004bfa:	2164      	movs	r1, #100	@ 0x64
 8004bfc:	fb01 f303 	mul.w	r3, r1, r3
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	3332      	adds	r3, #50	@ 0x32
 8004c06:	4a08      	ldr	r2, [pc, #32]	@ (8004c28 <UART_SetConfig+0x4e4>)
 8004c08:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0c:	095b      	lsrs	r3, r3, #5
 8004c0e:	f003 020f 	and.w	r2, r3, #15
 8004c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4422      	add	r2, r4
 8004c1a:	609a      	str	r2, [r3, #8]
}
 8004c1c:	bf00      	nop
 8004c1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c22:	46bd      	mov	sp, r7
 8004c24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c28:	51eb851f 	.word	0x51eb851f

08004c2c <siprintf>:
 8004c2c:	b40e      	push	{r1, r2, r3}
 8004c2e:	b510      	push	{r4, lr}
 8004c30:	b09d      	sub	sp, #116	@ 0x74
 8004c32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004c34:	9002      	str	r0, [sp, #8]
 8004c36:	9006      	str	r0, [sp, #24]
 8004c38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c3c:	480a      	ldr	r0, [pc, #40]	@ (8004c68 <siprintf+0x3c>)
 8004c3e:	9107      	str	r1, [sp, #28]
 8004c40:	9104      	str	r1, [sp, #16]
 8004c42:	490a      	ldr	r1, [pc, #40]	@ (8004c6c <siprintf+0x40>)
 8004c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c48:	9105      	str	r1, [sp, #20]
 8004c4a:	2400      	movs	r4, #0
 8004c4c:	a902      	add	r1, sp, #8
 8004c4e:	6800      	ldr	r0, [r0, #0]
 8004c50:	9301      	str	r3, [sp, #4]
 8004c52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c54:	f000 f9ce 	bl	8004ff4 <_svfiprintf_r>
 8004c58:	9b02      	ldr	r3, [sp, #8]
 8004c5a:	701c      	strb	r4, [r3, #0]
 8004c5c:	b01d      	add	sp, #116	@ 0x74
 8004c5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c62:	b003      	add	sp, #12
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	2000001c 	.word	0x2000001c
 8004c6c:	ffff0208 	.word	0xffff0208

08004c70 <std>:
 8004c70:	2300      	movs	r3, #0
 8004c72:	b510      	push	{r4, lr}
 8004c74:	4604      	mov	r4, r0
 8004c76:	e9c0 3300 	strd	r3, r3, [r0]
 8004c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c7e:	6083      	str	r3, [r0, #8]
 8004c80:	8181      	strh	r1, [r0, #12]
 8004c82:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c84:	81c2      	strh	r2, [r0, #14]
 8004c86:	6183      	str	r3, [r0, #24]
 8004c88:	4619      	mov	r1, r3
 8004c8a:	2208      	movs	r2, #8
 8004c8c:	305c      	adds	r0, #92	@ 0x5c
 8004c8e:	f000 f921 	bl	8004ed4 <memset>
 8004c92:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc8 <std+0x58>)
 8004c94:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ccc <std+0x5c>)
 8004c98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <std+0x60>)
 8004c9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <std+0x64>)
 8004ca0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd8 <std+0x68>)
 8004ca4:	6224      	str	r4, [r4, #32]
 8004ca6:	429c      	cmp	r4, r3
 8004ca8:	d006      	beq.n	8004cb8 <std+0x48>
 8004caa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004cae:	4294      	cmp	r4, r2
 8004cb0:	d002      	beq.n	8004cb8 <std+0x48>
 8004cb2:	33d0      	adds	r3, #208	@ 0xd0
 8004cb4:	429c      	cmp	r4, r3
 8004cb6:	d105      	bne.n	8004cc4 <std+0x54>
 8004cb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cc0:	f000 b93a 	b.w	8004f38 <__retarget_lock_init_recursive>
 8004cc4:	bd10      	pop	{r4, pc}
 8004cc6:	bf00      	nop
 8004cc8:	08005a3d 	.word	0x08005a3d
 8004ccc:	08005a5f 	.word	0x08005a5f
 8004cd0:	08005a97 	.word	0x08005a97
 8004cd4:	08005abb 	.word	0x08005abb
 8004cd8:	20000220 	.word	0x20000220

08004cdc <stdio_exit_handler>:
 8004cdc:	4a02      	ldr	r2, [pc, #8]	@ (8004ce8 <stdio_exit_handler+0xc>)
 8004cde:	4903      	ldr	r1, [pc, #12]	@ (8004cec <stdio_exit_handler+0x10>)
 8004ce0:	4803      	ldr	r0, [pc, #12]	@ (8004cf0 <stdio_exit_handler+0x14>)
 8004ce2:	f000 b869 	b.w	8004db8 <_fwalk_sglue>
 8004ce6:	bf00      	nop
 8004ce8:	20000010 	.word	0x20000010
 8004cec:	080059d5 	.word	0x080059d5
 8004cf0:	20000020 	.word	0x20000020

08004cf4 <cleanup_stdio>:
 8004cf4:	6841      	ldr	r1, [r0, #4]
 8004cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8004d28 <cleanup_stdio+0x34>)
 8004cf8:	4299      	cmp	r1, r3
 8004cfa:	b510      	push	{r4, lr}
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	d001      	beq.n	8004d04 <cleanup_stdio+0x10>
 8004d00:	f000 fe68 	bl	80059d4 <_fflush_r>
 8004d04:	68a1      	ldr	r1, [r4, #8]
 8004d06:	4b09      	ldr	r3, [pc, #36]	@ (8004d2c <cleanup_stdio+0x38>)
 8004d08:	4299      	cmp	r1, r3
 8004d0a:	d002      	beq.n	8004d12 <cleanup_stdio+0x1e>
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	f000 fe61 	bl	80059d4 <_fflush_r>
 8004d12:	68e1      	ldr	r1, [r4, #12]
 8004d14:	4b06      	ldr	r3, [pc, #24]	@ (8004d30 <cleanup_stdio+0x3c>)
 8004d16:	4299      	cmp	r1, r3
 8004d18:	d004      	beq.n	8004d24 <cleanup_stdio+0x30>
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d20:	f000 be58 	b.w	80059d4 <_fflush_r>
 8004d24:	bd10      	pop	{r4, pc}
 8004d26:	bf00      	nop
 8004d28:	20000220 	.word	0x20000220
 8004d2c:	20000288 	.word	0x20000288
 8004d30:	200002f0 	.word	0x200002f0

08004d34 <global_stdio_init.part.0>:
 8004d34:	b510      	push	{r4, lr}
 8004d36:	4b0b      	ldr	r3, [pc, #44]	@ (8004d64 <global_stdio_init.part.0+0x30>)
 8004d38:	4c0b      	ldr	r4, [pc, #44]	@ (8004d68 <global_stdio_init.part.0+0x34>)
 8004d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8004d6c <global_stdio_init.part.0+0x38>)
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	4620      	mov	r0, r4
 8004d40:	2200      	movs	r2, #0
 8004d42:	2104      	movs	r1, #4
 8004d44:	f7ff ff94 	bl	8004c70 <std>
 8004d48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	2109      	movs	r1, #9
 8004d50:	f7ff ff8e 	bl	8004c70 <std>
 8004d54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d58:	2202      	movs	r2, #2
 8004d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d5e:	2112      	movs	r1, #18
 8004d60:	f7ff bf86 	b.w	8004c70 <std>
 8004d64:	20000358 	.word	0x20000358
 8004d68:	20000220 	.word	0x20000220
 8004d6c:	08004cdd 	.word	0x08004cdd

08004d70 <__sfp_lock_acquire>:
 8004d70:	4801      	ldr	r0, [pc, #4]	@ (8004d78 <__sfp_lock_acquire+0x8>)
 8004d72:	f000 b8e2 	b.w	8004f3a <__retarget_lock_acquire_recursive>
 8004d76:	bf00      	nop
 8004d78:	2000035d 	.word	0x2000035d

08004d7c <__sfp_lock_release>:
 8004d7c:	4801      	ldr	r0, [pc, #4]	@ (8004d84 <__sfp_lock_release+0x8>)
 8004d7e:	f000 b8dd 	b.w	8004f3c <__retarget_lock_release_recursive>
 8004d82:	bf00      	nop
 8004d84:	2000035d 	.word	0x2000035d

08004d88 <__sinit>:
 8004d88:	b510      	push	{r4, lr}
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	f7ff fff0 	bl	8004d70 <__sfp_lock_acquire>
 8004d90:	6a23      	ldr	r3, [r4, #32]
 8004d92:	b11b      	cbz	r3, 8004d9c <__sinit+0x14>
 8004d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d98:	f7ff bff0 	b.w	8004d7c <__sfp_lock_release>
 8004d9c:	4b04      	ldr	r3, [pc, #16]	@ (8004db0 <__sinit+0x28>)
 8004d9e:	6223      	str	r3, [r4, #32]
 8004da0:	4b04      	ldr	r3, [pc, #16]	@ (8004db4 <__sinit+0x2c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f5      	bne.n	8004d94 <__sinit+0xc>
 8004da8:	f7ff ffc4 	bl	8004d34 <global_stdio_init.part.0>
 8004dac:	e7f2      	b.n	8004d94 <__sinit+0xc>
 8004dae:	bf00      	nop
 8004db0:	08004cf5 	.word	0x08004cf5
 8004db4:	20000358 	.word	0x20000358

08004db8 <_fwalk_sglue>:
 8004db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dbc:	4607      	mov	r7, r0
 8004dbe:	4688      	mov	r8, r1
 8004dc0:	4614      	mov	r4, r2
 8004dc2:	2600      	movs	r6, #0
 8004dc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004dc8:	f1b9 0901 	subs.w	r9, r9, #1
 8004dcc:	d505      	bpl.n	8004dda <_fwalk_sglue+0x22>
 8004dce:	6824      	ldr	r4, [r4, #0]
 8004dd0:	2c00      	cmp	r4, #0
 8004dd2:	d1f7      	bne.n	8004dc4 <_fwalk_sglue+0xc>
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dda:	89ab      	ldrh	r3, [r5, #12]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d907      	bls.n	8004df0 <_fwalk_sglue+0x38>
 8004de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004de4:	3301      	adds	r3, #1
 8004de6:	d003      	beq.n	8004df0 <_fwalk_sglue+0x38>
 8004de8:	4629      	mov	r1, r5
 8004dea:	4638      	mov	r0, r7
 8004dec:	47c0      	blx	r8
 8004dee:	4306      	orrs	r6, r0
 8004df0:	3568      	adds	r5, #104	@ 0x68
 8004df2:	e7e9      	b.n	8004dc8 <_fwalk_sglue+0x10>

08004df4 <iprintf>:
 8004df4:	b40f      	push	{r0, r1, r2, r3}
 8004df6:	b507      	push	{r0, r1, r2, lr}
 8004df8:	4906      	ldr	r1, [pc, #24]	@ (8004e14 <iprintf+0x20>)
 8004dfa:	ab04      	add	r3, sp, #16
 8004dfc:	6808      	ldr	r0, [r1, #0]
 8004dfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e02:	6881      	ldr	r1, [r0, #8]
 8004e04:	9301      	str	r3, [sp, #4]
 8004e06:	f000 fa1b 	bl	8005240 <_vfiprintf_r>
 8004e0a:	b003      	add	sp, #12
 8004e0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e10:	b004      	add	sp, #16
 8004e12:	4770      	bx	lr
 8004e14:	2000001c 	.word	0x2000001c

08004e18 <_puts_r>:
 8004e18:	6a03      	ldr	r3, [r0, #32]
 8004e1a:	b570      	push	{r4, r5, r6, lr}
 8004e1c:	6884      	ldr	r4, [r0, #8]
 8004e1e:	4605      	mov	r5, r0
 8004e20:	460e      	mov	r6, r1
 8004e22:	b90b      	cbnz	r3, 8004e28 <_puts_r+0x10>
 8004e24:	f7ff ffb0 	bl	8004d88 <__sinit>
 8004e28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e2a:	07db      	lsls	r3, r3, #31
 8004e2c:	d405      	bmi.n	8004e3a <_puts_r+0x22>
 8004e2e:	89a3      	ldrh	r3, [r4, #12]
 8004e30:	0598      	lsls	r0, r3, #22
 8004e32:	d402      	bmi.n	8004e3a <_puts_r+0x22>
 8004e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e36:	f000 f880 	bl	8004f3a <__retarget_lock_acquire_recursive>
 8004e3a:	89a3      	ldrh	r3, [r4, #12]
 8004e3c:	0719      	lsls	r1, r3, #28
 8004e3e:	d502      	bpl.n	8004e46 <_puts_r+0x2e>
 8004e40:	6923      	ldr	r3, [r4, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d135      	bne.n	8004eb2 <_puts_r+0x9a>
 8004e46:	4621      	mov	r1, r4
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f000 fea7 	bl	8005b9c <__swsetup_r>
 8004e4e:	b380      	cbz	r0, 8004eb2 <_puts_r+0x9a>
 8004e50:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004e54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e56:	07da      	lsls	r2, r3, #31
 8004e58:	d405      	bmi.n	8004e66 <_puts_r+0x4e>
 8004e5a:	89a3      	ldrh	r3, [r4, #12]
 8004e5c:	059b      	lsls	r3, r3, #22
 8004e5e:	d402      	bmi.n	8004e66 <_puts_r+0x4e>
 8004e60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e62:	f000 f86b 	bl	8004f3c <__retarget_lock_release_recursive>
 8004e66:	4628      	mov	r0, r5
 8004e68:	bd70      	pop	{r4, r5, r6, pc}
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	da04      	bge.n	8004e78 <_puts_r+0x60>
 8004e6e:	69a2      	ldr	r2, [r4, #24]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	dc17      	bgt.n	8004ea4 <_puts_r+0x8c>
 8004e74:	290a      	cmp	r1, #10
 8004e76:	d015      	beq.n	8004ea4 <_puts_r+0x8c>
 8004e78:	6823      	ldr	r3, [r4, #0]
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	6022      	str	r2, [r4, #0]
 8004e7e:	7019      	strb	r1, [r3, #0]
 8004e80:	68a3      	ldr	r3, [r4, #8]
 8004e82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e86:	3b01      	subs	r3, #1
 8004e88:	60a3      	str	r3, [r4, #8]
 8004e8a:	2900      	cmp	r1, #0
 8004e8c:	d1ed      	bne.n	8004e6a <_puts_r+0x52>
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	da11      	bge.n	8004eb6 <_puts_r+0x9e>
 8004e92:	4622      	mov	r2, r4
 8004e94:	210a      	movs	r1, #10
 8004e96:	4628      	mov	r0, r5
 8004e98:	f000 fe41 	bl	8005b1e <__swbuf_r>
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	d0d7      	beq.n	8004e50 <_puts_r+0x38>
 8004ea0:	250a      	movs	r5, #10
 8004ea2:	e7d7      	b.n	8004e54 <_puts_r+0x3c>
 8004ea4:	4622      	mov	r2, r4
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	f000 fe39 	bl	8005b1e <__swbuf_r>
 8004eac:	3001      	adds	r0, #1
 8004eae:	d1e7      	bne.n	8004e80 <_puts_r+0x68>
 8004eb0:	e7ce      	b.n	8004e50 <_puts_r+0x38>
 8004eb2:	3e01      	subs	r6, #1
 8004eb4:	e7e4      	b.n	8004e80 <_puts_r+0x68>
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	6022      	str	r2, [r4, #0]
 8004ebc:	220a      	movs	r2, #10
 8004ebe:	701a      	strb	r2, [r3, #0]
 8004ec0:	e7ee      	b.n	8004ea0 <_puts_r+0x88>
	...

08004ec4 <puts>:
 8004ec4:	4b02      	ldr	r3, [pc, #8]	@ (8004ed0 <puts+0xc>)
 8004ec6:	4601      	mov	r1, r0
 8004ec8:	6818      	ldr	r0, [r3, #0]
 8004eca:	f7ff bfa5 	b.w	8004e18 <_puts_r>
 8004ece:	bf00      	nop
 8004ed0:	2000001c 	.word	0x2000001c

08004ed4 <memset>:
 8004ed4:	4402      	add	r2, r0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d100      	bne.n	8004ede <memset+0xa>
 8004edc:	4770      	bx	lr
 8004ede:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee2:	e7f9      	b.n	8004ed8 <memset+0x4>

08004ee4 <__errno>:
 8004ee4:	4b01      	ldr	r3, [pc, #4]	@ (8004eec <__errno+0x8>)
 8004ee6:	6818      	ldr	r0, [r3, #0]
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	2000001c 	.word	0x2000001c

08004ef0 <__libc_init_array>:
 8004ef0:	b570      	push	{r4, r5, r6, lr}
 8004ef2:	4d0d      	ldr	r5, [pc, #52]	@ (8004f28 <__libc_init_array+0x38>)
 8004ef4:	4c0d      	ldr	r4, [pc, #52]	@ (8004f2c <__libc_init_array+0x3c>)
 8004ef6:	1b64      	subs	r4, r4, r5
 8004ef8:	10a4      	asrs	r4, r4, #2
 8004efa:	2600      	movs	r6, #0
 8004efc:	42a6      	cmp	r6, r4
 8004efe:	d109      	bne.n	8004f14 <__libc_init_array+0x24>
 8004f00:	4d0b      	ldr	r5, [pc, #44]	@ (8004f30 <__libc_init_array+0x40>)
 8004f02:	4c0c      	ldr	r4, [pc, #48]	@ (8004f34 <__libc_init_array+0x44>)
 8004f04:	f000 fff4 	bl	8005ef0 <_init>
 8004f08:	1b64      	subs	r4, r4, r5
 8004f0a:	10a4      	asrs	r4, r4, #2
 8004f0c:	2600      	movs	r6, #0
 8004f0e:	42a6      	cmp	r6, r4
 8004f10:	d105      	bne.n	8004f1e <__libc_init_array+0x2e>
 8004f12:	bd70      	pop	{r4, r5, r6, pc}
 8004f14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f18:	4798      	blx	r3
 8004f1a:	3601      	adds	r6, #1
 8004f1c:	e7ee      	b.n	8004efc <__libc_init_array+0xc>
 8004f1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f22:	4798      	blx	r3
 8004f24:	3601      	adds	r6, #1
 8004f26:	e7f2      	b.n	8004f0e <__libc_init_array+0x1e>
 8004f28:	08005fc4 	.word	0x08005fc4
 8004f2c:	08005fc4 	.word	0x08005fc4
 8004f30:	08005fc4 	.word	0x08005fc4
 8004f34:	08005fc8 	.word	0x08005fc8

08004f38 <__retarget_lock_init_recursive>:
 8004f38:	4770      	bx	lr

08004f3a <__retarget_lock_acquire_recursive>:
 8004f3a:	4770      	bx	lr

08004f3c <__retarget_lock_release_recursive>:
 8004f3c:	4770      	bx	lr

08004f3e <__ssputs_r>:
 8004f3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f42:	688e      	ldr	r6, [r1, #8]
 8004f44:	461f      	mov	r7, r3
 8004f46:	42be      	cmp	r6, r7
 8004f48:	680b      	ldr	r3, [r1, #0]
 8004f4a:	4682      	mov	sl, r0
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	4690      	mov	r8, r2
 8004f50:	d82d      	bhi.n	8004fae <__ssputs_r+0x70>
 8004f52:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f56:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004f5a:	d026      	beq.n	8004faa <__ssputs_r+0x6c>
 8004f5c:	6965      	ldr	r5, [r4, #20]
 8004f5e:	6909      	ldr	r1, [r1, #16]
 8004f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f64:	eba3 0901 	sub.w	r9, r3, r1
 8004f68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f6c:	1c7b      	adds	r3, r7, #1
 8004f6e:	444b      	add	r3, r9
 8004f70:	106d      	asrs	r5, r5, #1
 8004f72:	429d      	cmp	r5, r3
 8004f74:	bf38      	it	cc
 8004f76:	461d      	movcc	r5, r3
 8004f78:	0553      	lsls	r3, r2, #21
 8004f7a:	d527      	bpl.n	8004fcc <__ssputs_r+0x8e>
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	f000 fa99 	bl	80054b4 <_malloc_r>
 8004f82:	4606      	mov	r6, r0
 8004f84:	b360      	cbz	r0, 8004fe0 <__ssputs_r+0xa2>
 8004f86:	6921      	ldr	r1, [r4, #16]
 8004f88:	464a      	mov	r2, r9
 8004f8a:	f000 ff51 	bl	8005e30 <memcpy>
 8004f8e:	89a3      	ldrh	r3, [r4, #12]
 8004f90:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f98:	81a3      	strh	r3, [r4, #12]
 8004f9a:	6126      	str	r6, [r4, #16]
 8004f9c:	6165      	str	r5, [r4, #20]
 8004f9e:	444e      	add	r6, r9
 8004fa0:	eba5 0509 	sub.w	r5, r5, r9
 8004fa4:	6026      	str	r6, [r4, #0]
 8004fa6:	60a5      	str	r5, [r4, #8]
 8004fa8:	463e      	mov	r6, r7
 8004faa:	42be      	cmp	r6, r7
 8004fac:	d900      	bls.n	8004fb0 <__ssputs_r+0x72>
 8004fae:	463e      	mov	r6, r7
 8004fb0:	6820      	ldr	r0, [r4, #0]
 8004fb2:	4632      	mov	r2, r6
 8004fb4:	4641      	mov	r1, r8
 8004fb6:	f000 fea9 	bl	8005d0c <memmove>
 8004fba:	68a3      	ldr	r3, [r4, #8]
 8004fbc:	1b9b      	subs	r3, r3, r6
 8004fbe:	60a3      	str	r3, [r4, #8]
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	4433      	add	r3, r6
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fcc:	462a      	mov	r2, r5
 8004fce:	f000 fd78 	bl	8005ac2 <_realloc_r>
 8004fd2:	4606      	mov	r6, r0
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	d1e0      	bne.n	8004f9a <__ssputs_r+0x5c>
 8004fd8:	6921      	ldr	r1, [r4, #16]
 8004fda:	4650      	mov	r0, sl
 8004fdc:	f000 ff36 	bl	8005e4c <_free_r>
 8004fe0:	230c      	movs	r3, #12
 8004fe2:	f8ca 3000 	str.w	r3, [sl]
 8004fe6:	89a3      	ldrh	r3, [r4, #12]
 8004fe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fec:	81a3      	strh	r3, [r4, #12]
 8004fee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ff2:	e7e9      	b.n	8004fc8 <__ssputs_r+0x8a>

08004ff4 <_svfiprintf_r>:
 8004ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff8:	4698      	mov	r8, r3
 8004ffa:	898b      	ldrh	r3, [r1, #12]
 8004ffc:	061b      	lsls	r3, r3, #24
 8004ffe:	b09d      	sub	sp, #116	@ 0x74
 8005000:	4607      	mov	r7, r0
 8005002:	460d      	mov	r5, r1
 8005004:	4614      	mov	r4, r2
 8005006:	d510      	bpl.n	800502a <_svfiprintf_r+0x36>
 8005008:	690b      	ldr	r3, [r1, #16]
 800500a:	b973      	cbnz	r3, 800502a <_svfiprintf_r+0x36>
 800500c:	2140      	movs	r1, #64	@ 0x40
 800500e:	f000 fa51 	bl	80054b4 <_malloc_r>
 8005012:	6028      	str	r0, [r5, #0]
 8005014:	6128      	str	r0, [r5, #16]
 8005016:	b930      	cbnz	r0, 8005026 <_svfiprintf_r+0x32>
 8005018:	230c      	movs	r3, #12
 800501a:	603b      	str	r3, [r7, #0]
 800501c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005020:	b01d      	add	sp, #116	@ 0x74
 8005022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005026:	2340      	movs	r3, #64	@ 0x40
 8005028:	616b      	str	r3, [r5, #20]
 800502a:	2300      	movs	r3, #0
 800502c:	9309      	str	r3, [sp, #36]	@ 0x24
 800502e:	2320      	movs	r3, #32
 8005030:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005034:	f8cd 800c 	str.w	r8, [sp, #12]
 8005038:	2330      	movs	r3, #48	@ 0x30
 800503a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80051d8 <_svfiprintf_r+0x1e4>
 800503e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005042:	f04f 0901 	mov.w	r9, #1
 8005046:	4623      	mov	r3, r4
 8005048:	469a      	mov	sl, r3
 800504a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800504e:	b10a      	cbz	r2, 8005054 <_svfiprintf_r+0x60>
 8005050:	2a25      	cmp	r2, #37	@ 0x25
 8005052:	d1f9      	bne.n	8005048 <_svfiprintf_r+0x54>
 8005054:	ebba 0b04 	subs.w	fp, sl, r4
 8005058:	d00b      	beq.n	8005072 <_svfiprintf_r+0x7e>
 800505a:	465b      	mov	r3, fp
 800505c:	4622      	mov	r2, r4
 800505e:	4629      	mov	r1, r5
 8005060:	4638      	mov	r0, r7
 8005062:	f7ff ff6c 	bl	8004f3e <__ssputs_r>
 8005066:	3001      	adds	r0, #1
 8005068:	f000 80a7 	beq.w	80051ba <_svfiprintf_r+0x1c6>
 800506c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800506e:	445a      	add	r2, fp
 8005070:	9209      	str	r2, [sp, #36]	@ 0x24
 8005072:	f89a 3000 	ldrb.w	r3, [sl]
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 809f 	beq.w	80051ba <_svfiprintf_r+0x1c6>
 800507c:	2300      	movs	r3, #0
 800507e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005082:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005086:	f10a 0a01 	add.w	sl, sl, #1
 800508a:	9304      	str	r3, [sp, #16]
 800508c:	9307      	str	r3, [sp, #28]
 800508e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005092:	931a      	str	r3, [sp, #104]	@ 0x68
 8005094:	4654      	mov	r4, sl
 8005096:	2205      	movs	r2, #5
 8005098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800509c:	484e      	ldr	r0, [pc, #312]	@ (80051d8 <_svfiprintf_r+0x1e4>)
 800509e:	f7fb f89f 	bl	80001e0 <memchr>
 80050a2:	9a04      	ldr	r2, [sp, #16]
 80050a4:	b9d8      	cbnz	r0, 80050de <_svfiprintf_r+0xea>
 80050a6:	06d0      	lsls	r0, r2, #27
 80050a8:	bf44      	itt	mi
 80050aa:	2320      	movmi	r3, #32
 80050ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050b0:	0711      	lsls	r1, r2, #28
 80050b2:	bf44      	itt	mi
 80050b4:	232b      	movmi	r3, #43	@ 0x2b
 80050b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050ba:	f89a 3000 	ldrb.w	r3, [sl]
 80050be:	2b2a      	cmp	r3, #42	@ 0x2a
 80050c0:	d015      	beq.n	80050ee <_svfiprintf_r+0xfa>
 80050c2:	9a07      	ldr	r2, [sp, #28]
 80050c4:	4654      	mov	r4, sl
 80050c6:	2000      	movs	r0, #0
 80050c8:	f04f 0c0a 	mov.w	ip, #10
 80050cc:	4621      	mov	r1, r4
 80050ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050d2:	3b30      	subs	r3, #48	@ 0x30
 80050d4:	2b09      	cmp	r3, #9
 80050d6:	d94b      	bls.n	8005170 <_svfiprintf_r+0x17c>
 80050d8:	b1b0      	cbz	r0, 8005108 <_svfiprintf_r+0x114>
 80050da:	9207      	str	r2, [sp, #28]
 80050dc:	e014      	b.n	8005108 <_svfiprintf_r+0x114>
 80050de:	eba0 0308 	sub.w	r3, r0, r8
 80050e2:	fa09 f303 	lsl.w	r3, r9, r3
 80050e6:	4313      	orrs	r3, r2
 80050e8:	9304      	str	r3, [sp, #16]
 80050ea:	46a2      	mov	sl, r4
 80050ec:	e7d2      	b.n	8005094 <_svfiprintf_r+0xa0>
 80050ee:	9b03      	ldr	r3, [sp, #12]
 80050f0:	1d19      	adds	r1, r3, #4
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	9103      	str	r1, [sp, #12]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bfbb      	ittet	lt
 80050fa:	425b      	neglt	r3, r3
 80050fc:	f042 0202 	orrlt.w	r2, r2, #2
 8005100:	9307      	strge	r3, [sp, #28]
 8005102:	9307      	strlt	r3, [sp, #28]
 8005104:	bfb8      	it	lt
 8005106:	9204      	strlt	r2, [sp, #16]
 8005108:	7823      	ldrb	r3, [r4, #0]
 800510a:	2b2e      	cmp	r3, #46	@ 0x2e
 800510c:	d10a      	bne.n	8005124 <_svfiprintf_r+0x130>
 800510e:	7863      	ldrb	r3, [r4, #1]
 8005110:	2b2a      	cmp	r3, #42	@ 0x2a
 8005112:	d132      	bne.n	800517a <_svfiprintf_r+0x186>
 8005114:	9b03      	ldr	r3, [sp, #12]
 8005116:	1d1a      	adds	r2, r3, #4
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	9203      	str	r2, [sp, #12]
 800511c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005120:	3402      	adds	r4, #2
 8005122:	9305      	str	r3, [sp, #20]
 8005124:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80051e8 <_svfiprintf_r+0x1f4>
 8005128:	7821      	ldrb	r1, [r4, #0]
 800512a:	2203      	movs	r2, #3
 800512c:	4650      	mov	r0, sl
 800512e:	f7fb f857 	bl	80001e0 <memchr>
 8005132:	b138      	cbz	r0, 8005144 <_svfiprintf_r+0x150>
 8005134:	9b04      	ldr	r3, [sp, #16]
 8005136:	eba0 000a 	sub.w	r0, r0, sl
 800513a:	2240      	movs	r2, #64	@ 0x40
 800513c:	4082      	lsls	r2, r0
 800513e:	4313      	orrs	r3, r2
 8005140:	3401      	adds	r4, #1
 8005142:	9304      	str	r3, [sp, #16]
 8005144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005148:	4824      	ldr	r0, [pc, #144]	@ (80051dc <_svfiprintf_r+0x1e8>)
 800514a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800514e:	2206      	movs	r2, #6
 8005150:	f7fb f846 	bl	80001e0 <memchr>
 8005154:	2800      	cmp	r0, #0
 8005156:	d036      	beq.n	80051c6 <_svfiprintf_r+0x1d2>
 8005158:	4b21      	ldr	r3, [pc, #132]	@ (80051e0 <_svfiprintf_r+0x1ec>)
 800515a:	bb1b      	cbnz	r3, 80051a4 <_svfiprintf_r+0x1b0>
 800515c:	9b03      	ldr	r3, [sp, #12]
 800515e:	3307      	adds	r3, #7
 8005160:	f023 0307 	bic.w	r3, r3, #7
 8005164:	3308      	adds	r3, #8
 8005166:	9303      	str	r3, [sp, #12]
 8005168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800516a:	4433      	add	r3, r6
 800516c:	9309      	str	r3, [sp, #36]	@ 0x24
 800516e:	e76a      	b.n	8005046 <_svfiprintf_r+0x52>
 8005170:	fb0c 3202 	mla	r2, ip, r2, r3
 8005174:	460c      	mov	r4, r1
 8005176:	2001      	movs	r0, #1
 8005178:	e7a8      	b.n	80050cc <_svfiprintf_r+0xd8>
 800517a:	2300      	movs	r3, #0
 800517c:	3401      	adds	r4, #1
 800517e:	9305      	str	r3, [sp, #20]
 8005180:	4619      	mov	r1, r3
 8005182:	f04f 0c0a 	mov.w	ip, #10
 8005186:	4620      	mov	r0, r4
 8005188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800518c:	3a30      	subs	r2, #48	@ 0x30
 800518e:	2a09      	cmp	r2, #9
 8005190:	d903      	bls.n	800519a <_svfiprintf_r+0x1a6>
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0c6      	beq.n	8005124 <_svfiprintf_r+0x130>
 8005196:	9105      	str	r1, [sp, #20]
 8005198:	e7c4      	b.n	8005124 <_svfiprintf_r+0x130>
 800519a:	fb0c 2101 	mla	r1, ip, r1, r2
 800519e:	4604      	mov	r4, r0
 80051a0:	2301      	movs	r3, #1
 80051a2:	e7f0      	b.n	8005186 <_svfiprintf_r+0x192>
 80051a4:	ab03      	add	r3, sp, #12
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	462a      	mov	r2, r5
 80051aa:	4b0e      	ldr	r3, [pc, #56]	@ (80051e4 <_svfiprintf_r+0x1f0>)
 80051ac:	a904      	add	r1, sp, #16
 80051ae:	4638      	mov	r0, r7
 80051b0:	f3af 8000 	nop.w
 80051b4:	1c42      	adds	r2, r0, #1
 80051b6:	4606      	mov	r6, r0
 80051b8:	d1d6      	bne.n	8005168 <_svfiprintf_r+0x174>
 80051ba:	89ab      	ldrh	r3, [r5, #12]
 80051bc:	065b      	lsls	r3, r3, #25
 80051be:	f53f af2d 	bmi.w	800501c <_svfiprintf_r+0x28>
 80051c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051c4:	e72c      	b.n	8005020 <_svfiprintf_r+0x2c>
 80051c6:	ab03      	add	r3, sp, #12
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	462a      	mov	r2, r5
 80051cc:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <_svfiprintf_r+0x1f0>)
 80051ce:	a904      	add	r1, sp, #16
 80051d0:	4638      	mov	r0, r7
 80051d2:	f000 fa5d 	bl	8005690 <_printf_i>
 80051d6:	e7ed      	b.n	80051b4 <_svfiprintf_r+0x1c0>
 80051d8:	08005f88 	.word	0x08005f88
 80051dc:	08005f92 	.word	0x08005f92
 80051e0:	00000000 	.word	0x00000000
 80051e4:	08004f3f 	.word	0x08004f3f
 80051e8:	08005f8e 	.word	0x08005f8e

080051ec <__sfputc_r>:
 80051ec:	6893      	ldr	r3, [r2, #8]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	b410      	push	{r4}
 80051f4:	6093      	str	r3, [r2, #8]
 80051f6:	da08      	bge.n	800520a <__sfputc_r+0x1e>
 80051f8:	6994      	ldr	r4, [r2, #24]
 80051fa:	42a3      	cmp	r3, r4
 80051fc:	db01      	blt.n	8005202 <__sfputc_r+0x16>
 80051fe:	290a      	cmp	r1, #10
 8005200:	d103      	bne.n	800520a <__sfputc_r+0x1e>
 8005202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005206:	f000 bc8a 	b.w	8005b1e <__swbuf_r>
 800520a:	6813      	ldr	r3, [r2, #0]
 800520c:	1c58      	adds	r0, r3, #1
 800520e:	6010      	str	r0, [r2, #0]
 8005210:	7019      	strb	r1, [r3, #0]
 8005212:	4608      	mov	r0, r1
 8005214:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005218:	4770      	bx	lr

0800521a <__sfputs_r>:
 800521a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521c:	4606      	mov	r6, r0
 800521e:	460f      	mov	r7, r1
 8005220:	4614      	mov	r4, r2
 8005222:	18d5      	adds	r5, r2, r3
 8005224:	42ac      	cmp	r4, r5
 8005226:	d101      	bne.n	800522c <__sfputs_r+0x12>
 8005228:	2000      	movs	r0, #0
 800522a:	e007      	b.n	800523c <__sfputs_r+0x22>
 800522c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005230:	463a      	mov	r2, r7
 8005232:	4630      	mov	r0, r6
 8005234:	f7ff ffda 	bl	80051ec <__sfputc_r>
 8005238:	1c43      	adds	r3, r0, #1
 800523a:	d1f3      	bne.n	8005224 <__sfputs_r+0xa>
 800523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005240 <_vfiprintf_r>:
 8005240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005244:	460d      	mov	r5, r1
 8005246:	b09d      	sub	sp, #116	@ 0x74
 8005248:	4614      	mov	r4, r2
 800524a:	4698      	mov	r8, r3
 800524c:	4606      	mov	r6, r0
 800524e:	b118      	cbz	r0, 8005258 <_vfiprintf_r+0x18>
 8005250:	6a03      	ldr	r3, [r0, #32]
 8005252:	b90b      	cbnz	r3, 8005258 <_vfiprintf_r+0x18>
 8005254:	f7ff fd98 	bl	8004d88 <__sinit>
 8005258:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800525a:	07d9      	lsls	r1, r3, #31
 800525c:	d405      	bmi.n	800526a <_vfiprintf_r+0x2a>
 800525e:	89ab      	ldrh	r3, [r5, #12]
 8005260:	059a      	lsls	r2, r3, #22
 8005262:	d402      	bmi.n	800526a <_vfiprintf_r+0x2a>
 8005264:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005266:	f7ff fe68 	bl	8004f3a <__retarget_lock_acquire_recursive>
 800526a:	89ab      	ldrh	r3, [r5, #12]
 800526c:	071b      	lsls	r3, r3, #28
 800526e:	d501      	bpl.n	8005274 <_vfiprintf_r+0x34>
 8005270:	692b      	ldr	r3, [r5, #16]
 8005272:	b99b      	cbnz	r3, 800529c <_vfiprintf_r+0x5c>
 8005274:	4629      	mov	r1, r5
 8005276:	4630      	mov	r0, r6
 8005278:	f000 fc90 	bl	8005b9c <__swsetup_r>
 800527c:	b170      	cbz	r0, 800529c <_vfiprintf_r+0x5c>
 800527e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005280:	07dc      	lsls	r4, r3, #31
 8005282:	d504      	bpl.n	800528e <_vfiprintf_r+0x4e>
 8005284:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005288:	b01d      	add	sp, #116	@ 0x74
 800528a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800528e:	89ab      	ldrh	r3, [r5, #12]
 8005290:	0598      	lsls	r0, r3, #22
 8005292:	d4f7      	bmi.n	8005284 <_vfiprintf_r+0x44>
 8005294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005296:	f7ff fe51 	bl	8004f3c <__retarget_lock_release_recursive>
 800529a:	e7f3      	b.n	8005284 <_vfiprintf_r+0x44>
 800529c:	2300      	movs	r3, #0
 800529e:	9309      	str	r3, [sp, #36]	@ 0x24
 80052a0:	2320      	movs	r3, #32
 80052a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80052a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80052aa:	2330      	movs	r3, #48	@ 0x30
 80052ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800545c <_vfiprintf_r+0x21c>
 80052b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80052b4:	f04f 0901 	mov.w	r9, #1
 80052b8:	4623      	mov	r3, r4
 80052ba:	469a      	mov	sl, r3
 80052bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052c0:	b10a      	cbz	r2, 80052c6 <_vfiprintf_r+0x86>
 80052c2:	2a25      	cmp	r2, #37	@ 0x25
 80052c4:	d1f9      	bne.n	80052ba <_vfiprintf_r+0x7a>
 80052c6:	ebba 0b04 	subs.w	fp, sl, r4
 80052ca:	d00b      	beq.n	80052e4 <_vfiprintf_r+0xa4>
 80052cc:	465b      	mov	r3, fp
 80052ce:	4622      	mov	r2, r4
 80052d0:	4629      	mov	r1, r5
 80052d2:	4630      	mov	r0, r6
 80052d4:	f7ff ffa1 	bl	800521a <__sfputs_r>
 80052d8:	3001      	adds	r0, #1
 80052da:	f000 80a7 	beq.w	800542c <_vfiprintf_r+0x1ec>
 80052de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052e0:	445a      	add	r2, fp
 80052e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80052e4:	f89a 3000 	ldrb.w	r3, [sl]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 809f 	beq.w	800542c <_vfiprintf_r+0x1ec>
 80052ee:	2300      	movs	r3, #0
 80052f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052f8:	f10a 0a01 	add.w	sl, sl, #1
 80052fc:	9304      	str	r3, [sp, #16]
 80052fe:	9307      	str	r3, [sp, #28]
 8005300:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005304:	931a      	str	r3, [sp, #104]	@ 0x68
 8005306:	4654      	mov	r4, sl
 8005308:	2205      	movs	r2, #5
 800530a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800530e:	4853      	ldr	r0, [pc, #332]	@ (800545c <_vfiprintf_r+0x21c>)
 8005310:	f7fa ff66 	bl	80001e0 <memchr>
 8005314:	9a04      	ldr	r2, [sp, #16]
 8005316:	b9d8      	cbnz	r0, 8005350 <_vfiprintf_r+0x110>
 8005318:	06d1      	lsls	r1, r2, #27
 800531a:	bf44      	itt	mi
 800531c:	2320      	movmi	r3, #32
 800531e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005322:	0713      	lsls	r3, r2, #28
 8005324:	bf44      	itt	mi
 8005326:	232b      	movmi	r3, #43	@ 0x2b
 8005328:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800532c:	f89a 3000 	ldrb.w	r3, [sl]
 8005330:	2b2a      	cmp	r3, #42	@ 0x2a
 8005332:	d015      	beq.n	8005360 <_vfiprintf_r+0x120>
 8005334:	9a07      	ldr	r2, [sp, #28]
 8005336:	4654      	mov	r4, sl
 8005338:	2000      	movs	r0, #0
 800533a:	f04f 0c0a 	mov.w	ip, #10
 800533e:	4621      	mov	r1, r4
 8005340:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005344:	3b30      	subs	r3, #48	@ 0x30
 8005346:	2b09      	cmp	r3, #9
 8005348:	d94b      	bls.n	80053e2 <_vfiprintf_r+0x1a2>
 800534a:	b1b0      	cbz	r0, 800537a <_vfiprintf_r+0x13a>
 800534c:	9207      	str	r2, [sp, #28]
 800534e:	e014      	b.n	800537a <_vfiprintf_r+0x13a>
 8005350:	eba0 0308 	sub.w	r3, r0, r8
 8005354:	fa09 f303 	lsl.w	r3, r9, r3
 8005358:	4313      	orrs	r3, r2
 800535a:	9304      	str	r3, [sp, #16]
 800535c:	46a2      	mov	sl, r4
 800535e:	e7d2      	b.n	8005306 <_vfiprintf_r+0xc6>
 8005360:	9b03      	ldr	r3, [sp, #12]
 8005362:	1d19      	adds	r1, r3, #4
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	9103      	str	r1, [sp, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	bfbb      	ittet	lt
 800536c:	425b      	neglt	r3, r3
 800536e:	f042 0202 	orrlt.w	r2, r2, #2
 8005372:	9307      	strge	r3, [sp, #28]
 8005374:	9307      	strlt	r3, [sp, #28]
 8005376:	bfb8      	it	lt
 8005378:	9204      	strlt	r2, [sp, #16]
 800537a:	7823      	ldrb	r3, [r4, #0]
 800537c:	2b2e      	cmp	r3, #46	@ 0x2e
 800537e:	d10a      	bne.n	8005396 <_vfiprintf_r+0x156>
 8005380:	7863      	ldrb	r3, [r4, #1]
 8005382:	2b2a      	cmp	r3, #42	@ 0x2a
 8005384:	d132      	bne.n	80053ec <_vfiprintf_r+0x1ac>
 8005386:	9b03      	ldr	r3, [sp, #12]
 8005388:	1d1a      	adds	r2, r3, #4
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	9203      	str	r2, [sp, #12]
 800538e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005392:	3402      	adds	r4, #2
 8005394:	9305      	str	r3, [sp, #20]
 8005396:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800546c <_vfiprintf_r+0x22c>
 800539a:	7821      	ldrb	r1, [r4, #0]
 800539c:	2203      	movs	r2, #3
 800539e:	4650      	mov	r0, sl
 80053a0:	f7fa ff1e 	bl	80001e0 <memchr>
 80053a4:	b138      	cbz	r0, 80053b6 <_vfiprintf_r+0x176>
 80053a6:	9b04      	ldr	r3, [sp, #16]
 80053a8:	eba0 000a 	sub.w	r0, r0, sl
 80053ac:	2240      	movs	r2, #64	@ 0x40
 80053ae:	4082      	lsls	r2, r0
 80053b0:	4313      	orrs	r3, r2
 80053b2:	3401      	adds	r4, #1
 80053b4:	9304      	str	r3, [sp, #16]
 80053b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053ba:	4829      	ldr	r0, [pc, #164]	@ (8005460 <_vfiprintf_r+0x220>)
 80053bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80053c0:	2206      	movs	r2, #6
 80053c2:	f7fa ff0d 	bl	80001e0 <memchr>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	d03f      	beq.n	800544a <_vfiprintf_r+0x20a>
 80053ca:	4b26      	ldr	r3, [pc, #152]	@ (8005464 <_vfiprintf_r+0x224>)
 80053cc:	bb1b      	cbnz	r3, 8005416 <_vfiprintf_r+0x1d6>
 80053ce:	9b03      	ldr	r3, [sp, #12]
 80053d0:	3307      	adds	r3, #7
 80053d2:	f023 0307 	bic.w	r3, r3, #7
 80053d6:	3308      	adds	r3, #8
 80053d8:	9303      	str	r3, [sp, #12]
 80053da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053dc:	443b      	add	r3, r7
 80053de:	9309      	str	r3, [sp, #36]	@ 0x24
 80053e0:	e76a      	b.n	80052b8 <_vfiprintf_r+0x78>
 80053e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80053e6:	460c      	mov	r4, r1
 80053e8:	2001      	movs	r0, #1
 80053ea:	e7a8      	b.n	800533e <_vfiprintf_r+0xfe>
 80053ec:	2300      	movs	r3, #0
 80053ee:	3401      	adds	r4, #1
 80053f0:	9305      	str	r3, [sp, #20]
 80053f2:	4619      	mov	r1, r3
 80053f4:	f04f 0c0a 	mov.w	ip, #10
 80053f8:	4620      	mov	r0, r4
 80053fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053fe:	3a30      	subs	r2, #48	@ 0x30
 8005400:	2a09      	cmp	r2, #9
 8005402:	d903      	bls.n	800540c <_vfiprintf_r+0x1cc>
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0c6      	beq.n	8005396 <_vfiprintf_r+0x156>
 8005408:	9105      	str	r1, [sp, #20]
 800540a:	e7c4      	b.n	8005396 <_vfiprintf_r+0x156>
 800540c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005410:	4604      	mov	r4, r0
 8005412:	2301      	movs	r3, #1
 8005414:	e7f0      	b.n	80053f8 <_vfiprintf_r+0x1b8>
 8005416:	ab03      	add	r3, sp, #12
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	462a      	mov	r2, r5
 800541c:	4b12      	ldr	r3, [pc, #72]	@ (8005468 <_vfiprintf_r+0x228>)
 800541e:	a904      	add	r1, sp, #16
 8005420:	4630      	mov	r0, r6
 8005422:	f3af 8000 	nop.w
 8005426:	4607      	mov	r7, r0
 8005428:	1c78      	adds	r0, r7, #1
 800542a:	d1d6      	bne.n	80053da <_vfiprintf_r+0x19a>
 800542c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800542e:	07d9      	lsls	r1, r3, #31
 8005430:	d405      	bmi.n	800543e <_vfiprintf_r+0x1fe>
 8005432:	89ab      	ldrh	r3, [r5, #12]
 8005434:	059a      	lsls	r2, r3, #22
 8005436:	d402      	bmi.n	800543e <_vfiprintf_r+0x1fe>
 8005438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800543a:	f7ff fd7f 	bl	8004f3c <__retarget_lock_release_recursive>
 800543e:	89ab      	ldrh	r3, [r5, #12]
 8005440:	065b      	lsls	r3, r3, #25
 8005442:	f53f af1f 	bmi.w	8005284 <_vfiprintf_r+0x44>
 8005446:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005448:	e71e      	b.n	8005288 <_vfiprintf_r+0x48>
 800544a:	ab03      	add	r3, sp, #12
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	462a      	mov	r2, r5
 8005450:	4b05      	ldr	r3, [pc, #20]	@ (8005468 <_vfiprintf_r+0x228>)
 8005452:	a904      	add	r1, sp, #16
 8005454:	4630      	mov	r0, r6
 8005456:	f000 f91b 	bl	8005690 <_printf_i>
 800545a:	e7e4      	b.n	8005426 <_vfiprintf_r+0x1e6>
 800545c:	08005f88 	.word	0x08005f88
 8005460:	08005f92 	.word	0x08005f92
 8005464:	00000000 	.word	0x00000000
 8005468:	0800521b 	.word	0x0800521b
 800546c:	08005f8e 	.word	0x08005f8e

08005470 <sbrk_aligned>:
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4e0f      	ldr	r6, [pc, #60]	@ (80054b0 <sbrk_aligned+0x40>)
 8005474:	460c      	mov	r4, r1
 8005476:	6831      	ldr	r1, [r6, #0]
 8005478:	4605      	mov	r5, r0
 800547a:	b911      	cbnz	r1, 8005482 <sbrk_aligned+0x12>
 800547c:	f000 fc94 	bl	8005da8 <_sbrk_r>
 8005480:	6030      	str	r0, [r6, #0]
 8005482:	4621      	mov	r1, r4
 8005484:	4628      	mov	r0, r5
 8005486:	f000 fc8f 	bl	8005da8 <_sbrk_r>
 800548a:	1c43      	adds	r3, r0, #1
 800548c:	d103      	bne.n	8005496 <sbrk_aligned+0x26>
 800548e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005492:	4620      	mov	r0, r4
 8005494:	bd70      	pop	{r4, r5, r6, pc}
 8005496:	1cc4      	adds	r4, r0, #3
 8005498:	f024 0403 	bic.w	r4, r4, #3
 800549c:	42a0      	cmp	r0, r4
 800549e:	d0f8      	beq.n	8005492 <sbrk_aligned+0x22>
 80054a0:	1a21      	subs	r1, r4, r0
 80054a2:	4628      	mov	r0, r5
 80054a4:	f000 fc80 	bl	8005da8 <_sbrk_r>
 80054a8:	3001      	adds	r0, #1
 80054aa:	d1f2      	bne.n	8005492 <sbrk_aligned+0x22>
 80054ac:	e7ef      	b.n	800548e <sbrk_aligned+0x1e>
 80054ae:	bf00      	nop
 80054b0:	20000360 	.word	0x20000360

080054b4 <_malloc_r>:
 80054b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b8:	1ccd      	adds	r5, r1, #3
 80054ba:	f025 0503 	bic.w	r5, r5, #3
 80054be:	3508      	adds	r5, #8
 80054c0:	2d0c      	cmp	r5, #12
 80054c2:	bf38      	it	cc
 80054c4:	250c      	movcc	r5, #12
 80054c6:	2d00      	cmp	r5, #0
 80054c8:	4606      	mov	r6, r0
 80054ca:	db01      	blt.n	80054d0 <_malloc_r+0x1c>
 80054cc:	42a9      	cmp	r1, r5
 80054ce:	d904      	bls.n	80054da <_malloc_r+0x26>
 80054d0:	230c      	movs	r3, #12
 80054d2:	6033      	str	r3, [r6, #0]
 80054d4:	2000      	movs	r0, #0
 80054d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055b0 <_malloc_r+0xfc>
 80054de:	f000 faa1 	bl	8005a24 <__malloc_lock>
 80054e2:	f8d8 3000 	ldr.w	r3, [r8]
 80054e6:	461c      	mov	r4, r3
 80054e8:	bb44      	cbnz	r4, 800553c <_malloc_r+0x88>
 80054ea:	4629      	mov	r1, r5
 80054ec:	4630      	mov	r0, r6
 80054ee:	f7ff ffbf 	bl	8005470 <sbrk_aligned>
 80054f2:	1c43      	adds	r3, r0, #1
 80054f4:	4604      	mov	r4, r0
 80054f6:	d158      	bne.n	80055aa <_malloc_r+0xf6>
 80054f8:	f8d8 4000 	ldr.w	r4, [r8]
 80054fc:	4627      	mov	r7, r4
 80054fe:	2f00      	cmp	r7, #0
 8005500:	d143      	bne.n	800558a <_malloc_r+0xd6>
 8005502:	2c00      	cmp	r4, #0
 8005504:	d04b      	beq.n	800559e <_malloc_r+0xea>
 8005506:	6823      	ldr	r3, [r4, #0]
 8005508:	4639      	mov	r1, r7
 800550a:	4630      	mov	r0, r6
 800550c:	eb04 0903 	add.w	r9, r4, r3
 8005510:	f000 fc4a 	bl	8005da8 <_sbrk_r>
 8005514:	4581      	cmp	r9, r0
 8005516:	d142      	bne.n	800559e <_malloc_r+0xea>
 8005518:	6821      	ldr	r1, [r4, #0]
 800551a:	1a6d      	subs	r5, r5, r1
 800551c:	4629      	mov	r1, r5
 800551e:	4630      	mov	r0, r6
 8005520:	f7ff ffa6 	bl	8005470 <sbrk_aligned>
 8005524:	3001      	adds	r0, #1
 8005526:	d03a      	beq.n	800559e <_malloc_r+0xea>
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	442b      	add	r3, r5
 800552c:	6023      	str	r3, [r4, #0]
 800552e:	f8d8 3000 	ldr.w	r3, [r8]
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	bb62      	cbnz	r2, 8005590 <_malloc_r+0xdc>
 8005536:	f8c8 7000 	str.w	r7, [r8]
 800553a:	e00f      	b.n	800555c <_malloc_r+0xa8>
 800553c:	6822      	ldr	r2, [r4, #0]
 800553e:	1b52      	subs	r2, r2, r5
 8005540:	d420      	bmi.n	8005584 <_malloc_r+0xd0>
 8005542:	2a0b      	cmp	r2, #11
 8005544:	d917      	bls.n	8005576 <_malloc_r+0xc2>
 8005546:	1961      	adds	r1, r4, r5
 8005548:	42a3      	cmp	r3, r4
 800554a:	6025      	str	r5, [r4, #0]
 800554c:	bf18      	it	ne
 800554e:	6059      	strne	r1, [r3, #4]
 8005550:	6863      	ldr	r3, [r4, #4]
 8005552:	bf08      	it	eq
 8005554:	f8c8 1000 	streq.w	r1, [r8]
 8005558:	5162      	str	r2, [r4, r5]
 800555a:	604b      	str	r3, [r1, #4]
 800555c:	4630      	mov	r0, r6
 800555e:	f000 fa67 	bl	8005a30 <__malloc_unlock>
 8005562:	f104 000b 	add.w	r0, r4, #11
 8005566:	1d23      	adds	r3, r4, #4
 8005568:	f020 0007 	bic.w	r0, r0, #7
 800556c:	1ac2      	subs	r2, r0, r3
 800556e:	bf1c      	itt	ne
 8005570:	1a1b      	subne	r3, r3, r0
 8005572:	50a3      	strne	r3, [r4, r2]
 8005574:	e7af      	b.n	80054d6 <_malloc_r+0x22>
 8005576:	6862      	ldr	r2, [r4, #4]
 8005578:	42a3      	cmp	r3, r4
 800557a:	bf0c      	ite	eq
 800557c:	f8c8 2000 	streq.w	r2, [r8]
 8005580:	605a      	strne	r2, [r3, #4]
 8005582:	e7eb      	b.n	800555c <_malloc_r+0xa8>
 8005584:	4623      	mov	r3, r4
 8005586:	6864      	ldr	r4, [r4, #4]
 8005588:	e7ae      	b.n	80054e8 <_malloc_r+0x34>
 800558a:	463c      	mov	r4, r7
 800558c:	687f      	ldr	r7, [r7, #4]
 800558e:	e7b6      	b.n	80054fe <_malloc_r+0x4a>
 8005590:	461a      	mov	r2, r3
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	42a3      	cmp	r3, r4
 8005596:	d1fb      	bne.n	8005590 <_malloc_r+0xdc>
 8005598:	2300      	movs	r3, #0
 800559a:	6053      	str	r3, [r2, #4]
 800559c:	e7de      	b.n	800555c <_malloc_r+0xa8>
 800559e:	230c      	movs	r3, #12
 80055a0:	6033      	str	r3, [r6, #0]
 80055a2:	4630      	mov	r0, r6
 80055a4:	f000 fa44 	bl	8005a30 <__malloc_unlock>
 80055a8:	e794      	b.n	80054d4 <_malloc_r+0x20>
 80055aa:	6005      	str	r5, [r0, #0]
 80055ac:	e7d6      	b.n	800555c <_malloc_r+0xa8>
 80055ae:	bf00      	nop
 80055b0:	20000364 	.word	0x20000364

080055b4 <_printf_common>:
 80055b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	4616      	mov	r6, r2
 80055ba:	4698      	mov	r8, r3
 80055bc:	688a      	ldr	r2, [r1, #8]
 80055be:	690b      	ldr	r3, [r1, #16]
 80055c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055c4:	4293      	cmp	r3, r2
 80055c6:	bfb8      	it	lt
 80055c8:	4613      	movlt	r3, r2
 80055ca:	6033      	str	r3, [r6, #0]
 80055cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055d0:	4607      	mov	r7, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	b10a      	cbz	r2, 80055da <_printf_common+0x26>
 80055d6:	3301      	adds	r3, #1
 80055d8:	6033      	str	r3, [r6, #0]
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	0699      	lsls	r1, r3, #26
 80055de:	bf42      	ittt	mi
 80055e0:	6833      	ldrmi	r3, [r6, #0]
 80055e2:	3302      	addmi	r3, #2
 80055e4:	6033      	strmi	r3, [r6, #0]
 80055e6:	6825      	ldr	r5, [r4, #0]
 80055e8:	f015 0506 	ands.w	r5, r5, #6
 80055ec:	d106      	bne.n	80055fc <_printf_common+0x48>
 80055ee:	f104 0a19 	add.w	sl, r4, #25
 80055f2:	68e3      	ldr	r3, [r4, #12]
 80055f4:	6832      	ldr	r2, [r6, #0]
 80055f6:	1a9b      	subs	r3, r3, r2
 80055f8:	42ab      	cmp	r3, r5
 80055fa:	dc26      	bgt.n	800564a <_printf_common+0x96>
 80055fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005600:	6822      	ldr	r2, [r4, #0]
 8005602:	3b00      	subs	r3, #0
 8005604:	bf18      	it	ne
 8005606:	2301      	movne	r3, #1
 8005608:	0692      	lsls	r2, r2, #26
 800560a:	d42b      	bmi.n	8005664 <_printf_common+0xb0>
 800560c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005610:	4641      	mov	r1, r8
 8005612:	4638      	mov	r0, r7
 8005614:	47c8      	blx	r9
 8005616:	3001      	adds	r0, #1
 8005618:	d01e      	beq.n	8005658 <_printf_common+0xa4>
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	6922      	ldr	r2, [r4, #16]
 800561e:	f003 0306 	and.w	r3, r3, #6
 8005622:	2b04      	cmp	r3, #4
 8005624:	bf02      	ittt	eq
 8005626:	68e5      	ldreq	r5, [r4, #12]
 8005628:	6833      	ldreq	r3, [r6, #0]
 800562a:	1aed      	subeq	r5, r5, r3
 800562c:	68a3      	ldr	r3, [r4, #8]
 800562e:	bf0c      	ite	eq
 8005630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005634:	2500      	movne	r5, #0
 8005636:	4293      	cmp	r3, r2
 8005638:	bfc4      	itt	gt
 800563a:	1a9b      	subgt	r3, r3, r2
 800563c:	18ed      	addgt	r5, r5, r3
 800563e:	2600      	movs	r6, #0
 8005640:	341a      	adds	r4, #26
 8005642:	42b5      	cmp	r5, r6
 8005644:	d11a      	bne.n	800567c <_printf_common+0xc8>
 8005646:	2000      	movs	r0, #0
 8005648:	e008      	b.n	800565c <_printf_common+0xa8>
 800564a:	2301      	movs	r3, #1
 800564c:	4652      	mov	r2, sl
 800564e:	4641      	mov	r1, r8
 8005650:	4638      	mov	r0, r7
 8005652:	47c8      	blx	r9
 8005654:	3001      	adds	r0, #1
 8005656:	d103      	bne.n	8005660 <_printf_common+0xac>
 8005658:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800565c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005660:	3501      	adds	r5, #1
 8005662:	e7c6      	b.n	80055f2 <_printf_common+0x3e>
 8005664:	18e1      	adds	r1, r4, r3
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	2030      	movs	r0, #48	@ 0x30
 800566a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800566e:	4422      	add	r2, r4
 8005670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005678:	3302      	adds	r3, #2
 800567a:	e7c7      	b.n	800560c <_printf_common+0x58>
 800567c:	2301      	movs	r3, #1
 800567e:	4622      	mov	r2, r4
 8005680:	4641      	mov	r1, r8
 8005682:	4638      	mov	r0, r7
 8005684:	47c8      	blx	r9
 8005686:	3001      	adds	r0, #1
 8005688:	d0e6      	beq.n	8005658 <_printf_common+0xa4>
 800568a:	3601      	adds	r6, #1
 800568c:	e7d9      	b.n	8005642 <_printf_common+0x8e>
	...

08005690 <_printf_i>:
 8005690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	7e0f      	ldrb	r7, [r1, #24]
 8005696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005698:	2f78      	cmp	r7, #120	@ 0x78
 800569a:	4691      	mov	r9, r2
 800569c:	4680      	mov	r8, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	469a      	mov	sl, r3
 80056a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056a6:	d807      	bhi.n	80056b8 <_printf_i+0x28>
 80056a8:	2f62      	cmp	r7, #98	@ 0x62
 80056aa:	d80a      	bhi.n	80056c2 <_printf_i+0x32>
 80056ac:	2f00      	cmp	r7, #0
 80056ae:	f000 80d1 	beq.w	8005854 <_printf_i+0x1c4>
 80056b2:	2f58      	cmp	r7, #88	@ 0x58
 80056b4:	f000 80b8 	beq.w	8005828 <_printf_i+0x198>
 80056b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056c0:	e03a      	b.n	8005738 <_printf_i+0xa8>
 80056c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056c6:	2b15      	cmp	r3, #21
 80056c8:	d8f6      	bhi.n	80056b8 <_printf_i+0x28>
 80056ca:	a101      	add	r1, pc, #4	@ (adr r1, 80056d0 <_printf_i+0x40>)
 80056cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056d0:	08005729 	.word	0x08005729
 80056d4:	0800573d 	.word	0x0800573d
 80056d8:	080056b9 	.word	0x080056b9
 80056dc:	080056b9 	.word	0x080056b9
 80056e0:	080056b9 	.word	0x080056b9
 80056e4:	080056b9 	.word	0x080056b9
 80056e8:	0800573d 	.word	0x0800573d
 80056ec:	080056b9 	.word	0x080056b9
 80056f0:	080056b9 	.word	0x080056b9
 80056f4:	080056b9 	.word	0x080056b9
 80056f8:	080056b9 	.word	0x080056b9
 80056fc:	0800583b 	.word	0x0800583b
 8005700:	08005767 	.word	0x08005767
 8005704:	080057f5 	.word	0x080057f5
 8005708:	080056b9 	.word	0x080056b9
 800570c:	080056b9 	.word	0x080056b9
 8005710:	0800585d 	.word	0x0800585d
 8005714:	080056b9 	.word	0x080056b9
 8005718:	08005767 	.word	0x08005767
 800571c:	080056b9 	.word	0x080056b9
 8005720:	080056b9 	.word	0x080056b9
 8005724:	080057fd 	.word	0x080057fd
 8005728:	6833      	ldr	r3, [r6, #0]
 800572a:	1d1a      	adds	r2, r3, #4
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6032      	str	r2, [r6, #0]
 8005730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005738:	2301      	movs	r3, #1
 800573a:	e09c      	b.n	8005876 <_printf_i+0x1e6>
 800573c:	6833      	ldr	r3, [r6, #0]
 800573e:	6820      	ldr	r0, [r4, #0]
 8005740:	1d19      	adds	r1, r3, #4
 8005742:	6031      	str	r1, [r6, #0]
 8005744:	0606      	lsls	r6, r0, #24
 8005746:	d501      	bpl.n	800574c <_printf_i+0xbc>
 8005748:	681d      	ldr	r5, [r3, #0]
 800574a:	e003      	b.n	8005754 <_printf_i+0xc4>
 800574c:	0645      	lsls	r5, r0, #25
 800574e:	d5fb      	bpl.n	8005748 <_printf_i+0xb8>
 8005750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005754:	2d00      	cmp	r5, #0
 8005756:	da03      	bge.n	8005760 <_printf_i+0xd0>
 8005758:	232d      	movs	r3, #45	@ 0x2d
 800575a:	426d      	negs	r5, r5
 800575c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005760:	4858      	ldr	r0, [pc, #352]	@ (80058c4 <_printf_i+0x234>)
 8005762:	230a      	movs	r3, #10
 8005764:	e011      	b.n	800578a <_printf_i+0xfa>
 8005766:	6821      	ldr	r1, [r4, #0]
 8005768:	6833      	ldr	r3, [r6, #0]
 800576a:	0608      	lsls	r0, r1, #24
 800576c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005770:	d402      	bmi.n	8005778 <_printf_i+0xe8>
 8005772:	0649      	lsls	r1, r1, #25
 8005774:	bf48      	it	mi
 8005776:	b2ad      	uxthmi	r5, r5
 8005778:	2f6f      	cmp	r7, #111	@ 0x6f
 800577a:	4852      	ldr	r0, [pc, #328]	@ (80058c4 <_printf_i+0x234>)
 800577c:	6033      	str	r3, [r6, #0]
 800577e:	bf14      	ite	ne
 8005780:	230a      	movne	r3, #10
 8005782:	2308      	moveq	r3, #8
 8005784:	2100      	movs	r1, #0
 8005786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800578a:	6866      	ldr	r6, [r4, #4]
 800578c:	60a6      	str	r6, [r4, #8]
 800578e:	2e00      	cmp	r6, #0
 8005790:	db05      	blt.n	800579e <_printf_i+0x10e>
 8005792:	6821      	ldr	r1, [r4, #0]
 8005794:	432e      	orrs	r6, r5
 8005796:	f021 0104 	bic.w	r1, r1, #4
 800579a:	6021      	str	r1, [r4, #0]
 800579c:	d04b      	beq.n	8005836 <_printf_i+0x1a6>
 800579e:	4616      	mov	r6, r2
 80057a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80057a4:	fb03 5711 	mls	r7, r3, r1, r5
 80057a8:	5dc7      	ldrb	r7, [r0, r7]
 80057aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057ae:	462f      	mov	r7, r5
 80057b0:	42bb      	cmp	r3, r7
 80057b2:	460d      	mov	r5, r1
 80057b4:	d9f4      	bls.n	80057a0 <_printf_i+0x110>
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d10b      	bne.n	80057d2 <_printf_i+0x142>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	07df      	lsls	r7, r3, #31
 80057be:	d508      	bpl.n	80057d2 <_printf_i+0x142>
 80057c0:	6923      	ldr	r3, [r4, #16]
 80057c2:	6861      	ldr	r1, [r4, #4]
 80057c4:	4299      	cmp	r1, r3
 80057c6:	bfde      	ittt	le
 80057c8:	2330      	movle	r3, #48	@ 0x30
 80057ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80057d2:	1b92      	subs	r2, r2, r6
 80057d4:	6122      	str	r2, [r4, #16]
 80057d6:	f8cd a000 	str.w	sl, [sp]
 80057da:	464b      	mov	r3, r9
 80057dc:	aa03      	add	r2, sp, #12
 80057de:	4621      	mov	r1, r4
 80057e0:	4640      	mov	r0, r8
 80057e2:	f7ff fee7 	bl	80055b4 <_printf_common>
 80057e6:	3001      	adds	r0, #1
 80057e8:	d14a      	bne.n	8005880 <_printf_i+0x1f0>
 80057ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057ee:	b004      	add	sp, #16
 80057f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	f043 0320 	orr.w	r3, r3, #32
 80057fa:	6023      	str	r3, [r4, #0]
 80057fc:	4832      	ldr	r0, [pc, #200]	@ (80058c8 <_printf_i+0x238>)
 80057fe:	2778      	movs	r7, #120	@ 0x78
 8005800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005804:	6823      	ldr	r3, [r4, #0]
 8005806:	6831      	ldr	r1, [r6, #0]
 8005808:	061f      	lsls	r7, r3, #24
 800580a:	f851 5b04 	ldr.w	r5, [r1], #4
 800580e:	d402      	bmi.n	8005816 <_printf_i+0x186>
 8005810:	065f      	lsls	r7, r3, #25
 8005812:	bf48      	it	mi
 8005814:	b2ad      	uxthmi	r5, r5
 8005816:	6031      	str	r1, [r6, #0]
 8005818:	07d9      	lsls	r1, r3, #31
 800581a:	bf44      	itt	mi
 800581c:	f043 0320 	orrmi.w	r3, r3, #32
 8005820:	6023      	strmi	r3, [r4, #0]
 8005822:	b11d      	cbz	r5, 800582c <_printf_i+0x19c>
 8005824:	2310      	movs	r3, #16
 8005826:	e7ad      	b.n	8005784 <_printf_i+0xf4>
 8005828:	4826      	ldr	r0, [pc, #152]	@ (80058c4 <_printf_i+0x234>)
 800582a:	e7e9      	b.n	8005800 <_printf_i+0x170>
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	f023 0320 	bic.w	r3, r3, #32
 8005832:	6023      	str	r3, [r4, #0]
 8005834:	e7f6      	b.n	8005824 <_printf_i+0x194>
 8005836:	4616      	mov	r6, r2
 8005838:	e7bd      	b.n	80057b6 <_printf_i+0x126>
 800583a:	6833      	ldr	r3, [r6, #0]
 800583c:	6825      	ldr	r5, [r4, #0]
 800583e:	6961      	ldr	r1, [r4, #20]
 8005840:	1d18      	adds	r0, r3, #4
 8005842:	6030      	str	r0, [r6, #0]
 8005844:	062e      	lsls	r6, r5, #24
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	d501      	bpl.n	800584e <_printf_i+0x1be>
 800584a:	6019      	str	r1, [r3, #0]
 800584c:	e002      	b.n	8005854 <_printf_i+0x1c4>
 800584e:	0668      	lsls	r0, r5, #25
 8005850:	d5fb      	bpl.n	800584a <_printf_i+0x1ba>
 8005852:	8019      	strh	r1, [r3, #0]
 8005854:	2300      	movs	r3, #0
 8005856:	6123      	str	r3, [r4, #16]
 8005858:	4616      	mov	r6, r2
 800585a:	e7bc      	b.n	80057d6 <_printf_i+0x146>
 800585c:	6833      	ldr	r3, [r6, #0]
 800585e:	1d1a      	adds	r2, r3, #4
 8005860:	6032      	str	r2, [r6, #0]
 8005862:	681e      	ldr	r6, [r3, #0]
 8005864:	6862      	ldr	r2, [r4, #4]
 8005866:	2100      	movs	r1, #0
 8005868:	4630      	mov	r0, r6
 800586a:	f7fa fcb9 	bl	80001e0 <memchr>
 800586e:	b108      	cbz	r0, 8005874 <_printf_i+0x1e4>
 8005870:	1b80      	subs	r0, r0, r6
 8005872:	6060      	str	r0, [r4, #4]
 8005874:	6863      	ldr	r3, [r4, #4]
 8005876:	6123      	str	r3, [r4, #16]
 8005878:	2300      	movs	r3, #0
 800587a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800587e:	e7aa      	b.n	80057d6 <_printf_i+0x146>
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	4632      	mov	r2, r6
 8005884:	4649      	mov	r1, r9
 8005886:	4640      	mov	r0, r8
 8005888:	47d0      	blx	sl
 800588a:	3001      	adds	r0, #1
 800588c:	d0ad      	beq.n	80057ea <_printf_i+0x15a>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	079b      	lsls	r3, r3, #30
 8005892:	d413      	bmi.n	80058bc <_printf_i+0x22c>
 8005894:	68e0      	ldr	r0, [r4, #12]
 8005896:	9b03      	ldr	r3, [sp, #12]
 8005898:	4298      	cmp	r0, r3
 800589a:	bfb8      	it	lt
 800589c:	4618      	movlt	r0, r3
 800589e:	e7a6      	b.n	80057ee <_printf_i+0x15e>
 80058a0:	2301      	movs	r3, #1
 80058a2:	4632      	mov	r2, r6
 80058a4:	4649      	mov	r1, r9
 80058a6:	4640      	mov	r0, r8
 80058a8:	47d0      	blx	sl
 80058aa:	3001      	adds	r0, #1
 80058ac:	d09d      	beq.n	80057ea <_printf_i+0x15a>
 80058ae:	3501      	adds	r5, #1
 80058b0:	68e3      	ldr	r3, [r4, #12]
 80058b2:	9903      	ldr	r1, [sp, #12]
 80058b4:	1a5b      	subs	r3, r3, r1
 80058b6:	42ab      	cmp	r3, r5
 80058b8:	dcf2      	bgt.n	80058a0 <_printf_i+0x210>
 80058ba:	e7eb      	b.n	8005894 <_printf_i+0x204>
 80058bc:	2500      	movs	r5, #0
 80058be:	f104 0619 	add.w	r6, r4, #25
 80058c2:	e7f5      	b.n	80058b0 <_printf_i+0x220>
 80058c4:	08005f99 	.word	0x08005f99
 80058c8:	08005faa 	.word	0x08005faa

080058cc <__sflush_r>:
 80058cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d4:	0716      	lsls	r6, r2, #28
 80058d6:	4605      	mov	r5, r0
 80058d8:	460c      	mov	r4, r1
 80058da:	d454      	bmi.n	8005986 <__sflush_r+0xba>
 80058dc:	684b      	ldr	r3, [r1, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	dc02      	bgt.n	80058e8 <__sflush_r+0x1c>
 80058e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	dd48      	ble.n	800597a <__sflush_r+0xae>
 80058e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058ea:	2e00      	cmp	r6, #0
 80058ec:	d045      	beq.n	800597a <__sflush_r+0xae>
 80058ee:	2300      	movs	r3, #0
 80058f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80058f4:	682f      	ldr	r7, [r5, #0]
 80058f6:	6a21      	ldr	r1, [r4, #32]
 80058f8:	602b      	str	r3, [r5, #0]
 80058fa:	d030      	beq.n	800595e <__sflush_r+0x92>
 80058fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80058fe:	89a3      	ldrh	r3, [r4, #12]
 8005900:	0759      	lsls	r1, r3, #29
 8005902:	d505      	bpl.n	8005910 <__sflush_r+0x44>
 8005904:	6863      	ldr	r3, [r4, #4]
 8005906:	1ad2      	subs	r2, r2, r3
 8005908:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800590a:	b10b      	cbz	r3, 8005910 <__sflush_r+0x44>
 800590c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800590e:	1ad2      	subs	r2, r2, r3
 8005910:	2300      	movs	r3, #0
 8005912:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005914:	6a21      	ldr	r1, [r4, #32]
 8005916:	4628      	mov	r0, r5
 8005918:	47b0      	blx	r6
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	89a3      	ldrh	r3, [r4, #12]
 800591e:	d106      	bne.n	800592e <__sflush_r+0x62>
 8005920:	6829      	ldr	r1, [r5, #0]
 8005922:	291d      	cmp	r1, #29
 8005924:	d82b      	bhi.n	800597e <__sflush_r+0xb2>
 8005926:	4a2a      	ldr	r2, [pc, #168]	@ (80059d0 <__sflush_r+0x104>)
 8005928:	40ca      	lsrs	r2, r1
 800592a:	07d6      	lsls	r6, r2, #31
 800592c:	d527      	bpl.n	800597e <__sflush_r+0xb2>
 800592e:	2200      	movs	r2, #0
 8005930:	6062      	str	r2, [r4, #4]
 8005932:	04d9      	lsls	r1, r3, #19
 8005934:	6922      	ldr	r2, [r4, #16]
 8005936:	6022      	str	r2, [r4, #0]
 8005938:	d504      	bpl.n	8005944 <__sflush_r+0x78>
 800593a:	1c42      	adds	r2, r0, #1
 800593c:	d101      	bne.n	8005942 <__sflush_r+0x76>
 800593e:	682b      	ldr	r3, [r5, #0]
 8005940:	b903      	cbnz	r3, 8005944 <__sflush_r+0x78>
 8005942:	6560      	str	r0, [r4, #84]	@ 0x54
 8005944:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005946:	602f      	str	r7, [r5, #0]
 8005948:	b1b9      	cbz	r1, 800597a <__sflush_r+0xae>
 800594a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800594e:	4299      	cmp	r1, r3
 8005950:	d002      	beq.n	8005958 <__sflush_r+0x8c>
 8005952:	4628      	mov	r0, r5
 8005954:	f000 fa7a 	bl	8005e4c <_free_r>
 8005958:	2300      	movs	r3, #0
 800595a:	6363      	str	r3, [r4, #52]	@ 0x34
 800595c:	e00d      	b.n	800597a <__sflush_r+0xae>
 800595e:	2301      	movs	r3, #1
 8005960:	4628      	mov	r0, r5
 8005962:	47b0      	blx	r6
 8005964:	4602      	mov	r2, r0
 8005966:	1c50      	adds	r0, r2, #1
 8005968:	d1c9      	bne.n	80058fe <__sflush_r+0x32>
 800596a:	682b      	ldr	r3, [r5, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d0c6      	beq.n	80058fe <__sflush_r+0x32>
 8005970:	2b1d      	cmp	r3, #29
 8005972:	d001      	beq.n	8005978 <__sflush_r+0xac>
 8005974:	2b16      	cmp	r3, #22
 8005976:	d11e      	bne.n	80059b6 <__sflush_r+0xea>
 8005978:	602f      	str	r7, [r5, #0]
 800597a:	2000      	movs	r0, #0
 800597c:	e022      	b.n	80059c4 <__sflush_r+0xf8>
 800597e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005982:	b21b      	sxth	r3, r3
 8005984:	e01b      	b.n	80059be <__sflush_r+0xf2>
 8005986:	690f      	ldr	r7, [r1, #16]
 8005988:	2f00      	cmp	r7, #0
 800598a:	d0f6      	beq.n	800597a <__sflush_r+0xae>
 800598c:	0793      	lsls	r3, r2, #30
 800598e:	680e      	ldr	r6, [r1, #0]
 8005990:	bf08      	it	eq
 8005992:	694b      	ldreq	r3, [r1, #20]
 8005994:	600f      	str	r7, [r1, #0]
 8005996:	bf18      	it	ne
 8005998:	2300      	movne	r3, #0
 800599a:	eba6 0807 	sub.w	r8, r6, r7
 800599e:	608b      	str	r3, [r1, #8]
 80059a0:	f1b8 0f00 	cmp.w	r8, #0
 80059a4:	dde9      	ble.n	800597a <__sflush_r+0xae>
 80059a6:	6a21      	ldr	r1, [r4, #32]
 80059a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80059aa:	4643      	mov	r3, r8
 80059ac:	463a      	mov	r2, r7
 80059ae:	4628      	mov	r0, r5
 80059b0:	47b0      	blx	r6
 80059b2:	2800      	cmp	r0, #0
 80059b4:	dc08      	bgt.n	80059c8 <__sflush_r+0xfc>
 80059b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059be:	81a3      	strh	r3, [r4, #12]
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059c8:	4407      	add	r7, r0
 80059ca:	eba8 0800 	sub.w	r8, r8, r0
 80059ce:	e7e7      	b.n	80059a0 <__sflush_r+0xd4>
 80059d0:	20400001 	.word	0x20400001

080059d4 <_fflush_r>:
 80059d4:	b538      	push	{r3, r4, r5, lr}
 80059d6:	690b      	ldr	r3, [r1, #16]
 80059d8:	4605      	mov	r5, r0
 80059da:	460c      	mov	r4, r1
 80059dc:	b913      	cbnz	r3, 80059e4 <_fflush_r+0x10>
 80059de:	2500      	movs	r5, #0
 80059e0:	4628      	mov	r0, r5
 80059e2:	bd38      	pop	{r3, r4, r5, pc}
 80059e4:	b118      	cbz	r0, 80059ee <_fflush_r+0x1a>
 80059e6:	6a03      	ldr	r3, [r0, #32]
 80059e8:	b90b      	cbnz	r3, 80059ee <_fflush_r+0x1a>
 80059ea:	f7ff f9cd 	bl	8004d88 <__sinit>
 80059ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0f3      	beq.n	80059de <_fflush_r+0xa>
 80059f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80059f8:	07d0      	lsls	r0, r2, #31
 80059fa:	d404      	bmi.n	8005a06 <_fflush_r+0x32>
 80059fc:	0599      	lsls	r1, r3, #22
 80059fe:	d402      	bmi.n	8005a06 <_fflush_r+0x32>
 8005a00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a02:	f7ff fa9a 	bl	8004f3a <__retarget_lock_acquire_recursive>
 8005a06:	4628      	mov	r0, r5
 8005a08:	4621      	mov	r1, r4
 8005a0a:	f7ff ff5f 	bl	80058cc <__sflush_r>
 8005a0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a10:	07da      	lsls	r2, r3, #31
 8005a12:	4605      	mov	r5, r0
 8005a14:	d4e4      	bmi.n	80059e0 <_fflush_r+0xc>
 8005a16:	89a3      	ldrh	r3, [r4, #12]
 8005a18:	059b      	lsls	r3, r3, #22
 8005a1a:	d4e1      	bmi.n	80059e0 <_fflush_r+0xc>
 8005a1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a1e:	f7ff fa8d 	bl	8004f3c <__retarget_lock_release_recursive>
 8005a22:	e7dd      	b.n	80059e0 <_fflush_r+0xc>

08005a24 <__malloc_lock>:
 8005a24:	4801      	ldr	r0, [pc, #4]	@ (8005a2c <__malloc_lock+0x8>)
 8005a26:	f7ff ba88 	b.w	8004f3a <__retarget_lock_acquire_recursive>
 8005a2a:	bf00      	nop
 8005a2c:	2000035c 	.word	0x2000035c

08005a30 <__malloc_unlock>:
 8005a30:	4801      	ldr	r0, [pc, #4]	@ (8005a38 <__malloc_unlock+0x8>)
 8005a32:	f7ff ba83 	b.w	8004f3c <__retarget_lock_release_recursive>
 8005a36:	bf00      	nop
 8005a38:	2000035c 	.word	0x2000035c

08005a3c <__sread>:
 8005a3c:	b510      	push	{r4, lr}
 8005a3e:	460c      	mov	r4, r1
 8005a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a44:	f000 f99e 	bl	8005d84 <_read_r>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	bfab      	itete	ge
 8005a4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8005a50:	181b      	addge	r3, r3, r0
 8005a52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a56:	bfac      	ite	ge
 8005a58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a5a:	81a3      	strhlt	r3, [r4, #12]
 8005a5c:	bd10      	pop	{r4, pc}

08005a5e <__swrite>:
 8005a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a62:	461f      	mov	r7, r3
 8005a64:	898b      	ldrh	r3, [r1, #12]
 8005a66:	05db      	lsls	r3, r3, #23
 8005a68:	4605      	mov	r5, r0
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	4616      	mov	r6, r2
 8005a6e:	d505      	bpl.n	8005a7c <__swrite+0x1e>
 8005a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a74:	2302      	movs	r3, #2
 8005a76:	2200      	movs	r2, #0
 8005a78:	f000 f972 	bl	8005d60 <_lseek_r>
 8005a7c:	89a3      	ldrh	r3, [r4, #12]
 8005a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a86:	81a3      	strh	r3, [r4, #12]
 8005a88:	4632      	mov	r2, r6
 8005a8a:	463b      	mov	r3, r7
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a92:	f000 b999 	b.w	8005dc8 <_write_r>

08005a96 <__sseek>:
 8005a96:	b510      	push	{r4, lr}
 8005a98:	460c      	mov	r4, r1
 8005a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a9e:	f000 f95f 	bl	8005d60 <_lseek_r>
 8005aa2:	1c43      	adds	r3, r0, #1
 8005aa4:	89a3      	ldrh	r3, [r4, #12]
 8005aa6:	bf15      	itete	ne
 8005aa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005aaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005aae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ab2:	81a3      	strheq	r3, [r4, #12]
 8005ab4:	bf18      	it	ne
 8005ab6:	81a3      	strhne	r3, [r4, #12]
 8005ab8:	bd10      	pop	{r4, pc}

08005aba <__sclose>:
 8005aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005abe:	f000 b995 	b.w	8005dec <_close_r>

08005ac2 <_realloc_r>:
 8005ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac6:	4607      	mov	r7, r0
 8005ac8:	4614      	mov	r4, r2
 8005aca:	460d      	mov	r5, r1
 8005acc:	b921      	cbnz	r1, 8005ad8 <_realloc_r+0x16>
 8005ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad2:	4611      	mov	r1, r2
 8005ad4:	f7ff bcee 	b.w	80054b4 <_malloc_r>
 8005ad8:	b92a      	cbnz	r2, 8005ae6 <_realloc_r+0x24>
 8005ada:	f000 f9b7 	bl	8005e4c <_free_r>
 8005ade:	4625      	mov	r5, r4
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae6:	f000 f9fb 	bl	8005ee0 <_malloc_usable_size_r>
 8005aea:	4284      	cmp	r4, r0
 8005aec:	4606      	mov	r6, r0
 8005aee:	d802      	bhi.n	8005af6 <_realloc_r+0x34>
 8005af0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005af4:	d8f4      	bhi.n	8005ae0 <_realloc_r+0x1e>
 8005af6:	4621      	mov	r1, r4
 8005af8:	4638      	mov	r0, r7
 8005afa:	f7ff fcdb 	bl	80054b4 <_malloc_r>
 8005afe:	4680      	mov	r8, r0
 8005b00:	b908      	cbnz	r0, 8005b06 <_realloc_r+0x44>
 8005b02:	4645      	mov	r5, r8
 8005b04:	e7ec      	b.n	8005ae0 <_realloc_r+0x1e>
 8005b06:	42b4      	cmp	r4, r6
 8005b08:	4622      	mov	r2, r4
 8005b0a:	4629      	mov	r1, r5
 8005b0c:	bf28      	it	cs
 8005b0e:	4632      	movcs	r2, r6
 8005b10:	f000 f98e 	bl	8005e30 <memcpy>
 8005b14:	4629      	mov	r1, r5
 8005b16:	4638      	mov	r0, r7
 8005b18:	f000 f998 	bl	8005e4c <_free_r>
 8005b1c:	e7f1      	b.n	8005b02 <_realloc_r+0x40>

08005b1e <__swbuf_r>:
 8005b1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b20:	460e      	mov	r6, r1
 8005b22:	4614      	mov	r4, r2
 8005b24:	4605      	mov	r5, r0
 8005b26:	b118      	cbz	r0, 8005b30 <__swbuf_r+0x12>
 8005b28:	6a03      	ldr	r3, [r0, #32]
 8005b2a:	b90b      	cbnz	r3, 8005b30 <__swbuf_r+0x12>
 8005b2c:	f7ff f92c 	bl	8004d88 <__sinit>
 8005b30:	69a3      	ldr	r3, [r4, #24]
 8005b32:	60a3      	str	r3, [r4, #8]
 8005b34:	89a3      	ldrh	r3, [r4, #12]
 8005b36:	071a      	lsls	r2, r3, #28
 8005b38:	d501      	bpl.n	8005b3e <__swbuf_r+0x20>
 8005b3a:	6923      	ldr	r3, [r4, #16]
 8005b3c:	b943      	cbnz	r3, 8005b50 <__swbuf_r+0x32>
 8005b3e:	4621      	mov	r1, r4
 8005b40:	4628      	mov	r0, r5
 8005b42:	f000 f82b 	bl	8005b9c <__swsetup_r>
 8005b46:	b118      	cbz	r0, 8005b50 <__swbuf_r+0x32>
 8005b48:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005b4c:	4638      	mov	r0, r7
 8005b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	6922      	ldr	r2, [r4, #16]
 8005b54:	1a98      	subs	r0, r3, r2
 8005b56:	6963      	ldr	r3, [r4, #20]
 8005b58:	b2f6      	uxtb	r6, r6
 8005b5a:	4283      	cmp	r3, r0
 8005b5c:	4637      	mov	r7, r6
 8005b5e:	dc05      	bgt.n	8005b6c <__swbuf_r+0x4e>
 8005b60:	4621      	mov	r1, r4
 8005b62:	4628      	mov	r0, r5
 8005b64:	f7ff ff36 	bl	80059d4 <_fflush_r>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	d1ed      	bne.n	8005b48 <__swbuf_r+0x2a>
 8005b6c:	68a3      	ldr	r3, [r4, #8]
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	60a3      	str	r3, [r4, #8]
 8005b72:	6823      	ldr	r3, [r4, #0]
 8005b74:	1c5a      	adds	r2, r3, #1
 8005b76:	6022      	str	r2, [r4, #0]
 8005b78:	701e      	strb	r6, [r3, #0]
 8005b7a:	6962      	ldr	r2, [r4, #20]
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d004      	beq.n	8005b8c <__swbuf_r+0x6e>
 8005b82:	89a3      	ldrh	r3, [r4, #12]
 8005b84:	07db      	lsls	r3, r3, #31
 8005b86:	d5e1      	bpl.n	8005b4c <__swbuf_r+0x2e>
 8005b88:	2e0a      	cmp	r6, #10
 8005b8a:	d1df      	bne.n	8005b4c <__swbuf_r+0x2e>
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	4628      	mov	r0, r5
 8005b90:	f7ff ff20 	bl	80059d4 <_fflush_r>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	d0d9      	beq.n	8005b4c <__swbuf_r+0x2e>
 8005b98:	e7d6      	b.n	8005b48 <__swbuf_r+0x2a>
	...

08005b9c <__swsetup_r>:
 8005b9c:	b538      	push	{r3, r4, r5, lr}
 8005b9e:	4b29      	ldr	r3, [pc, #164]	@ (8005c44 <__swsetup_r+0xa8>)
 8005ba0:	4605      	mov	r5, r0
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	b118      	cbz	r0, 8005bb0 <__swsetup_r+0x14>
 8005ba8:	6a03      	ldr	r3, [r0, #32]
 8005baa:	b90b      	cbnz	r3, 8005bb0 <__swsetup_r+0x14>
 8005bac:	f7ff f8ec 	bl	8004d88 <__sinit>
 8005bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bb4:	0719      	lsls	r1, r3, #28
 8005bb6:	d422      	bmi.n	8005bfe <__swsetup_r+0x62>
 8005bb8:	06da      	lsls	r2, r3, #27
 8005bba:	d407      	bmi.n	8005bcc <__swsetup_r+0x30>
 8005bbc:	2209      	movs	r2, #9
 8005bbe:	602a      	str	r2, [r5, #0]
 8005bc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bc4:	81a3      	strh	r3, [r4, #12]
 8005bc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005bca:	e033      	b.n	8005c34 <__swsetup_r+0x98>
 8005bcc:	0758      	lsls	r0, r3, #29
 8005bce:	d512      	bpl.n	8005bf6 <__swsetup_r+0x5a>
 8005bd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005bd2:	b141      	cbz	r1, 8005be6 <__swsetup_r+0x4a>
 8005bd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005bd8:	4299      	cmp	r1, r3
 8005bda:	d002      	beq.n	8005be2 <__swsetup_r+0x46>
 8005bdc:	4628      	mov	r0, r5
 8005bde:	f000 f935 	bl	8005e4c <_free_r>
 8005be2:	2300      	movs	r3, #0
 8005be4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005be6:	89a3      	ldrh	r3, [r4, #12]
 8005be8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005bec:	81a3      	strh	r3, [r4, #12]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6063      	str	r3, [r4, #4]
 8005bf2:	6923      	ldr	r3, [r4, #16]
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	89a3      	ldrh	r3, [r4, #12]
 8005bf8:	f043 0308 	orr.w	r3, r3, #8
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	b94b      	cbnz	r3, 8005c16 <__swsetup_r+0x7a>
 8005c02:	89a3      	ldrh	r3, [r4, #12]
 8005c04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c0c:	d003      	beq.n	8005c16 <__swsetup_r+0x7a>
 8005c0e:	4621      	mov	r1, r4
 8005c10:	4628      	mov	r0, r5
 8005c12:	f000 f83f 	bl	8005c94 <__smakebuf_r>
 8005c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c1a:	f013 0201 	ands.w	r2, r3, #1
 8005c1e:	d00a      	beq.n	8005c36 <__swsetup_r+0x9a>
 8005c20:	2200      	movs	r2, #0
 8005c22:	60a2      	str	r2, [r4, #8]
 8005c24:	6962      	ldr	r2, [r4, #20]
 8005c26:	4252      	negs	r2, r2
 8005c28:	61a2      	str	r2, [r4, #24]
 8005c2a:	6922      	ldr	r2, [r4, #16]
 8005c2c:	b942      	cbnz	r2, 8005c40 <__swsetup_r+0xa4>
 8005c2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c32:	d1c5      	bne.n	8005bc0 <__swsetup_r+0x24>
 8005c34:	bd38      	pop	{r3, r4, r5, pc}
 8005c36:	0799      	lsls	r1, r3, #30
 8005c38:	bf58      	it	pl
 8005c3a:	6962      	ldrpl	r2, [r4, #20]
 8005c3c:	60a2      	str	r2, [r4, #8]
 8005c3e:	e7f4      	b.n	8005c2a <__swsetup_r+0x8e>
 8005c40:	2000      	movs	r0, #0
 8005c42:	e7f7      	b.n	8005c34 <__swsetup_r+0x98>
 8005c44:	2000001c 	.word	0x2000001c

08005c48 <__swhatbuf_r>:
 8005c48:	b570      	push	{r4, r5, r6, lr}
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c50:	2900      	cmp	r1, #0
 8005c52:	b096      	sub	sp, #88	@ 0x58
 8005c54:	4615      	mov	r5, r2
 8005c56:	461e      	mov	r6, r3
 8005c58:	da0d      	bge.n	8005c76 <__swhatbuf_r+0x2e>
 8005c5a:	89a3      	ldrh	r3, [r4, #12]
 8005c5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c60:	f04f 0100 	mov.w	r1, #0
 8005c64:	bf14      	ite	ne
 8005c66:	2340      	movne	r3, #64	@ 0x40
 8005c68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	6031      	str	r1, [r6, #0]
 8005c70:	602b      	str	r3, [r5, #0]
 8005c72:	b016      	add	sp, #88	@ 0x58
 8005c74:	bd70      	pop	{r4, r5, r6, pc}
 8005c76:	466a      	mov	r2, sp
 8005c78:	f000 f8c8 	bl	8005e0c <_fstat_r>
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	dbec      	blt.n	8005c5a <__swhatbuf_r+0x12>
 8005c80:	9901      	ldr	r1, [sp, #4]
 8005c82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c8a:	4259      	negs	r1, r3
 8005c8c:	4159      	adcs	r1, r3
 8005c8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c92:	e7eb      	b.n	8005c6c <__swhatbuf_r+0x24>

08005c94 <__smakebuf_r>:
 8005c94:	898b      	ldrh	r3, [r1, #12]
 8005c96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c98:	079d      	lsls	r5, r3, #30
 8005c9a:	4606      	mov	r6, r0
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	d507      	bpl.n	8005cb0 <__smakebuf_r+0x1c>
 8005ca0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	6123      	str	r3, [r4, #16]
 8005ca8:	2301      	movs	r3, #1
 8005caa:	6163      	str	r3, [r4, #20]
 8005cac:	b003      	add	sp, #12
 8005cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cb0:	ab01      	add	r3, sp, #4
 8005cb2:	466a      	mov	r2, sp
 8005cb4:	f7ff ffc8 	bl	8005c48 <__swhatbuf_r>
 8005cb8:	9f00      	ldr	r7, [sp, #0]
 8005cba:	4605      	mov	r5, r0
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	4630      	mov	r0, r6
 8005cc0:	f7ff fbf8 	bl	80054b4 <_malloc_r>
 8005cc4:	b948      	cbnz	r0, 8005cda <__smakebuf_r+0x46>
 8005cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cca:	059a      	lsls	r2, r3, #22
 8005ccc:	d4ee      	bmi.n	8005cac <__smakebuf_r+0x18>
 8005cce:	f023 0303 	bic.w	r3, r3, #3
 8005cd2:	f043 0302 	orr.w	r3, r3, #2
 8005cd6:	81a3      	strh	r3, [r4, #12]
 8005cd8:	e7e2      	b.n	8005ca0 <__smakebuf_r+0xc>
 8005cda:	89a3      	ldrh	r3, [r4, #12]
 8005cdc:	6020      	str	r0, [r4, #0]
 8005cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ce2:	81a3      	strh	r3, [r4, #12]
 8005ce4:	9b01      	ldr	r3, [sp, #4]
 8005ce6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cea:	b15b      	cbz	r3, 8005d04 <__smakebuf_r+0x70>
 8005cec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	f000 f825 	bl	8005d40 <_isatty_r>
 8005cf6:	b128      	cbz	r0, 8005d04 <__smakebuf_r+0x70>
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	f023 0303 	bic.w	r3, r3, #3
 8005cfe:	f043 0301 	orr.w	r3, r3, #1
 8005d02:	81a3      	strh	r3, [r4, #12]
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	431d      	orrs	r5, r3
 8005d08:	81a5      	strh	r5, [r4, #12]
 8005d0a:	e7cf      	b.n	8005cac <__smakebuf_r+0x18>

08005d0c <memmove>:
 8005d0c:	4288      	cmp	r0, r1
 8005d0e:	b510      	push	{r4, lr}
 8005d10:	eb01 0402 	add.w	r4, r1, r2
 8005d14:	d902      	bls.n	8005d1c <memmove+0x10>
 8005d16:	4284      	cmp	r4, r0
 8005d18:	4623      	mov	r3, r4
 8005d1a:	d807      	bhi.n	8005d2c <memmove+0x20>
 8005d1c:	1e43      	subs	r3, r0, #1
 8005d1e:	42a1      	cmp	r1, r4
 8005d20:	d008      	beq.n	8005d34 <memmove+0x28>
 8005d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d2a:	e7f8      	b.n	8005d1e <memmove+0x12>
 8005d2c:	4402      	add	r2, r0
 8005d2e:	4601      	mov	r1, r0
 8005d30:	428a      	cmp	r2, r1
 8005d32:	d100      	bne.n	8005d36 <memmove+0x2a>
 8005d34:	bd10      	pop	{r4, pc}
 8005d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d3e:	e7f7      	b.n	8005d30 <memmove+0x24>

08005d40 <_isatty_r>:
 8005d40:	b538      	push	{r3, r4, r5, lr}
 8005d42:	4d06      	ldr	r5, [pc, #24]	@ (8005d5c <_isatty_r+0x1c>)
 8005d44:	2300      	movs	r3, #0
 8005d46:	4604      	mov	r4, r0
 8005d48:	4608      	mov	r0, r1
 8005d4a:	602b      	str	r3, [r5, #0]
 8005d4c:	f7fb fced 	bl	800172a <_isatty>
 8005d50:	1c43      	adds	r3, r0, #1
 8005d52:	d102      	bne.n	8005d5a <_isatty_r+0x1a>
 8005d54:	682b      	ldr	r3, [r5, #0]
 8005d56:	b103      	cbz	r3, 8005d5a <_isatty_r+0x1a>
 8005d58:	6023      	str	r3, [r4, #0]
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	20000368 	.word	0x20000368

08005d60 <_lseek_r>:
 8005d60:	b538      	push	{r3, r4, r5, lr}
 8005d62:	4d07      	ldr	r5, [pc, #28]	@ (8005d80 <_lseek_r+0x20>)
 8005d64:	4604      	mov	r4, r0
 8005d66:	4608      	mov	r0, r1
 8005d68:	4611      	mov	r1, r2
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	602a      	str	r2, [r5, #0]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	f7fb fce6 	bl	8001740 <_lseek>
 8005d74:	1c43      	adds	r3, r0, #1
 8005d76:	d102      	bne.n	8005d7e <_lseek_r+0x1e>
 8005d78:	682b      	ldr	r3, [r5, #0]
 8005d7a:	b103      	cbz	r3, 8005d7e <_lseek_r+0x1e>
 8005d7c:	6023      	str	r3, [r4, #0]
 8005d7e:	bd38      	pop	{r3, r4, r5, pc}
 8005d80:	20000368 	.word	0x20000368

08005d84 <_read_r>:
 8005d84:	b538      	push	{r3, r4, r5, lr}
 8005d86:	4d07      	ldr	r5, [pc, #28]	@ (8005da4 <_read_r+0x20>)
 8005d88:	4604      	mov	r4, r0
 8005d8a:	4608      	mov	r0, r1
 8005d8c:	4611      	mov	r1, r2
 8005d8e:	2200      	movs	r2, #0
 8005d90:	602a      	str	r2, [r5, #0]
 8005d92:	461a      	mov	r2, r3
 8005d94:	f7fb fc74 	bl	8001680 <_read>
 8005d98:	1c43      	adds	r3, r0, #1
 8005d9a:	d102      	bne.n	8005da2 <_read_r+0x1e>
 8005d9c:	682b      	ldr	r3, [r5, #0]
 8005d9e:	b103      	cbz	r3, 8005da2 <_read_r+0x1e>
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	bd38      	pop	{r3, r4, r5, pc}
 8005da4:	20000368 	.word	0x20000368

08005da8 <_sbrk_r>:
 8005da8:	b538      	push	{r3, r4, r5, lr}
 8005daa:	4d06      	ldr	r5, [pc, #24]	@ (8005dc4 <_sbrk_r+0x1c>)
 8005dac:	2300      	movs	r3, #0
 8005dae:	4604      	mov	r4, r0
 8005db0:	4608      	mov	r0, r1
 8005db2:	602b      	str	r3, [r5, #0]
 8005db4:	f7fb fcd2 	bl	800175c <_sbrk>
 8005db8:	1c43      	adds	r3, r0, #1
 8005dba:	d102      	bne.n	8005dc2 <_sbrk_r+0x1a>
 8005dbc:	682b      	ldr	r3, [r5, #0]
 8005dbe:	b103      	cbz	r3, 8005dc2 <_sbrk_r+0x1a>
 8005dc0:	6023      	str	r3, [r4, #0]
 8005dc2:	bd38      	pop	{r3, r4, r5, pc}
 8005dc4:	20000368 	.word	0x20000368

08005dc8 <_write_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	4d07      	ldr	r5, [pc, #28]	@ (8005de8 <_write_r+0x20>)
 8005dcc:	4604      	mov	r4, r0
 8005dce:	4608      	mov	r0, r1
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	602a      	str	r2, [r5, #0]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	f7fb fc6f 	bl	80016ba <_write>
 8005ddc:	1c43      	adds	r3, r0, #1
 8005dde:	d102      	bne.n	8005de6 <_write_r+0x1e>
 8005de0:	682b      	ldr	r3, [r5, #0]
 8005de2:	b103      	cbz	r3, 8005de6 <_write_r+0x1e>
 8005de4:	6023      	str	r3, [r4, #0]
 8005de6:	bd38      	pop	{r3, r4, r5, pc}
 8005de8:	20000368 	.word	0x20000368

08005dec <_close_r>:
 8005dec:	b538      	push	{r3, r4, r5, lr}
 8005dee:	4d06      	ldr	r5, [pc, #24]	@ (8005e08 <_close_r+0x1c>)
 8005df0:	2300      	movs	r3, #0
 8005df2:	4604      	mov	r4, r0
 8005df4:	4608      	mov	r0, r1
 8005df6:	602b      	str	r3, [r5, #0]
 8005df8:	f7fb fc7b 	bl	80016f2 <_close>
 8005dfc:	1c43      	adds	r3, r0, #1
 8005dfe:	d102      	bne.n	8005e06 <_close_r+0x1a>
 8005e00:	682b      	ldr	r3, [r5, #0]
 8005e02:	b103      	cbz	r3, 8005e06 <_close_r+0x1a>
 8005e04:	6023      	str	r3, [r4, #0]
 8005e06:	bd38      	pop	{r3, r4, r5, pc}
 8005e08:	20000368 	.word	0x20000368

08005e0c <_fstat_r>:
 8005e0c:	b538      	push	{r3, r4, r5, lr}
 8005e0e:	4d07      	ldr	r5, [pc, #28]	@ (8005e2c <_fstat_r+0x20>)
 8005e10:	2300      	movs	r3, #0
 8005e12:	4604      	mov	r4, r0
 8005e14:	4608      	mov	r0, r1
 8005e16:	4611      	mov	r1, r2
 8005e18:	602b      	str	r3, [r5, #0]
 8005e1a:	f7fb fc76 	bl	800170a <_fstat>
 8005e1e:	1c43      	adds	r3, r0, #1
 8005e20:	d102      	bne.n	8005e28 <_fstat_r+0x1c>
 8005e22:	682b      	ldr	r3, [r5, #0]
 8005e24:	b103      	cbz	r3, 8005e28 <_fstat_r+0x1c>
 8005e26:	6023      	str	r3, [r4, #0]
 8005e28:	bd38      	pop	{r3, r4, r5, pc}
 8005e2a:	bf00      	nop
 8005e2c:	20000368 	.word	0x20000368

08005e30 <memcpy>:
 8005e30:	440a      	add	r2, r1
 8005e32:	4291      	cmp	r1, r2
 8005e34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005e38:	d100      	bne.n	8005e3c <memcpy+0xc>
 8005e3a:	4770      	bx	lr
 8005e3c:	b510      	push	{r4, lr}
 8005e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e46:	4291      	cmp	r1, r2
 8005e48:	d1f9      	bne.n	8005e3e <memcpy+0xe>
 8005e4a:	bd10      	pop	{r4, pc}

08005e4c <_free_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4605      	mov	r5, r0
 8005e50:	2900      	cmp	r1, #0
 8005e52:	d041      	beq.n	8005ed8 <_free_r+0x8c>
 8005e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e58:	1f0c      	subs	r4, r1, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bfb8      	it	lt
 8005e5e:	18e4      	addlt	r4, r4, r3
 8005e60:	f7ff fde0 	bl	8005a24 <__malloc_lock>
 8005e64:	4a1d      	ldr	r2, [pc, #116]	@ (8005edc <_free_r+0x90>)
 8005e66:	6813      	ldr	r3, [r2, #0]
 8005e68:	b933      	cbnz	r3, 8005e78 <_free_r+0x2c>
 8005e6a:	6063      	str	r3, [r4, #4]
 8005e6c:	6014      	str	r4, [r2, #0]
 8005e6e:	4628      	mov	r0, r5
 8005e70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e74:	f7ff bddc 	b.w	8005a30 <__malloc_unlock>
 8005e78:	42a3      	cmp	r3, r4
 8005e7a:	d908      	bls.n	8005e8e <_free_r+0x42>
 8005e7c:	6820      	ldr	r0, [r4, #0]
 8005e7e:	1821      	adds	r1, r4, r0
 8005e80:	428b      	cmp	r3, r1
 8005e82:	bf01      	itttt	eq
 8005e84:	6819      	ldreq	r1, [r3, #0]
 8005e86:	685b      	ldreq	r3, [r3, #4]
 8005e88:	1809      	addeq	r1, r1, r0
 8005e8a:	6021      	streq	r1, [r4, #0]
 8005e8c:	e7ed      	b.n	8005e6a <_free_r+0x1e>
 8005e8e:	461a      	mov	r2, r3
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	b10b      	cbz	r3, 8005e98 <_free_r+0x4c>
 8005e94:	42a3      	cmp	r3, r4
 8005e96:	d9fa      	bls.n	8005e8e <_free_r+0x42>
 8005e98:	6811      	ldr	r1, [r2, #0]
 8005e9a:	1850      	adds	r0, r2, r1
 8005e9c:	42a0      	cmp	r0, r4
 8005e9e:	d10b      	bne.n	8005eb8 <_free_r+0x6c>
 8005ea0:	6820      	ldr	r0, [r4, #0]
 8005ea2:	4401      	add	r1, r0
 8005ea4:	1850      	adds	r0, r2, r1
 8005ea6:	4283      	cmp	r3, r0
 8005ea8:	6011      	str	r1, [r2, #0]
 8005eaa:	d1e0      	bne.n	8005e6e <_free_r+0x22>
 8005eac:	6818      	ldr	r0, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	6053      	str	r3, [r2, #4]
 8005eb2:	4408      	add	r0, r1
 8005eb4:	6010      	str	r0, [r2, #0]
 8005eb6:	e7da      	b.n	8005e6e <_free_r+0x22>
 8005eb8:	d902      	bls.n	8005ec0 <_free_r+0x74>
 8005eba:	230c      	movs	r3, #12
 8005ebc:	602b      	str	r3, [r5, #0]
 8005ebe:	e7d6      	b.n	8005e6e <_free_r+0x22>
 8005ec0:	6820      	ldr	r0, [r4, #0]
 8005ec2:	1821      	adds	r1, r4, r0
 8005ec4:	428b      	cmp	r3, r1
 8005ec6:	bf04      	itt	eq
 8005ec8:	6819      	ldreq	r1, [r3, #0]
 8005eca:	685b      	ldreq	r3, [r3, #4]
 8005ecc:	6063      	str	r3, [r4, #4]
 8005ece:	bf04      	itt	eq
 8005ed0:	1809      	addeq	r1, r1, r0
 8005ed2:	6021      	streq	r1, [r4, #0]
 8005ed4:	6054      	str	r4, [r2, #4]
 8005ed6:	e7ca      	b.n	8005e6e <_free_r+0x22>
 8005ed8:	bd38      	pop	{r3, r4, r5, pc}
 8005eda:	bf00      	nop
 8005edc:	20000364 	.word	0x20000364

08005ee0 <_malloc_usable_size_r>:
 8005ee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ee4:	1f18      	subs	r0, r3, #4
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	bfbc      	itt	lt
 8005eea:	580b      	ldrlt	r3, [r1, r0]
 8005eec:	18c0      	addlt	r0, r0, r3
 8005eee:	4770      	bx	lr

08005ef0 <_init>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	bf00      	nop
 8005ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ef6:	bc08      	pop	{r3}
 8005ef8:	469e      	mov	lr, r3
 8005efa:	4770      	bx	lr

08005efc <_fini>:
 8005efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efe:	bf00      	nop
 8005f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f02:	bc08      	pop	{r3}
 8005f04:	469e      	mov	lr, r3
 8005f06:	4770      	bx	lr
