#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Thu May 30 13:24:13 2024
# Process ID: 23520
# Current directory: C:/Users/ASUS/Downloads/PWM/PWM/PWM.runs/design_1_pwm_0_0_synth_1
# Command line: vivado.exe -log design_1_pwm_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pwm_0_0.tcl
# Log file: C:/Users/ASUS/Downloads/PWM/PWM/PWM.runs/design_1_pwm_0_0_synth_1/design_1_pwm_0_0.vds
# Journal file: C:/Users/ASUS/Downloads/PWM/PWM/PWM.runs/design_1_pwm_0_0_synth_1\vivado.jou
# Running On: LAPTOP-JD2KRH5I, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 24, Host memory: 16334 MB
#-----------------------------------------------------------
source design_1_pwm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_pwm_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21568
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.820 ; gain = 439.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_0_0' [c:/Users/ASUS/Downloads/PWM/PWM/PWM.gen/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:67]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/ASUS/Downloads/PWM/PWM/PWM.srcs/sources_1/new/pwm.vhd:36' bound to instance 'U0' of component 'pwm' [c:/Users/ASUS/Downloads/PWM/PWM/PWM.gen/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/ASUS/Downloads/PWM/PWM/PWM.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pwm' (0#1) [C:/Users/ASUS/Downloads/PWM/PWM/PWM.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_0_0' (0#1) [c:/Users/ASUS/Downloads/PWM/PWM/PWM.gen/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element c5_reg was removed.  [C:/Users/ASUS/Downloads/PWM/PWM/PWM.srcs/sources_1/new/pwm.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element I_reg was removed.  [C:/Users/ASUS/Downloads/PWM/PWM/PWM.srcs/sources_1/new/pwm.vhd:151]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1030.254 ; gain = 548.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.254 ; gain = 548.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.254 ; gain = 548.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.254 ; gain = 548.770
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/y1, operation Mode is: ((D:0x4b0)-A2)*(B:0x32).
DSP Report: register U0/C_reg is absorbed into DSP U0/y1.
DSP Report: register U0/x1_reg is absorbed into DSP U0/y1.
DSP Report: operator U0/x10 is absorbed into DSP U0/y1.
DSP Report: operator U0/y1 is absorbed into DSP U0/y1.
DSP Report: Generating DSP U0/y_reg, operation Mode is: C+A*(B:0x64).
DSP Report: register U0/y_reg is absorbed into DSP U0/y_reg.
DSP Report: operator U0/y0 is absorbed into DSP U0/y_reg.
DSP Report: operator U0/y1 is absorbed into DSP U0/y_reg.
DSP Report: Generating DSP U0/pwm_reg2, operation Mode is: (A:0x2710)*B.
DSP Report: operator U0/pwm_reg2 is absorbed into DSP U0/pwm_reg2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.434 ; gain = 737.949
---------------------------------------------------------------------------------
 Sort Area is  U0/y_reg_2 : 0 0 : 654 654 : Used 1 time 0
 Sort Area is  U0/y1_0 : 0 0 : 555 555 : Used 1 time 0
 Sort Area is  U0/pwm_reg2_4 : 0 0 : 414 414 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_pwm_0_0 | ((D:0x4b0)-A2)*(B:0x32) | 25     | 7      | -      | 12     | 32     | 1    | 0    | -    | 0    | 1     | 0    | 0    | 
|pwm              | C+A*(B:0x64)            | 25     | 8      | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pwm              | (A:0x2710)*B            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.434 ; gain = 737.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_pwm_0_0 | (D-A')'*B   | 30     | 6      | -      | 11     | 32     | 1    | 0    | -    | 0    | 1     | 0    | 0    | 
|pwm              | (C+A*B)'    | 30     | 7      | 48     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pwm              | A*B         | 14     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   139|
|2     |DSP48E1 |     3|
|3     |LUT1    |   132|
|4     |LUT2    |   134|
|5     |LUT3    |   189|
|6     |LUT4    |    87|
|7     |LUT5    |    55|
|8     |LUT6    |   193|
|9     |FDRE    |   126|
|10    |FDSE    |     7|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1065|
|2     |  U0     |pwm    |  1065|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.832 ; gain = 745.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1229.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_pwm_0_0' is not ideal for floorplanning, since the cellview 'pwm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1327.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4a5022b7
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1327.992 ; gain = 850.488
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1566.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/PWM/PWM/PWM.runs/design_1_pwm_0_0_synth_1/design_1_pwm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pwm_0_0_utilization_synth.rpt -pb design_1_pwm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 13:24:35 2024...
