# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../testbench progetto/FSM_testbench3.vhd" \

# Do not sort compile order
nosort
