|ad9250_top
device_clk => device_clk.IN2
mgmt_clk => mgmt_clk.IN5
global_rst_n => global_rst_n.IN2
miso => miso.IN1
mosi <= spi_master:spi_master.mosi
sclk <= <GND>
ss_n <= spi_master:spi_master.ss
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rx_sync_n <= rx_sync_n.DB_MAX_OUTPUT_PORT_TYPE
sysref_out <= rx_sysref.DB_MAX_OUTPUT_PORT_TYPE
m0_data[0] <= m0_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m0_data[1] <= m0_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m0_data[2] <= m0_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m0_data[3] <= m0_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m0_data[4] <= m0_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m0_data[5] <= m0_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m0_data[6] <= m0_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m0_data[7] <= m0_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m0_data[8] <= m0_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m0_data[9] <= m0_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m0_data[10] <= m0_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m0_data[11] <= m0_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m0_data[12] <= m0_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m0_data[13] <= m0_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m1_data[0] <= m1_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m1_data[1] <= m1_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m1_data[2] <= m1_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m1_data[3] <= m1_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m1_data[4] <= m1_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m1_data[5] <= m1_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m1_data[6] <= m1_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m1_data[7] <= m1_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m1_data[8] <= m1_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m1_data[9] <= m1_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m1_data[10] <= m1_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m1_data[11] <= m1_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m1_data[12] <= m1_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m1_data[13] <= m1_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_error <= pattern_checker_top:u_chk.err_out


|ad9250_top|core_pll:core_pll
locked <= core_pll_altera_iopll_161_ep46qai:iopll_0.locked
outclk_0 <= core_pll_altera_iopll_161_ep46qai:iopll_0.outclk_0
outclk_1 <= core_pll_altera_iopll_161_ep46qai:iopll_0.outclk_1
outclk_2 <= core_pll_altera_iopll_161_ep46qai:iopll_0.outclk_2
refclk => refclk.IN1
rst => rst.IN1


|ad9250_top|core_pll:core_pll|core_pll_altera_iopll_161_ep46qai:iopll_0
rst => rst.IN1
refclk => refclk.IN1
locked <= altera_iopll:altera_iopll_i.locked
outclk_0 <= altera_iopll:altera_iopll_i.outclk
outclk_1 <= altera_iopll:altera_iopll_i.outclk
outclk_2 <= altera_iopll:altera_iopll_i.outclk


|ad9250_top|core_pll:core_pll|core_pll_altera_iopll_161_ep46qai:iopll_0|altera_iopll:altera_iopll_i
refclk => refclk.IN1
refclk1 => refclk1.IN1
fbclk => ~NO_FANOUT~
rst => _.IN1
rst => comb.IN1
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => extswitch.IN1
adjpllin => ~NO_FANOUT~
outclk[0] <= twentynm_iopll_ip:twentynm_pll.outclk
outclk[1] <= twentynm_iopll_ip:twentynm_pll.outclk
outclk[2] <= twentynm_iopll_ip:twentynm_pll.outclk
fboutclk <= twentynm_iopll_ip:twentynm_pll.extclk_output
locked <= locked_wire.DB_MAX_OUTPUT_PORT_TYPE
phase_done <= twentynm_iopll_ip:twentynm_pll.phase_done
reconfig_from_pll[0] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[1] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[2] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[3] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[4] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[5] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[6] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[7] <= iopll_bootstrap:iopll_bootstrap_inst.u_dprio_readdata
reconfig_from_pll[8] <= locked_wire.DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[9] <= twentynm_iopll_ip:twentynm_pll.phase_done
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= twentynm_iopll_ip:twentynm_pll.clksel
clkbad[0] <= twentynm_iopll_ip:twentynm_pll.clk0_bad
clkbad[1] <= twentynm_iopll_ip:twentynm_pll.clk1_bad
phout[0] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[1] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[2] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[3] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[4] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[5] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[6] <= twentynm_iopll_ip:twentynm_pll.vcoph
phout[7] <= twentynm_iopll_ip:twentynm_pll.vcoph
lvds_clk[0] <= twentynm_iopll_ip:twentynm_pll.lvds_clk
lvds_clk[1] <= twentynm_iopll_ip:twentynm_pll.lvds_clk
loaden[0] <= twentynm_iopll_ip:twentynm_pll.loaden
loaden[1] <= twentynm_iopll_ip:twentynm_pll.loaden
extclk_out[0] <= twentynm_iopll_ip:twentynm_pll.extclk_output
extclk_out[1] <= twentynm_iopll_ip:twentynm_pll.extclk_output
cascade_out <= twentynm_iopll_ip:twentynm_pll.pll_cascade_out
zdbfbclk <> <GND>


|ad9250_top|core_pll:core_pll|core_pll_altera_iopll_161_ep46qai:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_arlol:arlol_inst
refclk => ~NO_FANOUT~
lock => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
reconfig_idle_n => ~NO_FANOUT~
auto_rst_n <= <VCC>


|ad9250_top|core_pll:core_pll|core_pll_altera_iopll_161_ep46qai:iopll_0|altera_iopll:altera_iopll_i|iopll_bootstrap:iopll_bootstrap_inst
u_dprio_clk => pll_dprio_clk.DATAIN
u_dprio_rst_n => pll_dprio_rst_n.DATAIN
u_dprio_address[0] => pll_dprio_address[0].DATAIN
u_dprio_address[1] => pll_dprio_address[1].DATAIN
u_dprio_address[2] => pll_dprio_address[2].DATAIN
u_dprio_address[3] => pll_dprio_address[3].DATAIN
u_dprio_address[4] => pll_dprio_address[4].DATAIN
u_dprio_address[5] => pll_dprio_address[5].DATAIN
u_dprio_address[6] => pll_dprio_address[6].DATAIN
u_dprio_address[7] => pll_dprio_address[7].DATAIN
u_dprio_address[8] => pll_dprio_address[8].DATAIN
u_dprio_read => pll_dprio_read.DATAIN
u_dprio_write => pll_dprio_write.DATAIN
u_dprio_writedata[0] => pll_dprio_writedata[0].DATAIN
u_dprio_writedata[1] => pll_dprio_writedata[1].DATAIN
u_dprio_writedata[2] => pll_dprio_writedata[2].DATAIN
u_dprio_writedata[3] => pll_dprio_writedata[3].DATAIN
u_dprio_writedata[4] => pll_dprio_writedata[4].DATAIN
u_dprio_writedata[5] => pll_dprio_writedata[5].DATAIN
u_dprio_writedata[6] => pll_dprio_writedata[6].DATAIN
u_dprio_writedata[7] => pll_dprio_writedata[7].DATAIN
u_rst_n => pll_rst_n.DATAIN
pll_locked => u_locked.DATAIN
pll_dprio_readdata[0] => u_dprio_readdata[0].DATAIN
pll_dprio_readdata[1] => u_dprio_readdata[1].DATAIN
pll_dprio_readdata[2] => u_dprio_readdata[2].DATAIN
pll_dprio_readdata[3] => u_dprio_readdata[3].DATAIN
pll_dprio_readdata[4] => u_dprio_readdata[4].DATAIN
pll_dprio_readdata[5] => u_dprio_readdata[5].DATAIN
pll_dprio_readdata[6] => u_dprio_readdata[6].DATAIN
pll_dprio_readdata[7] => u_dprio_readdata[7].DATAIN
pll_dprio_clk <= u_dprio_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_rst_n <= u_dprio_rst_n.DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[0] <= u_dprio_address[0].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[1] <= u_dprio_address[1].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[2] <= u_dprio_address[2].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[3] <= u_dprio_address[3].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[4] <= u_dprio_address[4].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[5] <= u_dprio_address[5].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[6] <= u_dprio_address[6].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[7] <= u_dprio_address[7].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_address[8] <= u_dprio_address[8].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_read <= u_dprio_read.DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_write <= u_dprio_write.DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[0] <= u_dprio_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[1] <= u_dprio_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[2] <= u_dprio_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[3] <= u_dprio_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[4] <= u_dprio_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[5] <= u_dprio_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[6] <= u_dprio_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_dprio_writedata[7] <= u_dprio_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_rst_n <= u_rst_n.DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[0] <= pll_dprio_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[1] <= pll_dprio_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[2] <= pll_dprio_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[3] <= pll_dprio_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[4] <= pll_dprio_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[5] <= pll_dprio_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[6] <= pll_dprio_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
u_dprio_readdata[7] <= pll_dprio_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
u_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|core_pll:core_pll|core_pll_altera_iopll_161_ep46qai:iopll_0|altera_iopll:altera_iopll_i|twentynm_iopll_ip:twentynm_pll
clken[0] => iopll_inst.I_CLKEN
clken[1] => iopll_inst.I_CLKEN1
cnt_sel[0] => iopll_inst.I_CNT_SEL
cnt_sel[1] => iopll_inst.I_CNT_SEL1
cnt_sel[2] => iopll_inst.I_CNT_SEL2
cnt_sel[3] => iopll_inst.I_CNT_SEL3
core_refclk => iopll_inst.I_CORE_REFCLK
dprio_address[0] => iopll_inst.I_DPRIO_ADDRESS
dprio_address[1] => iopll_inst.I_DPRIO_ADDRESS1
dprio_address[2] => iopll_inst.I_DPRIO_ADDRESS2
dprio_address[3] => iopll_inst.I_DPRIO_ADDRESS3
dprio_address[4] => iopll_inst.I_DPRIO_ADDRESS4
dprio_address[5] => iopll_inst.I_DPRIO_ADDRESS5
dprio_address[6] => iopll_inst.I_DPRIO_ADDRESS6
dprio_address[7] => iopll_inst.I_DPRIO_ADDRESS7
dprio_address[8] => iopll_inst.I_DPRIO_ADDRESS8
dprio_clk => iopll_inst.DPRIOCLK
dprio_rst_n => iopll_inst.I_DPRIO_RST_N
dps_rst_n => iopll_inst.I_DPS_RST_N
extswitch => iopll_inst.I_EXTSWITCH
fbclk_in => iopll_inst.I_FBCLK_IN
fblvds_in => iopll_inst.I_FBLVDS_IN
num_phase_shifts[0] => iopll_inst.I_NUM_PHASE_SHIFTS
num_phase_shifts[1] => iopll_inst.I_NUM_PHASE_SHIFTS1
num_phase_shifts[2] => iopll_inst.I_NUM_PHASE_SHIFTS2
pfden => iopll_inst.I_PFDEN
phase_en => iopll_inst.I_PHASE_EN
pipeline_global_en_n => ~NO_FANOUT~
pll_cascade_in => iopll_inst.I_PLL_CASCADE_IN
read => iopll_inst.I_READ
refclk[0] => iopll_inst.I_REFCLK
refclk[1] => iopll_inst.I_REFCLK1
refclk[2] => iopll_inst.I_REFCLK2
refclk[3] => iopll_inst.I_REFCLK3
rst_n => iopll_inst.I_RST_N
up_dn => iopll_inst.I_UP_DN
write => iopll_inst.I_WRITE
writedata[0] => iopll_inst.I_WRITEDATA
writedata[1] => iopll_inst.I_WRITEDATA1
writedata[2] => iopll_inst.I_WRITEDATA2
writedata[3] => iopll_inst.I_WRITEDATA3
writedata[4] => iopll_inst.I_WRITEDATA4
writedata[5] => iopll_inst.I_WRITEDATA5
writedata[6] => iopll_inst.I_WRITEDATA6
writedata[7] => iopll_inst.I_WRITEDATA7
zdb_in => iopll_inst.I_ZDB_IN
block_select <= iopll_inst.O_BLOCK_SELECT
clk0_bad <= iopll_inst.O_CLK0_BAD
clk1_bad <= iopll_inst.O_CLK1_BAD
clksel <= iopll_inst.O_CLKSEL
dll_output <= iopll_inst.O_DLL_OUTPUT
extclk_dft[0] <= iopll_inst.O_EXTCLK_DFT
extclk_dft[1] <= iopll_inst.O_EXTCLK_DFT1
extclk_output[0] <= iopll_inst.O_EXTCLK_OUTPUT
extclk_output[1] <= iopll_inst.O_EXTCLK_OUTPUT1
fbclk_out <= iopll_inst.O_FBCLK_OUT
fblvds_out <= iopll_inst.O_FBLVDS_OUT
lf_reset <= iopll_inst.O_LF_RESET
loaden[0] <= iopll_inst.O_LOADEN
loaden[1] <= iopll_inst.O_LOADEN1
lock <= iopll_inst.O_LOCK
lvds_clk[0] <= iopll_inst.O_LVDS_CLK
lvds_clk[1] <= iopll_inst.O_LVDS_CLK1
outclk[0] <= iopll_inst.O_OUTCLK
outclk[1] <= iopll_inst.O_OUTCLK1
outclk[2] <= iopll_inst.O_OUTCLK2
outclk[3] <= iopll_inst.O_OUTCLK3
outclk[4] <= iopll_inst.O_OUTCLK4
outclk[5] <= iopll_inst.O_OUTCLK5
outclk[6] <= iopll_inst.O_OUTCLK6
outclk[7] <= iopll_inst.O_OUTCLK7
outclk[8] <= iopll_inst.O_OUTCLK8
readdata[0] <= iopll_inst.O_READDATA
readdata[1] <= iopll_inst.O_READDATA1
readdata[2] <= iopll_inst.O_READDATA2
readdata[3] <= iopll_inst.O_READDATA3
readdata[4] <= iopll_inst.O_READDATA4
readdata[5] <= iopll_inst.O_READDATA5
readdata[6] <= iopll_inst.O_READDATA6
readdata[7] <= iopll_inst.O_READDATA7
phase_done <= iopll_inst.PHASEDONE
pll_cascade_out <= iopll_inst.O_PLL_CASCADE_OUT
pll_pd <= iopll_inst.O_PLL_PD
vcop_en <= iopll_inst.O_VCOP_EN
vcoph[0] <= iopll_inst.O_VCOPH
vcoph[1] <= iopll_inst.O_VCOPH1
vcoph[2] <= iopll_inst.O_VCOPH2
vcoph[3] <= iopll_inst.O_VCOPH3
vcoph[4] <= iopll_inst.O_VCOPH4
vcoph[5] <= iopll_inst.O_VCOPH5
vcoph[6] <= iopll_inst.O_VCOPH6
vcoph[7] <= iopll_inst.O_VCOPH7


|ad9250_top|phyrst_controller:xcvr_rst_controller
clock => clock.IN1
reset => reset.IN1
rx_analogreset[0] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_analogreset
rx_analogreset[1] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_analogreset
rx_cal_busy[0] => rx_cal_busy[0].IN1
rx_cal_busy[1] => rx_cal_busy[1].IN1
rx_digitalreset[0] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_digitalreset
rx_digitalreset[1] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_digitalreset
rx_is_lockedtodata[0] => rx_is_lockedtodata[0].IN1
rx_is_lockedtodata[1] => rx_is_lockedtodata[1].IN1
rx_ready[0] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready
rx_ready[1] <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0
clock => clock.IN5
reset => reset.IN1
pll_powerdown[0] <= <GND>
tx_analogreset[0] <= <GND>
tx_analogreset[1] <= <GND>
tx_digitalreset[0] <= <GND>
tx_digitalreset[1] <= <GND>
rx_analogreset[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_analogreset[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_digitalreset[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
rx_digitalreset[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
tx_ready[0] <= <GND>
tx_ready[1] <= <GND>
rx_ready[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
rx_ready[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
tx_digitalreset_or[0] => ~NO_FANOUT~
tx_digitalreset_or[1] => ~NO_FANOUT~
rx_digitalreset_or[0] => WideOr2.IN0
rx_digitalreset_or[1] => WideOr2.IN1
pll_locked[0] => ~NO_FANOUT~
pll_select[0] => ~NO_FANOUT~
tx_cal_busy[0] => ~NO_FANOUT~
tx_cal_busy[1] => ~NO_FANOUT~
pll_cal_busy[0] => ~NO_FANOUT~
tx_manual[0] => ~NO_FANOUT~
tx_manual[1] => ~NO_FANOUT~
rx_is_lockedtodata[0] => WideAnd0.IN0
rx_is_lockedtodata[1] => WideAnd0.IN1
rx_cal_busy[0] => WideOr1.IN0
rx_cal_busy[1] => WideOr1.IN1
rx_manual[0] => WideOr0.IN0
rx_manual[1] => WideOr0.IN1


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy
clk => resync_chains[2].sync_r[0].CLK
clk => resync_chains[2].sync_r[1].CLK
clk => resync_chains[1].sync_r[0].CLK
clk => resync_chains[1].sync_r[1].CLK
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[2].sync_r[0].ACLR
reset => resync_chains[2].sync_r[1].ACLR
reset => resync_chains[1].sync_r[0].ACLR
reset => resync_chains[1].sync_r[1].ACLR
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
d[1] => resync_chains[1].sync_r[0].DATAIN
d[2] => resync_chains[2].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
async_req => count[9].ACLR
async_req => count[10].ACLR
async_req => count[11].ACLR
async_req => count[12].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|phyrst_controller:xcvr_rst_controller|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_link_rst_sync
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|ad9250_top|altera_reset_controller:u_rx_link_rst_sync|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_link_rst_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_frame_rst_sync
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|ad9250_top|altera_reset_controller:u_rx_frame_rst_sync|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_frame_rst_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_link_avst_rst_sync
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|ad9250_top|altera_reset_controller:u_rx_link_avst_rst_sync|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_reset_controller:u_rx_link_avst_rst_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx
alldev_lane_aligned => alldev_lane_aligned.IN1
csr_cf[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cf
csr_cf[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cf
csr_cf[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cf
csr_cf[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cf
csr_cf[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cf
csr_cs[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cs
csr_cs[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_cs
csr_f[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[5] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[6] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_f[7] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_f
csr_hd <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_hd
csr_k[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_k
csr_k[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_k
csr_k[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_k
csr_k[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_k
csr_k[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_k
csr_l[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_l
csr_l[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_l
csr_l[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_l
csr_l[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_l
csr_l[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_l
csr_lane_powerdown[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_lane_powerdown
csr_lane_powerdown[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_lane_powerdown
csr_m[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[5] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[6] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_m[7] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_m
csr_n[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_n
csr_n[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_n
csr_n[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_n
csr_n[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_n
csr_n[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_n
csr_np[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_np
csr_np[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_np
csr_np[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_np
csr_np[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_np
csr_np[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_np
csr_rx_testmode[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_rx_testmode
csr_rx_testmode[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_rx_testmode
csr_rx_testmode[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_rx_testmode
csr_rx_testmode[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_rx_testmode
csr_s[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_s
csr_s[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_s
csr_s[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_s
csr_s[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_s
csr_s[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.csr_s
dev_lane_aligned <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.dev_lane_aligned
dev_sync_n <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.dev_sync_n
jesd204_rx_avs_chipselect => jesd204_rx_avs_chipselect.IN1
jesd204_rx_avs_address[0] => jesd204_rx_avs_address[0].IN1
jesd204_rx_avs_address[1] => jesd204_rx_avs_address[1].IN1
jesd204_rx_avs_address[2] => jesd204_rx_avs_address[2].IN1
jesd204_rx_avs_address[3] => jesd204_rx_avs_address[3].IN1
jesd204_rx_avs_address[4] => jesd204_rx_avs_address[4].IN1
jesd204_rx_avs_address[5] => jesd204_rx_avs_address[5].IN1
jesd204_rx_avs_address[6] => jesd204_rx_avs_address[6].IN1
jesd204_rx_avs_address[7] => jesd204_rx_avs_address[7].IN1
jesd204_rx_avs_read => jesd204_rx_avs_read.IN1
jesd204_rx_avs_readdata[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[5] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[6] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[7] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[8] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[9] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[10] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[11] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[12] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[13] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[14] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[15] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[16] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[17] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[18] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[19] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[20] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[21] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[22] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[23] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[24] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[25] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[26] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[27] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[28] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[29] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[30] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[31] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_readdata
jesd204_rx_avs_waitrequest <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_avs_waitrequest
jesd204_rx_avs_write => jesd204_rx_avs_write.IN1
jesd204_rx_avs_writedata[0] => jesd204_rx_avs_writedata[0].IN1
jesd204_rx_avs_writedata[1] => jesd204_rx_avs_writedata[1].IN1
jesd204_rx_avs_writedata[2] => jesd204_rx_avs_writedata[2].IN1
jesd204_rx_avs_writedata[3] => jesd204_rx_avs_writedata[3].IN1
jesd204_rx_avs_writedata[4] => jesd204_rx_avs_writedata[4].IN1
jesd204_rx_avs_writedata[5] => jesd204_rx_avs_writedata[5].IN1
jesd204_rx_avs_writedata[6] => jesd204_rx_avs_writedata[6].IN1
jesd204_rx_avs_writedata[7] => jesd204_rx_avs_writedata[7].IN1
jesd204_rx_avs_writedata[8] => jesd204_rx_avs_writedata[8].IN1
jesd204_rx_avs_writedata[9] => jesd204_rx_avs_writedata[9].IN1
jesd204_rx_avs_writedata[10] => jesd204_rx_avs_writedata[10].IN1
jesd204_rx_avs_writedata[11] => jesd204_rx_avs_writedata[11].IN1
jesd204_rx_avs_writedata[12] => jesd204_rx_avs_writedata[12].IN1
jesd204_rx_avs_writedata[13] => jesd204_rx_avs_writedata[13].IN1
jesd204_rx_avs_writedata[14] => jesd204_rx_avs_writedata[14].IN1
jesd204_rx_avs_writedata[15] => jesd204_rx_avs_writedata[15].IN1
jesd204_rx_avs_writedata[16] => jesd204_rx_avs_writedata[16].IN1
jesd204_rx_avs_writedata[17] => jesd204_rx_avs_writedata[17].IN1
jesd204_rx_avs_writedata[18] => jesd204_rx_avs_writedata[18].IN1
jesd204_rx_avs_writedata[19] => jesd204_rx_avs_writedata[19].IN1
jesd204_rx_avs_writedata[20] => jesd204_rx_avs_writedata[20].IN1
jesd204_rx_avs_writedata[21] => jesd204_rx_avs_writedata[21].IN1
jesd204_rx_avs_writedata[22] => jesd204_rx_avs_writedata[22].IN1
jesd204_rx_avs_writedata[23] => jesd204_rx_avs_writedata[23].IN1
jesd204_rx_avs_writedata[24] => jesd204_rx_avs_writedata[24].IN1
jesd204_rx_avs_writedata[25] => jesd204_rx_avs_writedata[25].IN1
jesd204_rx_avs_writedata[26] => jesd204_rx_avs_writedata[26].IN1
jesd204_rx_avs_writedata[27] => jesd204_rx_avs_writedata[27].IN1
jesd204_rx_avs_writedata[28] => jesd204_rx_avs_writedata[28].IN1
jesd204_rx_avs_writedata[29] => jesd204_rx_avs_writedata[29].IN1
jesd204_rx_avs_writedata[30] => jesd204_rx_avs_writedata[30].IN1
jesd204_rx_avs_writedata[31] => jesd204_rx_avs_writedata[31].IN1
jesd204_rx_avs_clk => jesd204_rx_avs_clk.IN1
jesd204_rx_avs_rst_n => jesd204_rx_avs_rst_n.IN1
jesd204_rx_dlb_data[0] => jesd204_rx_dlb_data[0].IN1
jesd204_rx_dlb_data[1] => jesd204_rx_dlb_data[1].IN1
jesd204_rx_dlb_data[2] => jesd204_rx_dlb_data[2].IN1
jesd204_rx_dlb_data[3] => jesd204_rx_dlb_data[3].IN1
jesd204_rx_dlb_data[4] => jesd204_rx_dlb_data[4].IN1
jesd204_rx_dlb_data[5] => jesd204_rx_dlb_data[5].IN1
jesd204_rx_dlb_data[6] => jesd204_rx_dlb_data[6].IN1
jesd204_rx_dlb_data[7] => jesd204_rx_dlb_data[7].IN1
jesd204_rx_dlb_data[8] => jesd204_rx_dlb_data[8].IN1
jesd204_rx_dlb_data[9] => jesd204_rx_dlb_data[9].IN1
jesd204_rx_dlb_data[10] => jesd204_rx_dlb_data[10].IN1
jesd204_rx_dlb_data[11] => jesd204_rx_dlb_data[11].IN1
jesd204_rx_dlb_data[12] => jesd204_rx_dlb_data[12].IN1
jesd204_rx_dlb_data[13] => jesd204_rx_dlb_data[13].IN1
jesd204_rx_dlb_data[14] => jesd204_rx_dlb_data[14].IN1
jesd204_rx_dlb_data[15] => jesd204_rx_dlb_data[15].IN1
jesd204_rx_dlb_data[16] => jesd204_rx_dlb_data[16].IN1
jesd204_rx_dlb_data[17] => jesd204_rx_dlb_data[17].IN1
jesd204_rx_dlb_data[18] => jesd204_rx_dlb_data[18].IN1
jesd204_rx_dlb_data[19] => jesd204_rx_dlb_data[19].IN1
jesd204_rx_dlb_data[20] => jesd204_rx_dlb_data[20].IN1
jesd204_rx_dlb_data[21] => jesd204_rx_dlb_data[21].IN1
jesd204_rx_dlb_data[22] => jesd204_rx_dlb_data[22].IN1
jesd204_rx_dlb_data[23] => jesd204_rx_dlb_data[23].IN1
jesd204_rx_dlb_data[24] => jesd204_rx_dlb_data[24].IN1
jesd204_rx_dlb_data[25] => jesd204_rx_dlb_data[25].IN1
jesd204_rx_dlb_data[26] => jesd204_rx_dlb_data[26].IN1
jesd204_rx_dlb_data[27] => jesd204_rx_dlb_data[27].IN1
jesd204_rx_dlb_data[28] => jesd204_rx_dlb_data[28].IN1
jesd204_rx_dlb_data[29] => jesd204_rx_dlb_data[29].IN1
jesd204_rx_dlb_data[30] => jesd204_rx_dlb_data[30].IN1
jesd204_rx_dlb_data[31] => jesd204_rx_dlb_data[31].IN1
jesd204_rx_dlb_data[32] => jesd204_rx_dlb_data[32].IN1
jesd204_rx_dlb_data[33] => jesd204_rx_dlb_data[33].IN1
jesd204_rx_dlb_data[34] => jesd204_rx_dlb_data[34].IN1
jesd204_rx_dlb_data[35] => jesd204_rx_dlb_data[35].IN1
jesd204_rx_dlb_data[36] => jesd204_rx_dlb_data[36].IN1
jesd204_rx_dlb_data[37] => jesd204_rx_dlb_data[37].IN1
jesd204_rx_dlb_data[38] => jesd204_rx_dlb_data[38].IN1
jesd204_rx_dlb_data[39] => jesd204_rx_dlb_data[39].IN1
jesd204_rx_dlb_data[40] => jesd204_rx_dlb_data[40].IN1
jesd204_rx_dlb_data[41] => jesd204_rx_dlb_data[41].IN1
jesd204_rx_dlb_data[42] => jesd204_rx_dlb_data[42].IN1
jesd204_rx_dlb_data[43] => jesd204_rx_dlb_data[43].IN1
jesd204_rx_dlb_data[44] => jesd204_rx_dlb_data[44].IN1
jesd204_rx_dlb_data[45] => jesd204_rx_dlb_data[45].IN1
jesd204_rx_dlb_data[46] => jesd204_rx_dlb_data[46].IN1
jesd204_rx_dlb_data[47] => jesd204_rx_dlb_data[47].IN1
jesd204_rx_dlb_data[48] => jesd204_rx_dlb_data[48].IN1
jesd204_rx_dlb_data[49] => jesd204_rx_dlb_data[49].IN1
jesd204_rx_dlb_data[50] => jesd204_rx_dlb_data[50].IN1
jesd204_rx_dlb_data[51] => jesd204_rx_dlb_data[51].IN1
jesd204_rx_dlb_data[52] => jesd204_rx_dlb_data[52].IN1
jesd204_rx_dlb_data[53] => jesd204_rx_dlb_data[53].IN1
jesd204_rx_dlb_data[54] => jesd204_rx_dlb_data[54].IN1
jesd204_rx_dlb_data[55] => jesd204_rx_dlb_data[55].IN1
jesd204_rx_dlb_data[56] => jesd204_rx_dlb_data[56].IN1
jesd204_rx_dlb_data[57] => jesd204_rx_dlb_data[57].IN1
jesd204_rx_dlb_data[58] => jesd204_rx_dlb_data[58].IN1
jesd204_rx_dlb_data[59] => jesd204_rx_dlb_data[59].IN1
jesd204_rx_dlb_data[60] => jesd204_rx_dlb_data[60].IN1
jesd204_rx_dlb_data[61] => jesd204_rx_dlb_data[61].IN1
jesd204_rx_dlb_data[62] => jesd204_rx_dlb_data[62].IN1
jesd204_rx_dlb_data[63] => jesd204_rx_dlb_data[63].IN1
jesd204_rx_dlb_data_valid[0] => jesd204_rx_dlb_data_valid[0].IN1
jesd204_rx_dlb_data_valid[1] => jesd204_rx_dlb_data_valid[1].IN1
jesd204_rx_dlb_disperr[0] => jesd204_rx_dlb_disperr[0].IN1
jesd204_rx_dlb_disperr[1] => jesd204_rx_dlb_disperr[1].IN1
jesd204_rx_dlb_disperr[2] => jesd204_rx_dlb_disperr[2].IN1
jesd204_rx_dlb_disperr[3] => jesd204_rx_dlb_disperr[3].IN1
jesd204_rx_dlb_disperr[4] => jesd204_rx_dlb_disperr[4].IN1
jesd204_rx_dlb_disperr[5] => jesd204_rx_dlb_disperr[5].IN1
jesd204_rx_dlb_disperr[6] => jesd204_rx_dlb_disperr[6].IN1
jesd204_rx_dlb_disperr[7] => jesd204_rx_dlb_disperr[7].IN1
jesd204_rx_dlb_errdetect[0] => jesd204_rx_dlb_errdetect[0].IN1
jesd204_rx_dlb_errdetect[1] => jesd204_rx_dlb_errdetect[1].IN1
jesd204_rx_dlb_errdetect[2] => jesd204_rx_dlb_errdetect[2].IN1
jesd204_rx_dlb_errdetect[3] => jesd204_rx_dlb_errdetect[3].IN1
jesd204_rx_dlb_errdetect[4] => jesd204_rx_dlb_errdetect[4].IN1
jesd204_rx_dlb_errdetect[5] => jesd204_rx_dlb_errdetect[5].IN1
jesd204_rx_dlb_errdetect[6] => jesd204_rx_dlb_errdetect[6].IN1
jesd204_rx_dlb_errdetect[7] => jesd204_rx_dlb_errdetect[7].IN1
jesd204_rx_dlb_kchar_data[0] => jesd204_rx_dlb_kchar_data[0].IN1
jesd204_rx_dlb_kchar_data[1] => jesd204_rx_dlb_kchar_data[1].IN1
jesd204_rx_dlb_kchar_data[2] => jesd204_rx_dlb_kchar_data[2].IN1
jesd204_rx_dlb_kchar_data[3] => jesd204_rx_dlb_kchar_data[3].IN1
jesd204_rx_dlb_kchar_data[4] => jesd204_rx_dlb_kchar_data[4].IN1
jesd204_rx_dlb_kchar_data[5] => jesd204_rx_dlb_kchar_data[5].IN1
jesd204_rx_dlb_kchar_data[6] => jesd204_rx_dlb_kchar_data[6].IN1
jesd204_rx_dlb_kchar_data[7] => jesd204_rx_dlb_kchar_data[7].IN1
jesd204_rx_frame_error => jesd204_rx_frame_error.IN1
jesd204_rx_int <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_int
jesd204_rx_link_data[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[4] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[5] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[6] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[7] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[8] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[9] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[10] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[11] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[12] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[13] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[14] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[15] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[16] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[17] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[18] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[19] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[20] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[21] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[22] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[23] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[24] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[25] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[26] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[27] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[28] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[29] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[30] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[31] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[32] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[33] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[34] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[35] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[36] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[37] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[38] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[39] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[40] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[41] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[42] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[43] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[44] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[45] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[46] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[47] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[48] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[49] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[50] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[51] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[52] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[53] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[54] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[55] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[56] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[57] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[58] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[59] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[60] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[61] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[62] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_data[63] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_data
jesd204_rx_link_valid <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.jesd204_rx_link_valid
jesd204_rx_link_ready => jesd204_rx_link_ready.IN1
pll_ref_clk => pll_ref_clk.IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_analogreset[1] => rx_analogreset[1].IN1
rx_cal_busy[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rx_cal_busy
rx_cal_busy[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rx_cal_busy
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_digitalreset[1] => rx_digitalreset[1].IN1
rx_islockedtodata[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rx_islockedtodata
rx_islockedtodata[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rx_islockedtodata
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rxlink_clk => rxlink_clk.IN1
rxlink_rst_n_reset_n => rxlink_rst_n_reset_n.IN1
rxphy_clk[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rxphy_clk
rxphy_clk[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.rxphy_clk
sof[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.sof
sof[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.sof
sof[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.sof
sof[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.sof
somf[0] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.somf
somf[1] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.somf
somf[2] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.somf
somf[3] <= jesd204b_altera_jesd204_161_zta4dmq:jesd204_0.somf
sysref => sysref.IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0
pll_ref_clk => pll_ref_clk.IN1
rxlink_clk => rxlink_clk.IN2
rxlink_rst_n_reset_n => rxlink_rst_n_reset_n.IN2
jesd204_rx_avs_clk => jesd204_rx_avs_clk.IN1
jesd204_rx_avs_rst_n => jesd204_rx_avs_rst_n.IN1
jesd204_rx_avs_chipselect => jesd204_rx_avs_chipselect.IN1
jesd204_rx_avs_address[0] => jesd204_rx_avs_address[0].IN1
jesd204_rx_avs_address[1] => jesd204_rx_avs_address[1].IN1
jesd204_rx_avs_address[2] => jesd204_rx_avs_address[2].IN1
jesd204_rx_avs_address[3] => jesd204_rx_avs_address[3].IN1
jesd204_rx_avs_address[4] => jesd204_rx_avs_address[4].IN1
jesd204_rx_avs_address[5] => jesd204_rx_avs_address[5].IN1
jesd204_rx_avs_address[6] => jesd204_rx_avs_address[6].IN1
jesd204_rx_avs_address[7] => jesd204_rx_avs_address[7].IN1
jesd204_rx_avs_read => jesd204_rx_avs_read.IN1
jesd204_rx_avs_readdata[0] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[1] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[2] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[3] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[4] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[5] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[6] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[7] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[8] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[9] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[10] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[11] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[12] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[13] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[14] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[15] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[16] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[17] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[18] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[19] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[20] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[21] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[22] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[23] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[24] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[25] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[26] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[27] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[28] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[29] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[30] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_readdata[31] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_readdata
jesd204_rx_avs_waitrequest <= altera_jesd204_rx_base:inst_rx.jesd204_rx_avs_waitrequest
jesd204_rx_avs_write => jesd204_rx_avs_write.IN1
jesd204_rx_avs_writedata[0] => jesd204_rx_avs_writedata[0].IN1
jesd204_rx_avs_writedata[1] => jesd204_rx_avs_writedata[1].IN1
jesd204_rx_avs_writedata[2] => jesd204_rx_avs_writedata[2].IN1
jesd204_rx_avs_writedata[3] => jesd204_rx_avs_writedata[3].IN1
jesd204_rx_avs_writedata[4] => jesd204_rx_avs_writedata[4].IN1
jesd204_rx_avs_writedata[5] => jesd204_rx_avs_writedata[5].IN1
jesd204_rx_avs_writedata[6] => jesd204_rx_avs_writedata[6].IN1
jesd204_rx_avs_writedata[7] => jesd204_rx_avs_writedata[7].IN1
jesd204_rx_avs_writedata[8] => jesd204_rx_avs_writedata[8].IN1
jesd204_rx_avs_writedata[9] => jesd204_rx_avs_writedata[9].IN1
jesd204_rx_avs_writedata[10] => jesd204_rx_avs_writedata[10].IN1
jesd204_rx_avs_writedata[11] => jesd204_rx_avs_writedata[11].IN1
jesd204_rx_avs_writedata[12] => jesd204_rx_avs_writedata[12].IN1
jesd204_rx_avs_writedata[13] => jesd204_rx_avs_writedata[13].IN1
jesd204_rx_avs_writedata[14] => jesd204_rx_avs_writedata[14].IN1
jesd204_rx_avs_writedata[15] => jesd204_rx_avs_writedata[15].IN1
jesd204_rx_avs_writedata[16] => jesd204_rx_avs_writedata[16].IN1
jesd204_rx_avs_writedata[17] => jesd204_rx_avs_writedata[17].IN1
jesd204_rx_avs_writedata[18] => jesd204_rx_avs_writedata[18].IN1
jesd204_rx_avs_writedata[19] => jesd204_rx_avs_writedata[19].IN1
jesd204_rx_avs_writedata[20] => jesd204_rx_avs_writedata[20].IN1
jesd204_rx_avs_writedata[21] => jesd204_rx_avs_writedata[21].IN1
jesd204_rx_avs_writedata[22] => jesd204_rx_avs_writedata[22].IN1
jesd204_rx_avs_writedata[23] => jesd204_rx_avs_writedata[23].IN1
jesd204_rx_avs_writedata[24] => jesd204_rx_avs_writedata[24].IN1
jesd204_rx_avs_writedata[25] => jesd204_rx_avs_writedata[25].IN1
jesd204_rx_avs_writedata[26] => jesd204_rx_avs_writedata[26].IN1
jesd204_rx_avs_writedata[27] => jesd204_rx_avs_writedata[27].IN1
jesd204_rx_avs_writedata[28] => jesd204_rx_avs_writedata[28].IN1
jesd204_rx_avs_writedata[29] => jesd204_rx_avs_writedata[29].IN1
jesd204_rx_avs_writedata[30] => jesd204_rx_avs_writedata[30].IN1
jesd204_rx_avs_writedata[31] => jesd204_rx_avs_writedata[31].IN1
jesd204_rx_link_data[0] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[1] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[2] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[3] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[4] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[5] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[6] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[7] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[8] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[9] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[10] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[11] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[12] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[13] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[14] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[15] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[16] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[17] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[18] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[19] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[20] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[21] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[22] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[23] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[24] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[25] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[26] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[27] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[28] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[29] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[30] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[31] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[32] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[33] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[34] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[35] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[36] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[37] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[38] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[39] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[40] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[41] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[42] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[43] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[44] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[45] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[46] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[47] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[48] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[49] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[50] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[51] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[52] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[53] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[54] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[55] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[56] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[57] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[58] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[59] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[60] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[61] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[62] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_data[63] <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_data
jesd204_rx_link_valid <= altera_jesd204_rx_base:inst_rx.jesd204_rx_link_valid
jesd204_rx_link_ready => jesd204_rx_link_ready.IN1
jesd204_rx_dlb_data[0] => jesd204_rx_dlb_data[0].IN1
jesd204_rx_dlb_data[1] => jesd204_rx_dlb_data[1].IN1
jesd204_rx_dlb_data[2] => jesd204_rx_dlb_data[2].IN1
jesd204_rx_dlb_data[3] => jesd204_rx_dlb_data[3].IN1
jesd204_rx_dlb_data[4] => jesd204_rx_dlb_data[4].IN1
jesd204_rx_dlb_data[5] => jesd204_rx_dlb_data[5].IN1
jesd204_rx_dlb_data[6] => jesd204_rx_dlb_data[6].IN1
jesd204_rx_dlb_data[7] => jesd204_rx_dlb_data[7].IN1
jesd204_rx_dlb_data[8] => jesd204_rx_dlb_data[8].IN1
jesd204_rx_dlb_data[9] => jesd204_rx_dlb_data[9].IN1
jesd204_rx_dlb_data[10] => jesd204_rx_dlb_data[10].IN1
jesd204_rx_dlb_data[11] => jesd204_rx_dlb_data[11].IN1
jesd204_rx_dlb_data[12] => jesd204_rx_dlb_data[12].IN1
jesd204_rx_dlb_data[13] => jesd204_rx_dlb_data[13].IN1
jesd204_rx_dlb_data[14] => jesd204_rx_dlb_data[14].IN1
jesd204_rx_dlb_data[15] => jesd204_rx_dlb_data[15].IN1
jesd204_rx_dlb_data[16] => jesd204_rx_dlb_data[16].IN1
jesd204_rx_dlb_data[17] => jesd204_rx_dlb_data[17].IN1
jesd204_rx_dlb_data[18] => jesd204_rx_dlb_data[18].IN1
jesd204_rx_dlb_data[19] => jesd204_rx_dlb_data[19].IN1
jesd204_rx_dlb_data[20] => jesd204_rx_dlb_data[20].IN1
jesd204_rx_dlb_data[21] => jesd204_rx_dlb_data[21].IN1
jesd204_rx_dlb_data[22] => jesd204_rx_dlb_data[22].IN1
jesd204_rx_dlb_data[23] => jesd204_rx_dlb_data[23].IN1
jesd204_rx_dlb_data[24] => jesd204_rx_dlb_data[24].IN1
jesd204_rx_dlb_data[25] => jesd204_rx_dlb_data[25].IN1
jesd204_rx_dlb_data[26] => jesd204_rx_dlb_data[26].IN1
jesd204_rx_dlb_data[27] => jesd204_rx_dlb_data[27].IN1
jesd204_rx_dlb_data[28] => jesd204_rx_dlb_data[28].IN1
jesd204_rx_dlb_data[29] => jesd204_rx_dlb_data[29].IN1
jesd204_rx_dlb_data[30] => jesd204_rx_dlb_data[30].IN1
jesd204_rx_dlb_data[31] => jesd204_rx_dlb_data[31].IN1
jesd204_rx_dlb_data[32] => jesd204_rx_dlb_data[32].IN1
jesd204_rx_dlb_data[33] => jesd204_rx_dlb_data[33].IN1
jesd204_rx_dlb_data[34] => jesd204_rx_dlb_data[34].IN1
jesd204_rx_dlb_data[35] => jesd204_rx_dlb_data[35].IN1
jesd204_rx_dlb_data[36] => jesd204_rx_dlb_data[36].IN1
jesd204_rx_dlb_data[37] => jesd204_rx_dlb_data[37].IN1
jesd204_rx_dlb_data[38] => jesd204_rx_dlb_data[38].IN1
jesd204_rx_dlb_data[39] => jesd204_rx_dlb_data[39].IN1
jesd204_rx_dlb_data[40] => jesd204_rx_dlb_data[40].IN1
jesd204_rx_dlb_data[41] => jesd204_rx_dlb_data[41].IN1
jesd204_rx_dlb_data[42] => jesd204_rx_dlb_data[42].IN1
jesd204_rx_dlb_data[43] => jesd204_rx_dlb_data[43].IN1
jesd204_rx_dlb_data[44] => jesd204_rx_dlb_data[44].IN1
jesd204_rx_dlb_data[45] => jesd204_rx_dlb_data[45].IN1
jesd204_rx_dlb_data[46] => jesd204_rx_dlb_data[46].IN1
jesd204_rx_dlb_data[47] => jesd204_rx_dlb_data[47].IN1
jesd204_rx_dlb_data[48] => jesd204_rx_dlb_data[48].IN1
jesd204_rx_dlb_data[49] => jesd204_rx_dlb_data[49].IN1
jesd204_rx_dlb_data[50] => jesd204_rx_dlb_data[50].IN1
jesd204_rx_dlb_data[51] => jesd204_rx_dlb_data[51].IN1
jesd204_rx_dlb_data[52] => jesd204_rx_dlb_data[52].IN1
jesd204_rx_dlb_data[53] => jesd204_rx_dlb_data[53].IN1
jesd204_rx_dlb_data[54] => jesd204_rx_dlb_data[54].IN1
jesd204_rx_dlb_data[55] => jesd204_rx_dlb_data[55].IN1
jesd204_rx_dlb_data[56] => jesd204_rx_dlb_data[56].IN1
jesd204_rx_dlb_data[57] => jesd204_rx_dlb_data[57].IN1
jesd204_rx_dlb_data[58] => jesd204_rx_dlb_data[58].IN1
jesd204_rx_dlb_data[59] => jesd204_rx_dlb_data[59].IN1
jesd204_rx_dlb_data[60] => jesd204_rx_dlb_data[60].IN1
jesd204_rx_dlb_data[61] => jesd204_rx_dlb_data[61].IN1
jesd204_rx_dlb_data[62] => jesd204_rx_dlb_data[62].IN1
jesd204_rx_dlb_data[63] => jesd204_rx_dlb_data[63].IN1
jesd204_rx_dlb_data_valid[0] => jesd204_rx_dlb_data_valid[0].IN1
jesd204_rx_dlb_data_valid[1] => jesd204_rx_dlb_data_valid[1].IN1
jesd204_rx_dlb_kchar_data[0] => jesd204_rx_dlb_kchar_data[0].IN1
jesd204_rx_dlb_kchar_data[1] => jesd204_rx_dlb_kchar_data[1].IN1
jesd204_rx_dlb_kchar_data[2] => jesd204_rx_dlb_kchar_data[2].IN1
jesd204_rx_dlb_kchar_data[3] => jesd204_rx_dlb_kchar_data[3].IN1
jesd204_rx_dlb_kchar_data[4] => jesd204_rx_dlb_kchar_data[4].IN1
jesd204_rx_dlb_kchar_data[5] => jesd204_rx_dlb_kchar_data[5].IN1
jesd204_rx_dlb_kchar_data[6] => jesd204_rx_dlb_kchar_data[6].IN1
jesd204_rx_dlb_kchar_data[7] => jesd204_rx_dlb_kchar_data[7].IN1
jesd204_rx_dlb_errdetect[0] => jesd204_rx_dlb_errdetect[0].IN1
jesd204_rx_dlb_errdetect[1] => jesd204_rx_dlb_errdetect[1].IN1
jesd204_rx_dlb_errdetect[2] => jesd204_rx_dlb_errdetect[2].IN1
jesd204_rx_dlb_errdetect[3] => jesd204_rx_dlb_errdetect[3].IN1
jesd204_rx_dlb_errdetect[4] => jesd204_rx_dlb_errdetect[4].IN1
jesd204_rx_dlb_errdetect[5] => jesd204_rx_dlb_errdetect[5].IN1
jesd204_rx_dlb_errdetect[6] => jesd204_rx_dlb_errdetect[6].IN1
jesd204_rx_dlb_errdetect[7] => jesd204_rx_dlb_errdetect[7].IN1
jesd204_rx_dlb_disperr[0] => jesd204_rx_dlb_disperr[0].IN1
jesd204_rx_dlb_disperr[1] => jesd204_rx_dlb_disperr[1].IN1
jesd204_rx_dlb_disperr[2] => jesd204_rx_dlb_disperr[2].IN1
jesd204_rx_dlb_disperr[3] => jesd204_rx_dlb_disperr[3].IN1
jesd204_rx_dlb_disperr[4] => jesd204_rx_dlb_disperr[4].IN1
jesd204_rx_dlb_disperr[5] => jesd204_rx_dlb_disperr[5].IN1
jesd204_rx_dlb_disperr[6] => jesd204_rx_dlb_disperr[6].IN1
jesd204_rx_dlb_disperr[7] => jesd204_rx_dlb_disperr[7].IN1
alldev_lane_aligned => alldev_lane_aligned.IN1
sysref => sysref.IN1
jesd204_rx_frame_error => jesd204_rx_frame_error.IN1
jesd204_rx_int <= altera_jesd204_rx_base:inst_rx.jesd204_rx_int
csr_rx_testmode[0] <= altera_jesd204_rx_base:inst_rx.csr_rx_testmode
csr_rx_testmode[1] <= altera_jesd204_rx_base:inst_rx.csr_rx_testmode
csr_rx_testmode[2] <= altera_jesd204_rx_base:inst_rx.csr_rx_testmode
csr_rx_testmode[3] <= altera_jesd204_rx_base:inst_rx.csr_rx_testmode
dev_lane_aligned <= altera_jesd204_rx_base:inst_rx.dev_lane_aligned
dev_sync_n <= altera_jesd204_rx_base:inst_rx.dev_sync_n
sof[0] <= altera_jesd204_rx_base:inst_rx.sof
sof[1] <= altera_jesd204_rx_base:inst_rx.sof
sof[2] <= altera_jesd204_rx_base:inst_rx.sof
sof[3] <= altera_jesd204_rx_base:inst_rx.sof
somf[0] <= altera_jesd204_rx_base:inst_rx.somf
somf[1] <= altera_jesd204_rx_base:inst_rx.somf
somf[2] <= altera_jesd204_rx_base:inst_rx.somf
somf[3] <= altera_jesd204_rx_base:inst_rx.somf
csr_f[0] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[1] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[2] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[3] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[4] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[5] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[6] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_f[7] <= altera_jesd204_rx_base:inst_rx.csr_f
csr_k[0] <= altera_jesd204_rx_base:inst_rx.csr_k
csr_k[1] <= altera_jesd204_rx_base:inst_rx.csr_k
csr_k[2] <= altera_jesd204_rx_base:inst_rx.csr_k
csr_k[3] <= altera_jesd204_rx_base:inst_rx.csr_k
csr_k[4] <= altera_jesd204_rx_base:inst_rx.csr_k
csr_l[0] <= altera_jesd204_rx_base:inst_rx.csr_l
csr_l[1] <= altera_jesd204_rx_base:inst_rx.csr_l
csr_l[2] <= altera_jesd204_rx_base:inst_rx.csr_l
csr_l[3] <= altera_jesd204_rx_base:inst_rx.csr_l
csr_l[4] <= altera_jesd204_rx_base:inst_rx.csr_l
csr_m[0] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[1] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[2] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[3] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[4] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[5] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[6] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_m[7] <= altera_jesd204_rx_base:inst_rx.csr_m
csr_n[0] <= altera_jesd204_rx_base:inst_rx.csr_n
csr_n[1] <= altera_jesd204_rx_base:inst_rx.csr_n
csr_n[2] <= altera_jesd204_rx_base:inst_rx.csr_n
csr_n[3] <= altera_jesd204_rx_base:inst_rx.csr_n
csr_n[4] <= altera_jesd204_rx_base:inst_rx.csr_n
csr_s[0] <= altera_jesd204_rx_base:inst_rx.csr_s
csr_s[1] <= altera_jesd204_rx_base:inst_rx.csr_s
csr_s[2] <= altera_jesd204_rx_base:inst_rx.csr_s
csr_s[3] <= altera_jesd204_rx_base:inst_rx.csr_s
csr_s[4] <= altera_jesd204_rx_base:inst_rx.csr_s
csr_cf[0] <= altera_jesd204_rx_base:inst_rx.csr_cf
csr_cf[1] <= altera_jesd204_rx_base:inst_rx.csr_cf
csr_cf[2] <= altera_jesd204_rx_base:inst_rx.csr_cf
csr_cf[3] <= altera_jesd204_rx_base:inst_rx.csr_cf
csr_cf[4] <= altera_jesd204_rx_base:inst_rx.csr_cf
csr_cs[0] <= altera_jesd204_rx_base:inst_rx.csr_cs
csr_cs[1] <= altera_jesd204_rx_base:inst_rx.csr_cs
csr_hd <= altera_jesd204_rx_base:inst_rx.csr_hd
csr_np[0] <= altera_jesd204_rx_base:inst_rx.csr_np
csr_np[1] <= altera_jesd204_rx_base:inst_rx.csr_np
csr_np[2] <= altera_jesd204_rx_base:inst_rx.csr_np
csr_np[3] <= altera_jesd204_rx_base:inst_rx.csr_np
csr_np[4] <= altera_jesd204_rx_base:inst_rx.csr_np
csr_lane_powerdown[0] <= csr_lane_powerdown[0].DB_MAX_OUTPUT_PORT_TYPE
csr_lane_powerdown[1] <= csr_lane_powerdown[1].DB_MAX_OUTPUT_PORT_TYPE
rxphy_clk[0] <= jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy.rxphy_clk
rxphy_clk[1] <= jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy.rxphy_clk
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_analogreset[1] => rx_analogreset[1].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_digitalreset[1] => rx_digitalreset[1].IN1
rx_islockedtodata[0] <= rx_islockedtodata[0].DB_MAX_OUTPUT_PORT_TYPE
rx_islockedtodata[1] <= rx_islockedtodata[1].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[0] <= rx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[1] <= rx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx
rxlink_clk => rxlink_clk.IN6
rxlink_rst_n => rxlink_rst_n.IN6
jesd204_rx_avs_clk => jesd204_rx_avs_clk.IN1
jesd204_rx_avs_rst_n => jesd204_rx_avs_rst_n.IN1
jesd204_rx_avs_chipselect => jesd204_rx_avs_chipselect.IN1
jesd204_rx_avs_address[0] => jesd204_rx_avs_address[0].IN1
jesd204_rx_avs_address[1] => jesd204_rx_avs_address[1].IN1
jesd204_rx_avs_address[2] => jesd204_rx_avs_address[2].IN1
jesd204_rx_avs_address[3] => jesd204_rx_avs_address[3].IN1
jesd204_rx_avs_address[4] => jesd204_rx_avs_address[4].IN1
jesd204_rx_avs_address[5] => jesd204_rx_avs_address[5].IN1
jesd204_rx_avs_address[6] => jesd204_rx_avs_address[6].IN1
jesd204_rx_avs_address[7] => jesd204_rx_avs_address[7].IN1
jesd204_rx_avs_writedata[0] => jesd204_rx_avs_writedata[0].IN1
jesd204_rx_avs_writedata[1] => jesd204_rx_avs_writedata[1].IN1
jesd204_rx_avs_writedata[2] => jesd204_rx_avs_writedata[2].IN1
jesd204_rx_avs_writedata[3] => jesd204_rx_avs_writedata[3].IN1
jesd204_rx_avs_writedata[4] => jesd204_rx_avs_writedata[4].IN1
jesd204_rx_avs_writedata[5] => jesd204_rx_avs_writedata[5].IN1
jesd204_rx_avs_writedata[6] => jesd204_rx_avs_writedata[6].IN1
jesd204_rx_avs_writedata[7] => jesd204_rx_avs_writedata[7].IN1
jesd204_rx_avs_writedata[8] => jesd204_rx_avs_writedata[8].IN1
jesd204_rx_avs_writedata[9] => jesd204_rx_avs_writedata[9].IN1
jesd204_rx_avs_writedata[10] => jesd204_rx_avs_writedata[10].IN1
jesd204_rx_avs_writedata[11] => jesd204_rx_avs_writedata[11].IN1
jesd204_rx_avs_writedata[12] => jesd204_rx_avs_writedata[12].IN1
jesd204_rx_avs_writedata[13] => jesd204_rx_avs_writedata[13].IN1
jesd204_rx_avs_writedata[14] => jesd204_rx_avs_writedata[14].IN1
jesd204_rx_avs_writedata[15] => jesd204_rx_avs_writedata[15].IN1
jesd204_rx_avs_writedata[16] => jesd204_rx_avs_writedata[16].IN1
jesd204_rx_avs_writedata[17] => jesd204_rx_avs_writedata[17].IN1
jesd204_rx_avs_writedata[18] => jesd204_rx_avs_writedata[18].IN1
jesd204_rx_avs_writedata[19] => jesd204_rx_avs_writedata[19].IN1
jesd204_rx_avs_writedata[20] => jesd204_rx_avs_writedata[20].IN1
jesd204_rx_avs_writedata[21] => jesd204_rx_avs_writedata[21].IN1
jesd204_rx_avs_writedata[22] => jesd204_rx_avs_writedata[22].IN1
jesd204_rx_avs_writedata[23] => jesd204_rx_avs_writedata[23].IN1
jesd204_rx_avs_writedata[24] => jesd204_rx_avs_writedata[24].IN1
jesd204_rx_avs_writedata[25] => jesd204_rx_avs_writedata[25].IN1
jesd204_rx_avs_writedata[26] => jesd204_rx_avs_writedata[26].IN1
jesd204_rx_avs_writedata[27] => jesd204_rx_avs_writedata[27].IN1
jesd204_rx_avs_writedata[28] => jesd204_rx_avs_writedata[28].IN1
jesd204_rx_avs_writedata[29] => jesd204_rx_avs_writedata[29].IN1
jesd204_rx_avs_writedata[30] => jesd204_rx_avs_writedata[30].IN1
jesd204_rx_avs_writedata[31] => jesd204_rx_avs_writedata[31].IN1
jesd204_rx_avs_read => jesd204_rx_avs_read.IN1
jesd204_rx_avs_write => jesd204_rx_avs_write.IN1
jesd204_rx_link_ready => jesd204_rx_link_ready.IN1
alldev_lane_aligned => alldev_lane_aligned.IN1
sysref => sysref.IN1
jesd204_rx_frame_error => jesd204_rx_frame_error.IN1
jesd204_rx_pcs_data[0] => rx_dll_data_in[0].IN1
jesd204_rx_pcs_data[1] => rx_dll_data_in[1].IN1
jesd204_rx_pcs_data[2] => rx_dll_data_in[2].IN1
jesd204_rx_pcs_data[3] => rx_dll_data_in[3].IN1
jesd204_rx_pcs_data[4] => rx_dll_data_in[4].IN1
jesd204_rx_pcs_data[5] => rx_dll_data_in[5].IN1
jesd204_rx_pcs_data[6] => rx_dll_data_in[6].IN1
jesd204_rx_pcs_data[7] => rx_dll_data_in[7].IN1
jesd204_rx_pcs_data[8] => rx_dll_data_in[8].IN1
jesd204_rx_pcs_data[9] => rx_dll_data_in[9].IN1
jesd204_rx_pcs_data[10] => rx_dll_data_in[10].IN1
jesd204_rx_pcs_data[11] => rx_dll_data_in[11].IN1
jesd204_rx_pcs_data[12] => rx_dll_data_in[12].IN1
jesd204_rx_pcs_data[13] => rx_dll_data_in[13].IN1
jesd204_rx_pcs_data[14] => rx_dll_data_in[14].IN1
jesd204_rx_pcs_data[15] => rx_dll_data_in[15].IN1
jesd204_rx_pcs_data[16] => rx_dll_data_in[16].IN1
jesd204_rx_pcs_data[17] => rx_dll_data_in[17].IN1
jesd204_rx_pcs_data[18] => rx_dll_data_in[18].IN1
jesd204_rx_pcs_data[19] => rx_dll_data_in[19].IN1
jesd204_rx_pcs_data[20] => rx_dll_data_in[20].IN1
jesd204_rx_pcs_data[21] => rx_dll_data_in[21].IN1
jesd204_rx_pcs_data[22] => rx_dll_data_in[22].IN1
jesd204_rx_pcs_data[23] => rx_dll_data_in[23].IN1
jesd204_rx_pcs_data[24] => rx_dll_data_in[24].IN1
jesd204_rx_pcs_data[25] => rx_dll_data_in[25].IN1
jesd204_rx_pcs_data[26] => rx_dll_data_in[26].IN1
jesd204_rx_pcs_data[27] => rx_dll_data_in[27].IN1
jesd204_rx_pcs_data[28] => rx_dll_data_in[28].IN1
jesd204_rx_pcs_data[29] => rx_dll_data_in[29].IN1
jesd204_rx_pcs_data[30] => rx_dll_data_in[30].IN1
jesd204_rx_pcs_data[31] => rx_dll_data_in[31].IN1
jesd204_rx_pcs_data[32] => rx_dll_data_in[32].IN1
jesd204_rx_pcs_data[33] => rx_dll_data_in[33].IN1
jesd204_rx_pcs_data[34] => rx_dll_data_in[34].IN1
jesd204_rx_pcs_data[35] => rx_dll_data_in[35].IN1
jesd204_rx_pcs_data[36] => rx_dll_data_in[36].IN1
jesd204_rx_pcs_data[37] => rx_dll_data_in[37].IN1
jesd204_rx_pcs_data[38] => rx_dll_data_in[38].IN1
jesd204_rx_pcs_data[39] => rx_dll_data_in[39].IN1
jesd204_rx_pcs_data[40] => rx_dll_data_in[40].IN1
jesd204_rx_pcs_data[41] => rx_dll_data_in[41].IN1
jesd204_rx_pcs_data[42] => rx_dll_data_in[42].IN1
jesd204_rx_pcs_data[43] => rx_dll_data_in[43].IN1
jesd204_rx_pcs_data[44] => rx_dll_data_in[44].IN1
jesd204_rx_pcs_data[45] => rx_dll_data_in[45].IN1
jesd204_rx_pcs_data[46] => rx_dll_data_in[46].IN1
jesd204_rx_pcs_data[47] => rx_dll_data_in[47].IN1
jesd204_rx_pcs_data[48] => rx_dll_data_in[48].IN1
jesd204_rx_pcs_data[49] => rx_dll_data_in[49].IN1
jesd204_rx_pcs_data[50] => rx_dll_data_in[50].IN1
jesd204_rx_pcs_data[51] => rx_dll_data_in[51].IN1
jesd204_rx_pcs_data[52] => rx_dll_data_in[52].IN1
jesd204_rx_pcs_data[53] => rx_dll_data_in[53].IN1
jesd204_rx_pcs_data[54] => rx_dll_data_in[54].IN1
jesd204_rx_pcs_data[55] => rx_dll_data_in[55].IN1
jesd204_rx_pcs_data[56] => rx_dll_data_in[56].IN1
jesd204_rx_pcs_data[57] => rx_dll_data_in[57].IN1
jesd204_rx_pcs_data[58] => rx_dll_data_in[58].IN1
jesd204_rx_pcs_data[59] => rx_dll_data_in[59].IN1
jesd204_rx_pcs_data[60] => rx_dll_data_in[60].IN1
jesd204_rx_pcs_data[61] => rx_dll_data_in[61].IN1
jesd204_rx_pcs_data[62] => rx_dll_data_in[62].IN1
jesd204_rx_pcs_data[63] => rx_dll_data_in[63].IN1
jesd204_rx_pcs_data_valid[0] => rx_dll_data_in_valid[0].IN2
jesd204_rx_pcs_data_valid[1] => rx_dll_data_in_valid[1].IN2
jesd204_rx_pcs_kchar_data[0] => rx_dll_datak_in[0].IN1
jesd204_rx_pcs_kchar_data[1] => rx_dll_datak_in[1].IN1
jesd204_rx_pcs_kchar_data[2] => rx_dll_datak_in[2].IN1
jesd204_rx_pcs_kchar_data[3] => rx_dll_datak_in[3].IN1
jesd204_rx_pcs_kchar_data[4] => rx_dll_datak_in[4].IN1
jesd204_rx_pcs_kchar_data[5] => rx_dll_datak_in[5].IN1
jesd204_rx_pcs_kchar_data[6] => rx_dll_datak_in[6].IN1
jesd204_rx_pcs_kchar_data[7] => rx_dll_datak_in[7].IN1
jesd204_rx_pcs_errdetect[0] => rx_dll_errdetect_in[0].IN2
jesd204_rx_pcs_errdetect[1] => rx_dll_errdetect_in[1].IN2
jesd204_rx_pcs_errdetect[2] => rx_dll_errdetect_in[2].IN2
jesd204_rx_pcs_errdetect[3] => rx_dll_errdetect_in[3].IN2
jesd204_rx_pcs_errdetect[4] => rx_dll_errdetect_in[4].IN2
jesd204_rx_pcs_errdetect[5] => rx_dll_errdetect_in[5].IN2
jesd204_rx_pcs_errdetect[6] => rx_dll_errdetect_in[6].IN2
jesd204_rx_pcs_errdetect[7] => rx_dll_errdetect_in[7].IN2
jesd204_rx_pcs_disperr[0] => rx_dll_disperr_in[0].IN2
jesd204_rx_pcs_disperr[1] => rx_dll_disperr_in[1].IN2
jesd204_rx_pcs_disperr[2] => rx_dll_disperr_in[2].IN2
jesd204_rx_pcs_disperr[3] => rx_dll_disperr_in[3].IN2
jesd204_rx_pcs_disperr[4] => rx_dll_disperr_in[4].IN2
jesd204_rx_pcs_disperr[5] => rx_dll_disperr_in[5].IN2
jesd204_rx_pcs_disperr[6] => rx_dll_disperr_in[6].IN2
jesd204_rx_pcs_disperr[7] => rx_dll_disperr_in[7].IN2
jesd204_rx_dlb_data[0] => ~NO_FANOUT~
jesd204_rx_dlb_data[1] => ~NO_FANOUT~
jesd204_rx_dlb_data[2] => ~NO_FANOUT~
jesd204_rx_dlb_data[3] => ~NO_FANOUT~
jesd204_rx_dlb_data[4] => ~NO_FANOUT~
jesd204_rx_dlb_data[5] => ~NO_FANOUT~
jesd204_rx_dlb_data[6] => ~NO_FANOUT~
jesd204_rx_dlb_data[7] => ~NO_FANOUT~
jesd204_rx_dlb_data[8] => ~NO_FANOUT~
jesd204_rx_dlb_data[9] => ~NO_FANOUT~
jesd204_rx_dlb_data[10] => ~NO_FANOUT~
jesd204_rx_dlb_data[11] => ~NO_FANOUT~
jesd204_rx_dlb_data[12] => ~NO_FANOUT~
jesd204_rx_dlb_data[13] => ~NO_FANOUT~
jesd204_rx_dlb_data[14] => ~NO_FANOUT~
jesd204_rx_dlb_data[15] => ~NO_FANOUT~
jesd204_rx_dlb_data[16] => ~NO_FANOUT~
jesd204_rx_dlb_data[17] => ~NO_FANOUT~
jesd204_rx_dlb_data[18] => ~NO_FANOUT~
jesd204_rx_dlb_data[19] => ~NO_FANOUT~
jesd204_rx_dlb_data[20] => ~NO_FANOUT~
jesd204_rx_dlb_data[21] => ~NO_FANOUT~
jesd204_rx_dlb_data[22] => ~NO_FANOUT~
jesd204_rx_dlb_data[23] => ~NO_FANOUT~
jesd204_rx_dlb_data[24] => ~NO_FANOUT~
jesd204_rx_dlb_data[25] => ~NO_FANOUT~
jesd204_rx_dlb_data[26] => ~NO_FANOUT~
jesd204_rx_dlb_data[27] => ~NO_FANOUT~
jesd204_rx_dlb_data[28] => ~NO_FANOUT~
jesd204_rx_dlb_data[29] => ~NO_FANOUT~
jesd204_rx_dlb_data[30] => ~NO_FANOUT~
jesd204_rx_dlb_data[31] => ~NO_FANOUT~
jesd204_rx_dlb_data[32] => ~NO_FANOUT~
jesd204_rx_dlb_data[33] => ~NO_FANOUT~
jesd204_rx_dlb_data[34] => ~NO_FANOUT~
jesd204_rx_dlb_data[35] => ~NO_FANOUT~
jesd204_rx_dlb_data[36] => ~NO_FANOUT~
jesd204_rx_dlb_data[37] => ~NO_FANOUT~
jesd204_rx_dlb_data[38] => ~NO_FANOUT~
jesd204_rx_dlb_data[39] => ~NO_FANOUT~
jesd204_rx_dlb_data[40] => ~NO_FANOUT~
jesd204_rx_dlb_data[41] => ~NO_FANOUT~
jesd204_rx_dlb_data[42] => ~NO_FANOUT~
jesd204_rx_dlb_data[43] => ~NO_FANOUT~
jesd204_rx_dlb_data[44] => ~NO_FANOUT~
jesd204_rx_dlb_data[45] => ~NO_FANOUT~
jesd204_rx_dlb_data[46] => ~NO_FANOUT~
jesd204_rx_dlb_data[47] => ~NO_FANOUT~
jesd204_rx_dlb_data[48] => ~NO_FANOUT~
jesd204_rx_dlb_data[49] => ~NO_FANOUT~
jesd204_rx_dlb_data[50] => ~NO_FANOUT~
jesd204_rx_dlb_data[51] => ~NO_FANOUT~
jesd204_rx_dlb_data[52] => ~NO_FANOUT~
jesd204_rx_dlb_data[53] => ~NO_FANOUT~
jesd204_rx_dlb_data[54] => ~NO_FANOUT~
jesd204_rx_dlb_data[55] => ~NO_FANOUT~
jesd204_rx_dlb_data[56] => ~NO_FANOUT~
jesd204_rx_dlb_data[57] => ~NO_FANOUT~
jesd204_rx_dlb_data[58] => ~NO_FANOUT~
jesd204_rx_dlb_data[59] => ~NO_FANOUT~
jesd204_rx_dlb_data[60] => ~NO_FANOUT~
jesd204_rx_dlb_data[61] => ~NO_FANOUT~
jesd204_rx_dlb_data[62] => ~NO_FANOUT~
jesd204_rx_dlb_data[63] => ~NO_FANOUT~
jesd204_rx_dlb_data_valid[0] => ~NO_FANOUT~
jesd204_rx_dlb_data_valid[1] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[0] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[1] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[2] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[3] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[4] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[5] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[6] => ~NO_FANOUT~
jesd204_rx_dlb_kchar_data[7] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[0] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[1] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[2] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[3] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[4] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[5] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[6] => ~NO_FANOUT~
jesd204_rx_dlb_errdetect[7] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[0] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[1] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[2] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[3] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[4] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[5] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[6] => ~NO_FANOUT~
jesd204_rx_dlb_disperr[7] => ~NO_FANOUT~
phy_csr_rx_pcfifo_empty[0] => phy_csr_rx_pcfifo_empty[0].IN1
phy_csr_rx_pcfifo_empty[1] => phy_csr_rx_pcfifo_empty[1].IN1
phy_csr_rx_pcfifo_full[0] => phy_csr_rx_pcfifo_full[0].IN1
phy_csr_rx_pcfifo_full[1] => phy_csr_rx_pcfifo_full[1].IN1
phy_csr_rx_cal_busy[0] => phy_csr_rx_cal_busy[0].IN1
phy_csr_rx_cal_busy[1] => phy_csr_rx_cal_busy[1].IN1
phy_csr_rx_locked_to_data[0] => phy_csr_rx_locked_to_data[0].IN1
phy_csr_rx_locked_to_data[1] => phy_csr_rx_locked_to_data[1].IN1
jesd204_rx_avs_readdata[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[5] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[6] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[7] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[8] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[9] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[10] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[11] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[12] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[13] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[14] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[15] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[16] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[17] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[18] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[19] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[20] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[21] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[22] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[23] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[24] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[25] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[26] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[27] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[28] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[29] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[30] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_readdata[31] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_readdata
jesd204_rx_avs_waitrequest <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.avs_waitrequest
jesd204_rx_int <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_err_interrupt
csr_rx_testmode[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_testmode
csr_rx_testmode[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_testmode
csr_rx_testmode[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_testmode
csr_rx_testmode[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_testmode
jesd204_rx_link_valid <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.frame_data_valid
dev_lane_aligned <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.dev_lane_aligned
dev_sync_n <= dev_sync_n.DB_MAX_OUTPUT_PORT_TYPE
patternalign_en[0] <= patternalign_en[0].DB_MAX_OUTPUT_PORT_TYPE
patternalign_en[1] <= patternalign_en[1].DB_MAX_OUTPUT_PORT_TYPE
sof[0] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.sof
sof[1] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.sof
sof[2] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.sof
sof[3] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.sof
somf[0] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.somf
somf[1] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.somf
somf[2] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.somf
somf[3] <= altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst.somf
jesd204_rx_link_data[0] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[1] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[2] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[3] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[4] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[5] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[6] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[7] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[8] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[9] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[10] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[11] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[12] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[13] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[14] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[15] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[16] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[17] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[18] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[19] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[20] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[21] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[22] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[23] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[24] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[25] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[26] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[27] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[28] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[29] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[30] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[31] <= altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[32] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[33] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[34] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[35] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[36] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[37] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[38] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[39] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[40] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[41] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[42] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[43] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[44] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[45] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[46] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[47] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[48] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[49] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[50] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[51] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[52] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[53] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[54] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[55] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[56] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[57] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[58] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[59] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[60] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[61] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[62] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
jesd204_rx_link_data[63] <= altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst.data_out
csr_hd <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_hd
csr_cs[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cs
csr_cs[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cs
csr_l[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_l
csr_l[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_l
csr_l[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_l
csr_l[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_l
csr_l[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_l
csr_k[0] <= csr_k[0].DB_MAX_OUTPUT_PORT_TYPE
csr_k[1] <= csr_k[1].DB_MAX_OUTPUT_PORT_TYPE
csr_k[2] <= csr_k[2].DB_MAX_OUTPUT_PORT_TYPE
csr_k[3] <= csr_k[3].DB_MAX_OUTPUT_PORT_TYPE
csr_k[4] <= csr_k[4].DB_MAX_OUTPUT_PORT_TYPE
csr_n[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_n
csr_n[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_n
csr_n[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_n
csr_n[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_n
csr_n[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_n
csr_np[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_np
csr_np[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_np
csr_np[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_np
csr_np[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_np
csr_np[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_np
csr_s[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_s
csr_s[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_s
csr_s[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_s
csr_s[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_s
csr_s[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_s
csr_cf[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cf
csr_cf[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cf
csr_cf[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cf
csr_cf[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cf
csr_cf[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_cf
csr_f[0] <= csr_f[0].DB_MAX_OUTPUT_PORT_TYPE
csr_f[1] <= csr_f[1].DB_MAX_OUTPUT_PORT_TYPE
csr_f[2] <= csr_f[2].DB_MAX_OUTPUT_PORT_TYPE
csr_f[3] <= csr_f[3].DB_MAX_OUTPUT_PORT_TYPE
csr_f[4] <= csr_f[4].DB_MAX_OUTPUT_PORT_TYPE
csr_f[5] <= csr_f[5].DB_MAX_OUTPUT_PORT_TYPE
csr_f[6] <= csr_f[6].DB_MAX_OUTPUT_PORT_TYPE
csr_f[7] <= csr_f[7].DB_MAX_OUTPUT_PORT_TYPE
csr_m[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[2] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[3] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[4] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[5] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[6] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_m[7] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_m
csr_byte_reversal <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_byte_reversal
csr_bit_reversal <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_bit_reversal
csr_lane_polarity[0] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_polarity
csr_lane_polarity[1] <= altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst.csr_rx_polarity
csr_lane_powerdown[0] <= csr_lane_powerdown[0].DB_MAX_OUTPUT_PORT_TYPE
csr_lane_powerdown[1] <= csr_lane_powerdown[1].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst
rxlink_clk => somf[0]~reg0.CLK
rxlink_clk => somf[1]~reg0.CLK
rxlink_clk => somf[2]~reg0.CLK
rxlink_clk => somf[3]~reg0.CLK
rxlink_clk => sof[0]~reg0.CLK
rxlink_clk => sof[1]~reg0.CLK
rxlink_clk => sof[2]~reg0.CLK
rxlink_clk => sof[3]~reg0.CLK
rxlink_clk => nxt_lead[0].CLK
rxlink_clk => nxt_lead[1].CLK
rxlink_clk => nxt_lead[2].CLK
rxlink_clk => nxt_lead[3].CLK
rxlink_clk => nxt_lead[4].CLK
rxlink_clk => nxt_lead[5].CLK
rxlink_clk => nxt_lead[6].CLK
rxlink_clk => nxt_lead[7].CLK
rxlink_clk => nxt_lead[8].CLK
rxlink_clk => nxt_lead[9].CLK
rxlink_clk => nxt_lead[10].CLK
rxlink_clk => nxt_fxk[0].CLK
rxlink_clk => nxt_fxk[1].CLK
rxlink_clk => nxt_fxk[2].CLK
rxlink_clk => nxt_fxk[3].CLK
rxlink_clk => nxt_fxk[4].CLK
rxlink_clk => nxt_fxk[5].CLK
rxlink_clk => nxt_fxk[6].CLK
rxlink_clk => nxt_fxk[7].CLK
rxlink_clk => fxk_counter[0].CLK
rxlink_clk => fxk_counter[1].CLK
rxlink_clk => fxk_counter[2].CLK
rxlink_clk => fxk_counter[3].CLK
rxlink_clk => fxk_counter[4].CLK
rxlink_clk => fxk_counter[5].CLK
rxlink_clk => fxk_counter[6].CLK
rxlink_clk => fxk_counter[7].CLK
rxlink_clk => csr_f_latch[0].CLK
rxlink_clk => csr_f_latch[1].CLK
rxlink_clk => csr_f_latch[2].CLK
rxlink_clk => csr_f_latch[3].CLK
rxlink_clk => csr_f_latch[4].CLK
rxlink_clk => csr_f_latch[5].CLK
rxlink_clk => csr_f_latch[6].CLK
rxlink_clk => csr_f_latch[7].CLK
rxlink_clk => csr_f_latch[8].CLK
rxlink_clk => csr_dll_data_ready_err~reg0.CLK
rxlink_clk => csr_lane_align_err~reg0.CLK
rxlink_clk => any_lanes_align_ready_cnt[0].CLK
rxlink_clk => any_lanes_align_ready_cnt[1].CLK
rxlink_clk => any_lanes_align_ready_cnt[2].CLK
rxlink_clk => any_lanes_align_ready.CLK
rxlink_clk => frame_data_valid~reg0.CLK
rxlink_clk => one_clk_b4_valid_1pulse.CLK
rxlink_clk => one_clk_b4_valid.CLK
rxlink_clk => rbd_release_d0.CLK
rxlink_clk => rbd_release~reg0.CLK
rxlink_clk => csr_rbd_count[0]~reg0.CLK
rxlink_clk => csr_rbd_count[1]~reg0.CLK
rxlink_clk => csr_rbd_count[2]~reg0.CLK
rxlink_clk => csr_rbd_count[3]~reg0.CLK
rxlink_clk => csr_rbd_count[4]~reg0.CLK
rxlink_clk => csr_rbd_count[5]~reg0.CLK
rxlink_clk => csr_rbd_count[6]~reg0.CLK
rxlink_clk => csr_rbd_count[7]~reg0.CLK
rxlink_clk => alldev_aligned_rise.CLK
rxlink_clk => alldev_aligned_latch.CLK
rxlink_clk => dev_lane_aligned~reg0.CLK
rxlink_clk => patalign_en_single.CLK
rxlink_clk => patalign_en_dly_pul.CLK
rxlink_clk => patalign_en_dly_d0.CLK
rxlink_clk => patalign_en_dly_cnt[0].CLK
rxlink_clk => patalign_en_dly_cnt[1].CLK
rxlink_clk => patalign_en_dly_cnt[2].CLK
rxlink_clk => patalign_en_dly_cnt[3].CLK
rxlink_clk => patalign_en_dly_cnt[4].CLK
rxlink_clk => patalign_en_dly_en.CLK
rxlink_clk => clr_link_reinit_req~reg0.CLK
rxlink_clk => sync_req_n_fall.CLK
rxlink_clk => sync_req_n_d0.CLK
rxlink_clk => sync_n_valid.CLK
rxlink_clk => sub0_syncn_dly_count[0].CLK
rxlink_clk => sub0_syncn_dly_count[1].CLK
rxlink_clk => sub0_syncn_dly_count[2].CLK
rxlink_clk => sub0_syncn_dly_count[3].CLK
rxlink_clk => mf_counter[0].CLK
rxlink_clk => mf_counter[1].CLK
rxlink_clk => mf_counter[2].CLK
rxlink_clk => mf_counter[3].CLK
rxlink_clk => sync_req_n_latch.CLK
rxlink_clk => sync_n_min.CLK
rxlink_clk => sync_n_min_counter[0].CLK
rxlink_clk => sync_n_min_counter[1].CLK
rxlink_clk => sync_n_min_counter[2].CLK
rxlink_clk => sync_n_min_counter[3].CLK
rxlink_clk => sync_n_min_counter[4].CLK
rxlink_clk => sync_n_min_counter[5].CLK
rxlink_clk => sync_n_min_counter[6].CLK
rxlink_clk => sync_n_min_counter[7].CLK
rxlink_clk => sync_n_min_counter[8].CLK
rxlink_clk => dev_syncn_fall.CLK
rxlink_clk => dev_syncn_latch.CLK
rxlink_clk => dev_sync_n~reg0.CLK
rxlink_clk => csr_sysref_lmfc_err~reg0.CLK
rxlink_clk => lmfc_counter[0].CLK
rxlink_clk => lmfc_counter[1].CLK
rxlink_clk => lmfc_counter[2].CLK
rxlink_clk => lmfc_counter[3].CLK
rxlink_clk => lmfc_counter[4].CLK
rxlink_clk => lmfc_counter[5].CLK
rxlink_clk => lmfc_counter[6].CLK
rxlink_clk => lmfc_counter[7].CLK
rxlink_clk => clr_sysref_singledet~reg0.CLK
rxlink_clk => sysref_first.CLK
rxlink_clk => sysref_rise.CLK
rxlink_clk => sysref_latch.CLK
rst_n => dev_sync_n.OUTPUTSELECT
rst_n => dev_syncn_latch.OUTPUTSELECT
rst_n => dev_syncn_fall.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min_counter.OUTPUTSELECT
rst_n => sync_n_min.OUTPUTSELECT
rst_n => sync_req_n_latch.OUTPUTSELECT
rst_n => mf_counter.OUTPUTSELECT
rst_n => mf_counter.OUTPUTSELECT
rst_n => mf_counter.OUTPUTSELECT
rst_n => mf_counter.OUTPUTSELECT
rst_n => sub0_syncn_dly_count.OUTPUTSELECT
rst_n => sub0_syncn_dly_count.OUTPUTSELECT
rst_n => sub0_syncn_dly_count.OUTPUTSELECT
rst_n => sub0_syncn_dly_count.OUTPUTSELECT
rst_n => sync_n_valid.OUTPUTSELECT
rst_n => sync_req_n_d0.OUTPUTSELECT
rst_n => sync_req_n_fall.OUTPUTSELECT
rst_n => clr_link_reinit_req.OUTPUTSELECT
rst_n => patalign_en_dly_en.OUTPUTSELECT
rst_n => patalign_en_dly_cnt.OUTPUTSELECT
rst_n => patalign_en_dly_cnt.OUTPUTSELECT
rst_n => patalign_en_dly_cnt.OUTPUTSELECT
rst_n => patalign_en_dly_cnt.OUTPUTSELECT
rst_n => patalign_en_dly_cnt.OUTPUTSELECT
rst_n => patalign_en_dly_d0.OUTPUTSELECT
rst_n => patalign_en_dly_pul.OUTPUTSELECT
rst_n => patalign_en_single.OUTPUTSELECT
rst_n => dev_lane_aligned.OUTPUTSELECT
rst_n => alldev_aligned_latch.OUTPUTSELECT
rst_n => alldev_aligned_rise.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => csr_rbd_count.OUTPUTSELECT
rst_n => rbd_release.OUTPUTSELECT
rst_n => rbd_release_d0.OUTPUTSELECT
rst_n => one_clk_b4_valid.OUTPUTSELECT
rst_n => one_clk_b4_valid_1pulse.OUTPUTSELECT
rst_n => frame_data_valid.OUTPUTSELECT
rst_n => any_lanes_align_ready.OUTPUTSELECT
rst_n => any_lanes_align_ready_cnt.OUTPUTSELECT
rst_n => any_lanes_align_ready_cnt.OUTPUTSELECT
rst_n => any_lanes_align_ready_cnt.OUTPUTSELECT
rst_n => csr_lane_align_err.OUTPUTSELECT
rst_n => csr_dll_data_ready_err.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => csr_f_latch.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => fxk_counter.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_fxk.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => nxt_lead.OUTPUTSELECT
rst_n => sof.OUTPUTSELECT
rst_n => sof.OUTPUTSELECT
rst_n => sof.OUTPUTSELECT
rst_n => sof.OUTPUTSELECT
rst_n => somf.OUTPUTSELECT
rst_n => sysref_latch.OUTPUTSELECT
rst_n => sysref_rise.OUTPUTSELECT
rst_n => sysref_first.OUTPUTSELECT
rst_n => clr_sysref_singledet.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => lmfc_counter.OUTPUTSELECT
rst_n => csr_sysref_lmfc_err.OUTPUTSELECT
sysref => sysref_rise.IN1
sysref => sysref_latch.DATAA
err_sync_req_n => dev_sync_n.IN1
err_sync_req_n => clr_link_reinit_req.IN1
sync_req_n[0] => n_sync_req_n.IN0
sync_req_n[1] => n_sync_req_n.IN0
alignment_ready[0] => dev_lane_aligned.IN0
alignment_ready[0] => WideOr0.IN0
alignment_ready[1] => dev_lane_aligned.IN0
alignment_ready[1] => WideOr0.IN1
alldev_lane_aligned => alldev_aligned_rise.IN1
alldev_lane_aligned => rbd_release.IN1
alldev_lane_aligned => alldev_aligned_latch.DATAA
alldev_lane_aligned => rbd_release.OUTPUTSELECT
alldev_lane_aligned => rbd_release_d0.OUTPUTSELECT
alldev_lane_aligned => one_clk_b4_valid.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_rbd_count.OUTPUTSELECT
alldev_lane_aligned => csr_lane_align_err.IN1
alldev_lane_aligned => any_lanes_align_ready_cnt.IN1
csr_rbd_offset[0] => Equal12.IN7
csr_rbd_offset[0] => LessThan4.IN8
csr_rbd_offset[1] => Equal12.IN6
csr_rbd_offset[1] => LessThan4.IN7
csr_rbd_offset[2] => Equal12.IN5
csr_rbd_offset[2] => LessThan4.IN6
csr_rbd_offset[3] => Equal12.IN4
csr_rbd_offset[3] => LessThan4.IN5
csr_rbd_offset[4] => Equal12.IN3
csr_rbd_offset[4] => LessThan4.IN4
csr_rbd_offset[5] => Equal12.IN2
csr_rbd_offset[5] => LessThan4.IN3
csr_rbd_offset[6] => Equal12.IN1
csr_rbd_offset[6] => LessThan4.IN2
csr_rbd_offset[7] => Equal12.IN0
csr_rbd_offset[7] => LessThan4.IN1
csr_rbd_offset[8] => rbd_release.IN1
csr_f[0] => Add8.IN16
csr_f[1] => Add8.IN15
csr_f[2] => Add8.IN14
csr_f[3] => Add8.IN13
csr_f[4] => Add8.IN12
csr_f[5] => Add8.IN11
csr_f[6] => Add8.IN10
csr_f[7] => Add8.IN9
csr_fxk[0] => ~NO_FANOUT~
csr_fxk[1] => ~NO_FANOUT~
csr_fxk[2] => Equal6.IN7
csr_fxk[2] => Equal9.IN7
csr_fxk[2] => Equal10.IN7
csr_fxk[2] => Add14.IN16
csr_fxk[2] => LessThan4.IN16
csr_fxk[2] => Add15.IN16
csr_fxk[3] => Equal6.IN6
csr_fxk[3] => Equal9.IN6
csr_fxk[3] => Equal10.IN6
csr_fxk[3] => Add14.IN15
csr_fxk[3] => LessThan4.IN15
csr_fxk[3] => Add15.IN15
csr_fxk[4] => Equal6.IN5
csr_fxk[4] => Equal9.IN5
csr_fxk[4] => Equal10.IN5
csr_fxk[4] => Add14.IN14
csr_fxk[4] => LessThan4.IN14
csr_fxk[4] => Add15.IN14
csr_fxk[5] => Equal6.IN4
csr_fxk[5] => Equal9.IN4
csr_fxk[5] => Equal10.IN4
csr_fxk[5] => Add14.IN13
csr_fxk[5] => LessThan4.IN13
csr_fxk[5] => Add15.IN13
csr_fxk[6] => Equal6.IN3
csr_fxk[6] => Equal9.IN3
csr_fxk[6] => Equal10.IN3
csr_fxk[6] => Add14.IN12
csr_fxk[6] => LessThan4.IN12
csr_fxk[6] => Add15.IN12
csr_fxk[7] => Equal6.IN2
csr_fxk[7] => Equal9.IN2
csr_fxk[7] => Equal10.IN2
csr_fxk[7] => Add14.IN11
csr_fxk[7] => LessThan4.IN11
csr_fxk[7] => Add15.IN11
csr_fxk[8] => Equal6.IN1
csr_fxk[8] => Equal9.IN1
csr_fxk[8] => Equal10.IN1
csr_fxk[8] => Add14.IN10
csr_fxk[8] => LessThan4.IN10
csr_fxk[8] => Add15.IN10
csr_fxk[9] => Equal6.IN0
csr_fxk[9] => Equal9.IN0
csr_fxk[9] => Equal10.IN0
csr_fxk[9] => Add14.IN9
csr_fxk[9] => LessThan4.IN9
csr_fxk[9] => Add15.IN9
csr_subclassv[0] => Equal2.IN0
csr_subclassv[0] => Equal7.IN2
csr_subclassv[0] => Equal11.IN31
csr_subclassv[1] => Equal2.IN2
csr_subclassv[1] => Equal7.IN1
csr_subclassv[1] => Equal11.IN30
csr_subclassv[2] => Equal2.IN1
csr_subclassv[2] => Equal7.IN0
csr_subclassv[2] => Equal11.IN29
csr_lane_powerdown[0] => dev_lane_aligned.IN1
csr_lane_powerdown[0] => n_sync_req_n.IN1
csr_lane_powerdown[1] => dev_lane_aligned.IN1
csr_lane_powerdown[1] => n_sync_req_n.IN1
csr_link_reinit_req => dev_sync_n.IN1
csr_link_reinit_req => clr_link_reinit_req.IN1
csr_patternalign_en => patalign_en_single.IN1
frame_data_ready => csr_dll_data_ready_err.IN1
csr_sysref_alwayson => csr_sysref_lmfc_err.IN1
csr_sysref_alwayson => n_sys_captured.IN0
csr_sysref_singledet => clr_sysref_singledet.IN1
csr_sysref_singledet => n_sys_captured.IN1
csr_sysref_singledet => dev_sync_n.IN1
csr_lmfc_offset[0] => lmfc_counter.DATAA
csr_lmfc_offset[0] => Add1.IN16
csr_lmfc_offset[0] => LessThan6.IN16
csr_lmfc_offset[0] => Equal0.IN7
csr_lmfc_offset[1] => lmfc_counter.DATAA
csr_lmfc_offset[1] => Add1.IN15
csr_lmfc_offset[1] => LessThan6.IN15
csr_lmfc_offset[1] => Equal0.IN6
csr_lmfc_offset[2] => lmfc_counter.DATAA
csr_lmfc_offset[2] => Add1.IN14
csr_lmfc_offset[2] => LessThan6.IN14
csr_lmfc_offset[2] => Equal0.IN5
csr_lmfc_offset[3] => lmfc_counter.DATAA
csr_lmfc_offset[3] => Add1.IN13
csr_lmfc_offset[3] => LessThan6.IN13
csr_lmfc_offset[3] => Equal0.IN4
csr_lmfc_offset[4] => lmfc_counter.DATAA
csr_lmfc_offset[4] => Add1.IN12
csr_lmfc_offset[4] => LessThan6.IN12
csr_lmfc_offset[4] => Equal0.IN3
csr_lmfc_offset[5] => lmfc_counter.DATAA
csr_lmfc_offset[5] => Add1.IN11
csr_lmfc_offset[5] => LessThan6.IN11
csr_lmfc_offset[5] => Equal0.IN2
csr_lmfc_offset[6] => lmfc_counter.DATAA
csr_lmfc_offset[6] => Add1.IN10
csr_lmfc_offset[6] => LessThan6.IN10
csr_lmfc_offset[6] => Equal0.IN1
csr_lmfc_offset[7] => lmfc_counter.DATAA
csr_lmfc_offset[7] => Add1.IN9
csr_lmfc_offset[7] => LessThan6.IN9
csr_lmfc_offset[7] => Equal0.IN0
csr_cgs_bypass_sysref => dev_sync_n.IN1
csr_syncn_delay[0] => Equal4.IN3
csr_syncn_delay[0] => Equal5.IN3
csr_syncn_delay[1] => Equal4.IN2
csr_syncn_delay[1] => Equal5.IN2
csr_syncn_delay[2] => Equal4.IN1
csr_syncn_delay[2] => Equal5.IN1
csr_syncn_delay[3] => Equal4.IN0
csr_syncn_delay[3] => Equal5.IN0
rbd_release <= rbd_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
dev_sync_n <= dev_sync_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dev_lane_aligned <= dev_lane_aligned~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_data_valid <= frame_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sof[0] <= sof[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sof[1] <= sof[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sof[2] <= sof[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sof[3] <= sof[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
somf[0] <= somf[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
somf[1] <= somf[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
somf[2] <= somf[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
somf[3] <= somf[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
patternalign_en[0] <= patalign_en_single.DB_MAX_OUTPUT_PORT_TYPE
patternalign_en[1] <= patalign_en_single.DB_MAX_OUTPUT_PORT_TYPE
clr_link_reinit_req <= clr_link_reinit_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_sysref_singledet <= clr_sysref_singledet~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[0] <= csr_rbd_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[1] <= csr_rbd_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[2] <= csr_rbd_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[3] <= csr_rbd_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[4] <= csr_rbd_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[5] <= csr_rbd_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[6] <= csr_rbd_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_rbd_count[7] <= csr_rbd_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_dll_data_ready_err <= csr_dll_data_ready_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_lane_align_err <= csr_lane_align_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_sysref_lmfc_err <= csr_sysref_lmfc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst
avs_clk => avs_clk.IN5
avs_reset_n => avs_reset_n.IN1
rxlink_clk => rxlink_clk.IN4
rxlink_rst_n => rx_err_sync_req.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_mask.OUTPUTSELECT
rxlink_rst_n => and_phy_csr_rx_locked_to_data_sync_d0.OUTPUTSELECT
rxlink_rst_n => cg_sync_err_reg.OUTPUTSELECT
rxlink_rst_n => frame_misaligned_reg.OUTPUTSELECT
rxlink_rst_n => lane_misaligned_reg.OUTPUTSELECT
rxlink_rst_n => unexpected_kchar_reg.OUTPUTSELECT
rxlink_rst_n => ilas_err_reg.OUTPUTSELECT
rxlink_rst_n => ecc_err_corrected_reg.OUTPUTSELECT
rxlink_rst_n => ecc_err_fatal_reg.OUTPUTSELECT
rxlink_rst_n => not_in_table_err_reg.OUTPUTSELECT
rxlink_rst_n => disparity_err_reg.OUTPUTSELECT
rxlink_rst_n => phy_csr_pcs_valid_single_d.OUTPUTSELECT
rxlink_rst_n => csr_dev_syncn_d0.OUTPUTSELECT
rxlink_rst_n => csr_not_in_table_err_l_reg.OUTPUTSELECT
rxlink_rst_n => csr_not_in_table_err_l_reg.OUTPUTSELECT
rxlink_rst_n => csr_disparity_err_l_reg.OUTPUTSELECT
rxlink_rst_n => csr_disparity_err_l_reg.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_full_latched.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_full_latched.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_latched.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_latched.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_d0.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_d0.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_d1.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_d1.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_empty_reg.OUTPUTSELECT
rxlink_rst_n => phy_csr_rx_pcfifo_full_reg.OUTPUTSELECT
rxlink_rst_n => clr_link_reinit_req_cnt.OUTPUTSELECT
rxlink_rst_n => clr_link_reinit_req_cnt.OUTPUTSELECT
rxlink_rst_n => clr_link_reinit_req_cnt.OUTPUTSELECT
rxlink_rst_n => clr_link_reinit_req_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err0_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => clr_sysref_singledet_cnt.OUTPUTSELECT
rxlink_rst_n => clr_sysref_singledet_cnt.OUTPUTSELECT
rxlink_rst_n => clr_sysref_singledet_cnt.OUTPUTSELECT
rxlink_rst_n => clr_sysref_singledet_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_cnt.OUTPUTSELECT
rxlink_rst_n => rx_err1_in_exp.OUTPUTSELECT
avs_chipselect => avs_chipselect.IN1
avs_address[0] => avs_address[0].IN1
avs_address[1] => avs_address[1].IN1
avs_address[2] => avs_address[2].IN1
avs_address[3] => avs_address[3].IN1
avs_address[4] => avs_address[4].IN1
avs_address[5] => avs_address[5].IN1
avs_address[6] => avs_address[6].IN1
avs_address[7] => avs_address[7].IN1
avs_writedata[0] => avs_writedata[0].IN1
avs_writedata[1] => avs_writedata[1].IN1
avs_writedata[2] => avs_writedata[2].IN1
avs_writedata[3] => avs_writedata[3].IN1
avs_writedata[4] => avs_writedata[4].IN1
avs_writedata[5] => avs_writedata[5].IN1
avs_writedata[6] => avs_writedata[6].IN1
avs_writedata[7] => avs_writedata[7].IN1
avs_writedata[8] => avs_writedata[8].IN1
avs_writedata[9] => avs_writedata[9].IN1
avs_writedata[10] => avs_writedata[10].IN1
avs_writedata[11] => avs_writedata[11].IN1
avs_writedata[12] => avs_writedata[12].IN1
avs_writedata[13] => avs_writedata[13].IN1
avs_writedata[14] => avs_writedata[14].IN1
avs_writedata[15] => avs_writedata[15].IN1
avs_writedata[16] => avs_writedata[16].IN1
avs_writedata[17] => avs_writedata[17].IN1
avs_writedata[18] => avs_writedata[18].IN1
avs_writedata[19] => avs_writedata[19].IN1
avs_writedata[20] => avs_writedata[20].IN1
avs_writedata[21] => avs_writedata[21].IN1
avs_writedata[22] => avs_writedata[22].IN1
avs_writedata[23] => avs_writedata[23].IN1
avs_writedata[24] => avs_writedata[24].IN1
avs_writedata[25] => avs_writedata[25].IN1
avs_writedata[26] => avs_writedata[26].IN1
avs_writedata[27] => avs_writedata[27].IN1
avs_writedata[28] => avs_writedata[28].IN1
avs_writedata[29] => avs_writedata[29].IN1
avs_writedata[30] => avs_writedata[30].IN1
avs_writedata[31] => avs_writedata[31].IN1
avs_read => avs_read.IN1
avs_write => avs_write.IN1
avs_readdata[0] <= avs_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[1] <= avs_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[2] <= avs_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[3] <= avs_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[4] <= avs_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[5] <= avs_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[6] <= avs_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[7] <= avs_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[8] <= avs_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[9] <= avs_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[10] <= avs_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[11] <= avs_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[12] <= avs_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[13] <= avs_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[14] <= avs_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[15] <= avs_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[16] <= avs_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[17] <= avs_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[18] <= avs_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[19] <= avs_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[20] <= avs_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[21] <= avs_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[22] <= avs_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[23] <= avs_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[24] <= avs_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[25] <= avs_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[26] <= avs_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[27] <= avs_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[28] <= avs_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[29] <= avs_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[30] <= avs_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[31] <= avs_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_waitrequest <= altera_jesd204_rx_regmap:rx_regmap.avs_waitrequest
csr_rbd_count[0] => rx_status0_rbd_count[0].IN1
csr_rbd_count[1] => rx_status0_rbd_count[1].IN1
csr_rbd_count[2] => rx_status0_rbd_count[2].IN1
csr_rbd_count[3] => rx_status0_rbd_count[3].IN1
csr_rbd_count[4] => rx_status0_rbd_count[4].IN1
csr_rbd_count[5] => rx_status0_rbd_count[5].IN1
csr_rbd_count[6] => rx_status0_rbd_count[6].IN1
csr_rbd_count[7] => rx_status0_rbd_count[7].IN1
csr_dev_syncn => rx_status0_dev_syncn.IN1
clr_link_reinit_req => clr_link_reinit_req_cnt.OUTPUTSELECT
clr_link_reinit_req => clr_link_reinit_req_cnt.OUTPUTSELECT
clr_link_reinit_req => clr_link_reinit_req_cnt.OUTPUTSELECT
clr_link_reinit_req => clr_link_reinit_req_exp.OUTPUTSELECT
clr_link_reinit_req => rx_err_sync_req.OUTPUTSELECT
clr_sysref_singledet => clr_sysref_singledet_cnt.OUTPUTSELECT
clr_sysref_singledet => clr_sysref_singledet_cnt.OUTPUTSELECT
clr_sysref_singledet => clr_sysref_singledet_cnt.OUTPUTSELECT
clr_sysref_singledet => clr_sysref_singledet_exp.OUTPUTSELECT
csr_lane_align_err => rx_err0_sync_req.IN1
csr_lane_align_err => rx_err0_cnt_rst.IN1
csr_lane_align_err => always15.IN1
csr_frame_data_ready_err => rx_err0_sync_req.IN1
csr_frame_data_ready_err => rx_err0_cnt_rst.IN1
csr_frame_data_ready_err => always14.IN1
csr_dll_data_ready_err => rx_err0_sync_req.IN1
csr_dll_data_ready_err => rx_err0_cnt_rst.IN1
csr_dll_data_ready_err => always13.IN1
csr_sysref_lmfc_err => rx_err0_sync_req.IN1
csr_sysref_lmfc_err => rx_err0_cnt_rst.IN1
csr_sysref_lmfc_err => always12.IN1
csr_ilas_err[0] => ilas_err[0].IN1
csr_ilas_err[1] => ilas_err[1].IN1
patternalign_en[0] => ~NO_FANOUT~
patternalign_en[1] => ~NO_FANOUT~
csr_lane_powerdown[0] <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_0
csr_lane_powerdown[1] <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_1
csr_lane_sync_en <= altera_std_synchronizer_bundle:dll_ctrl_inst.dout
csr_link_reinit_req <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_sysref_alwayson <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_sysref_singledet <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[0] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[1] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[2] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[3] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[4] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[5] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[6] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[7] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_rbd_offset[8] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[0] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[1] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[2] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[3] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[4] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[5] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[6] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_lmfc_offset[7] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_cgs_bypass_sysref <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
err_sync_req_n <= err_sync_req_n.DB_MAX_OUTPUT_PORT_TYPE
csr_cfg_fxk[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[5] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[6] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[7] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[8] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_cfg_fxk[9] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data12
csr_rx_testmode[0] <= altera_std_synchronizer_bundle:rx_test_inst.dout
csr_rx_testmode[1] <= altera_std_synchronizer_bundle:rx_test_inst.dout
csr_rx_testmode[2] <= altera_std_synchronizer_bundle:rx_test_inst.dout
csr_rx_testmode[3] <= altera_std_synchronizer_bundle:rx_test_inst.dout
csr_syncn_delay[0] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_syncn_delay[1] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_syncn_delay[2] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_syncn_delay[3] <= altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst.dout
csr_cg_sync_err[0] => cg_sync_err[0].IN1
csr_cg_sync_err[1] => cg_sync_err[1].IN1
csr_frame_misaligned[0] => frame_misaligned[0].IN1
csr_frame_misaligned[1] => frame_misaligned[1].IN1
csr_lane_misaligned[0] => lane_misaligned[0].IN1
csr_lane_misaligned[1] => lane_misaligned[1].IN1
csr_unexpected_kchar[0] => unexpected_kchar[0].IN1
csr_unexpected_kchar[1] => unexpected_kchar[1].IN1
dbg_rx_fifo_empty[0] => rx_status6_lane0_rx_fifo_empty.IN1
dbg_rx_fifo_empty[1] => rx_status6_lane1_rx_fifo_empty.IN1
dbg_rx_fifo_full[0] => rx_status6_lane0_rx_fifo_full.IN1
dbg_rx_fifo_full[1] => rx_status6_lane1_rx_fifo_full.IN1
csr_fs_state[0] => rx_status5_lane0_fs_state[0].IN1
csr_fs_state[1] => rx_status5_lane0_fs_state[1].IN1
csr_fs_state[2] => rx_status5_lane1_fs_state[0].IN1
csr_fs_state[3] => rx_status5_lane1_fs_state[1].IN1
csr_cs_state[0] => rx_status4_lane0_cs_state[0].IN1
csr_cs_state[1] => rx_status4_lane0_cs_state[1].IN1
csr_cs_state[2] => rx_status4_lane1_cs_state[0].IN1
csr_cs_state[3] => rx_status4_lane1_cs_state[1].IN1
csr_ilas_cfg[0] => Mux111.IN19
csr_ilas_cfg[1] => Mux110.IN19
csr_ilas_cfg[2] => Mux109.IN19
csr_ilas_cfg[3] => Mux108.IN19
csr_ilas_cfg[4] => Mux107.IN19
csr_ilas_cfg[5] => Mux106.IN19
csr_ilas_cfg[6] => Mux105.IN19
csr_ilas_cfg[7] => Mux104.IN19
csr_ilas_cfg[8] => Mux103.IN19
csr_ilas_cfg[9] => Mux102.IN19
csr_ilas_cfg[10] => Mux101.IN19
csr_ilas_cfg[11] => Mux100.IN19
csr_ilas_cfg[12] => Mux99.IN19
csr_ilas_cfg[13] => Mux98.IN19
csr_ilas_cfg[14] => Mux97.IN19
csr_ilas_cfg[15] => Mux96.IN19
csr_ilas_cfg[16] => Mux95.IN19
csr_ilas_cfg[17] => Mux94.IN19
csr_ilas_cfg[18] => Mux93.IN19
csr_ilas_cfg[19] => Mux92.IN19
csr_ilas_cfg[20] => Mux91.IN19
csr_ilas_cfg[21] => Mux90.IN19
csr_ilas_cfg[22] => Mux89.IN19
csr_ilas_cfg[23] => Mux88.IN19
csr_ilas_cfg[24] => Mux87.IN19
csr_ilas_cfg[25] => Mux86.IN19
csr_ilas_cfg[26] => Mux85.IN19
csr_ilas_cfg[27] => Mux84.IN19
csr_ilas_cfg[28] => Mux83.IN19
csr_ilas_cfg[29] => Mux82.IN19
csr_ilas_cfg[30] => Mux81.IN19
csr_ilas_cfg[31] => Mux80.IN19
csr_ilas_cfg[32] => Mux79.IN19
csr_ilas_cfg[33] => Mux78.IN19
csr_ilas_cfg[34] => Mux77.IN19
csr_ilas_cfg[35] => Mux76.IN19
csr_ilas_cfg[36] => Mux75.IN19
csr_ilas_cfg[37] => Mux74.IN19
csr_ilas_cfg[38] => Mux73.IN19
csr_ilas_cfg[39] => Mux72.IN19
csr_ilas_cfg[40] => Mux71.IN19
csr_ilas_cfg[41] => Mux70.IN19
csr_ilas_cfg[42] => Mux69.IN19
csr_ilas_cfg[43] => Mux68.IN19
csr_ilas_cfg[44] => Mux67.IN19
csr_ilas_cfg[45] => Mux66.IN19
csr_ilas_cfg[46] => Mux65.IN19
csr_ilas_cfg[47] => Mux64.IN19
csr_ilas_cfg[48] => Mux63.IN19
csr_ilas_cfg[49] => Mux62.IN19
csr_ilas_cfg[50] => Mux61.IN19
csr_ilas_cfg[51] => Mux60.IN19
csr_ilas_cfg[52] => Mux59.IN19
csr_ilas_cfg[53] => Mux58.IN19
csr_ilas_cfg[54] => Mux57.IN19
csr_ilas_cfg[55] => Mux56.IN19
csr_ilas_cfg[56] => Mux55.IN19
csr_ilas_cfg[57] => Mux54.IN19
csr_ilas_cfg[58] => Mux53.IN19
csr_ilas_cfg[59] => Mux52.IN19
csr_ilas_cfg[60] => Mux51.IN19
csr_ilas_cfg[61] => Mux50.IN19
csr_ilas_cfg[62] => Mux49.IN19
csr_ilas_cfg[63] => Mux48.IN19
csr_ilas_cfg[64] => Mux47.IN19
csr_ilas_cfg[65] => Mux46.IN19
csr_ilas_cfg[66] => Mux45.IN19
csr_ilas_cfg[67] => Mux44.IN19
csr_ilas_cfg[68] => Mux43.IN19
csr_ilas_cfg[69] => Mux42.IN19
csr_ilas_cfg[70] => Mux41.IN19
csr_ilas_cfg[71] => Mux40.IN19
csr_ilas_cfg[72] => Mux39.IN19
csr_ilas_cfg[73] => Mux38.IN19
csr_ilas_cfg[74] => Mux37.IN19
csr_ilas_cfg[75] => Mux36.IN19
csr_ilas_cfg[76] => Mux35.IN19
csr_ilas_cfg[77] => Mux34.IN19
csr_ilas_cfg[78] => Mux33.IN19
csr_ilas_cfg[79] => Mux32.IN19
csr_ilas_cfg[80] => Mux31.IN19
csr_ilas_cfg[81] => Mux30.IN19
csr_ilas_cfg[82] => Mux29.IN19
csr_ilas_cfg[83] => Mux28.IN19
csr_ilas_cfg[84] => Mux27.IN19
csr_ilas_cfg[85] => Mux26.IN19
csr_ilas_cfg[86] => Mux25.IN19
csr_ilas_cfg[87] => Mux24.IN19
csr_ilas_cfg[88] => Mux23.IN19
csr_ilas_cfg[89] => Mux22.IN19
csr_ilas_cfg[90] => Mux21.IN19
csr_ilas_cfg[91] => Mux20.IN19
csr_ilas_cfg[92] => Mux19.IN19
csr_ilas_cfg[93] => Mux18.IN19
csr_ilas_cfg[94] => Mux17.IN19
csr_ilas_cfg[95] => Mux16.IN19
csr_ilas_cfg[96] => Mux15.IN19
csr_ilas_cfg[97] => Mux14.IN19
csr_ilas_cfg[98] => Mux13.IN19
csr_ilas_cfg[99] => Mux12.IN19
csr_ilas_cfg[100] => Mux11.IN19
csr_ilas_cfg[101] => Mux10.IN19
csr_ilas_cfg[102] => Mux9.IN19
csr_ilas_cfg[103] => Mux8.IN19
csr_ilas_cfg[104] => Mux7.IN19
csr_ilas_cfg[105] => Mux6.IN19
csr_ilas_cfg[106] => Mux5.IN19
csr_ilas_cfg[107] => Mux4.IN19
csr_ilas_cfg[108] => Mux3.IN19
csr_ilas_cfg[109] => Mux2.IN19
csr_ilas_cfg[110] => Mux1.IN19
csr_ilas_cfg[111] => Mux0.IN19
csr_ilas_cfg[112] => Mux111.IN18
csr_ilas_cfg[113] => Mux110.IN18
csr_ilas_cfg[114] => Mux109.IN18
csr_ilas_cfg[115] => Mux108.IN18
csr_ilas_cfg[116] => Mux107.IN18
csr_ilas_cfg[117] => Mux106.IN18
csr_ilas_cfg[118] => Mux105.IN18
csr_ilas_cfg[119] => Mux104.IN18
csr_ilas_cfg[120] => Mux103.IN18
csr_ilas_cfg[121] => Mux102.IN18
csr_ilas_cfg[122] => Mux101.IN18
csr_ilas_cfg[123] => Mux100.IN18
csr_ilas_cfg[124] => Mux99.IN18
csr_ilas_cfg[125] => Mux98.IN18
csr_ilas_cfg[126] => Mux97.IN18
csr_ilas_cfg[127] => Mux96.IN18
csr_ilas_cfg[128] => Mux95.IN18
csr_ilas_cfg[129] => Mux94.IN18
csr_ilas_cfg[130] => Mux93.IN18
csr_ilas_cfg[131] => Mux92.IN18
csr_ilas_cfg[132] => Mux91.IN18
csr_ilas_cfg[133] => Mux90.IN18
csr_ilas_cfg[134] => Mux89.IN18
csr_ilas_cfg[135] => Mux88.IN18
csr_ilas_cfg[136] => Mux87.IN18
csr_ilas_cfg[137] => Mux86.IN18
csr_ilas_cfg[138] => Mux85.IN18
csr_ilas_cfg[139] => Mux84.IN18
csr_ilas_cfg[140] => Mux83.IN18
csr_ilas_cfg[141] => Mux82.IN18
csr_ilas_cfg[142] => Mux81.IN18
csr_ilas_cfg[143] => Mux80.IN18
csr_ilas_cfg[144] => Mux79.IN18
csr_ilas_cfg[145] => Mux78.IN18
csr_ilas_cfg[146] => Mux77.IN18
csr_ilas_cfg[147] => Mux76.IN18
csr_ilas_cfg[148] => Mux75.IN18
csr_ilas_cfg[149] => Mux74.IN18
csr_ilas_cfg[150] => Mux73.IN18
csr_ilas_cfg[151] => Mux72.IN18
csr_ilas_cfg[152] => Mux71.IN18
csr_ilas_cfg[153] => Mux70.IN18
csr_ilas_cfg[154] => Mux69.IN18
csr_ilas_cfg[155] => Mux68.IN18
csr_ilas_cfg[156] => Mux67.IN18
csr_ilas_cfg[157] => Mux66.IN18
csr_ilas_cfg[158] => Mux65.IN18
csr_ilas_cfg[159] => Mux64.IN18
csr_ilas_cfg[160] => Mux63.IN18
csr_ilas_cfg[161] => Mux62.IN18
csr_ilas_cfg[162] => Mux61.IN18
csr_ilas_cfg[163] => Mux60.IN18
csr_ilas_cfg[164] => Mux59.IN18
csr_ilas_cfg[165] => Mux58.IN18
csr_ilas_cfg[166] => Mux57.IN18
csr_ilas_cfg[167] => Mux56.IN18
csr_ilas_cfg[168] => Mux55.IN18
csr_ilas_cfg[169] => Mux54.IN18
csr_ilas_cfg[170] => Mux53.IN18
csr_ilas_cfg[171] => Mux52.IN18
csr_ilas_cfg[172] => Mux51.IN18
csr_ilas_cfg[173] => Mux50.IN18
csr_ilas_cfg[174] => Mux49.IN18
csr_ilas_cfg[175] => Mux48.IN18
csr_ilas_cfg[176] => Mux47.IN18
csr_ilas_cfg[177] => Mux46.IN18
csr_ilas_cfg[178] => Mux45.IN18
csr_ilas_cfg[179] => Mux44.IN18
csr_ilas_cfg[180] => Mux43.IN18
csr_ilas_cfg[181] => Mux42.IN18
csr_ilas_cfg[182] => Mux41.IN18
csr_ilas_cfg[183] => Mux40.IN18
csr_ilas_cfg[184] => Mux39.IN18
csr_ilas_cfg[185] => Mux38.IN18
csr_ilas_cfg[186] => Mux37.IN18
csr_ilas_cfg[187] => Mux36.IN18
csr_ilas_cfg[188] => Mux35.IN18
csr_ilas_cfg[189] => Mux34.IN18
csr_ilas_cfg[190] => Mux33.IN18
csr_ilas_cfg[191] => Mux32.IN18
csr_ilas_cfg[192] => Mux31.IN18
csr_ilas_cfg[193] => Mux30.IN18
csr_ilas_cfg[194] => Mux29.IN18
csr_ilas_cfg[195] => Mux28.IN18
csr_ilas_cfg[196] => Mux27.IN18
csr_ilas_cfg[197] => Mux26.IN18
csr_ilas_cfg[198] => Mux25.IN18
csr_ilas_cfg[199] => Mux24.IN18
csr_ilas_cfg[200] => Mux23.IN18
csr_ilas_cfg[201] => Mux22.IN18
csr_ilas_cfg[202] => Mux21.IN18
csr_ilas_cfg[203] => Mux20.IN18
csr_ilas_cfg[204] => Mux19.IN18
csr_ilas_cfg[205] => Mux18.IN18
csr_ilas_cfg[206] => Mux17.IN18
csr_ilas_cfg[207] => Mux16.IN18
csr_ilas_cfg[208] => Mux15.IN18
csr_ilas_cfg[209] => Mux14.IN18
csr_ilas_cfg[210] => Mux13.IN18
csr_ilas_cfg[211] => Mux12.IN18
csr_ilas_cfg[212] => Mux11.IN18
csr_ilas_cfg[213] => Mux10.IN18
csr_ilas_cfg[214] => Mux9.IN18
csr_ilas_cfg[215] => Mux8.IN18
csr_ilas_cfg[216] => Mux7.IN18
csr_ilas_cfg[217] => Mux6.IN18
csr_ilas_cfg[218] => Mux5.IN18
csr_ilas_cfg[219] => Mux4.IN18
csr_ilas_cfg[220] => Mux3.IN18
csr_ilas_cfg[221] => Mux2.IN18
csr_ilas_cfg[222] => Mux1.IN18
csr_ilas_cfg[223] => Mux0.IN18
csr_dll_user_phase[0] => rx_status7_rs32[0].IN1
csr_dll_user_phase[1] => rx_status7_rs32[1].IN1
csr_ilas_cfg_data_started[0] => rx_status7_rs32[16].IN1
csr_ilas_cfg_data_started[1] => rx_status7_rs32[17].IN1
csr_ecc_err_corrected[0] => ecc_err_corrected[0].IN1
csr_ecc_err_corrected[1] => ecc_err_corrected[1].IN1
csr_ecc_err_fatal[0] => ecc_err_fatal[0].IN1
csr_ecc_err_fatal[1] => ecc_err_fatal[1].IN1
csr_dis_frame_align <= altera_std_synchronizer_bundle:dll_ctrl_inst.dout
csr_dis_lane_align <= altera_std_synchronizer_bundle:dll_ctrl_inst.dout
csr_scr_en <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_l[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_l[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_l[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_l[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_l[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[5] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[6] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_f[7] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_k[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_k[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_k[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_k[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_k[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[5] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[6] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_m[7] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data1
csr_cs[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cs[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_n[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_n[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_n[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_n[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_n[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_np[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_np[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_np[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_np[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_np[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_subclassv[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_subclassv[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_subclassv[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_jesdv[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_jesdv[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_jesdv[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_s[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_s[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_s[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_s[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_s[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_hd <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cf[0] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cf[1] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cf[2] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cf[3] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_cf[4] <= altera_jesd204_rx_regmap:rx_regmap.ilas_data2
csr_rx_err_interrupt <= rx_err_interrupt.DB_MAX_OUTPUT_PORT_TYPE
csr_not_in_table_err[0] => csr_not_in_table_err_l.IN0
csr_not_in_table_err[1] => csr_not_in_table_err_l.IN1
csr_not_in_table_err[2] => csr_not_in_table_err_l.IN1
csr_not_in_table_err[3] => csr_not_in_table_err_l[0].IN1
csr_not_in_table_err[4] => csr_not_in_table_err_l.IN0
csr_not_in_table_err[5] => csr_not_in_table_err_l.IN1
csr_not_in_table_err[6] => csr_not_in_table_err_l.IN1
csr_not_in_table_err[7] => csr_not_in_table_err_l[1].IN1
csr_disparity_err[0] => csr_disparity_err_l.IN0
csr_disparity_err[1] => csr_disparity_err_l.IN1
csr_disparity_err[2] => csr_disparity_err_l.IN1
csr_disparity_err[3] => csr_disparity_err_l[0].IN1
csr_disparity_err[4] => csr_disparity_err_l.IN0
csr_disparity_err[5] => csr_disparity_err_l.IN1
csr_disparity_err[6] => csr_disparity_err_l.IN1
csr_disparity_err[7] => csr_disparity_err_l[1].IN1
csr_byte_reversal <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_common
csr_bit_reversal <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_common
csr_rx_polarity[0] <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_0
csr_rx_polarity[1] <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_1
csr_patternalign_en <= altera_jesd204_rx_regmap:rx_regmap.lane_ctrl_0
phy_csr_rx_pcfifo_empty[0] => phy_csr_rx_pcfifo_empty_d0.DATAA
phy_csr_rx_pcfifo_empty[1] => phy_csr_rx_pcfifo_empty_d0.DATAA
phy_csr_rx_pcfifo_full[0] => n_phy_csr_rx_pcfifo_full_latched[0].OUTPUTSELECT
phy_csr_rx_pcfifo_full[1] => n_phy_csr_rx_pcfifo_full_latched[1].OUTPUTSELECT
phy_csr_pcs_valid[0] => rx_status2_csr_lane0_pcs_valid.IN1
phy_csr_pcs_valid[1] => rx_status2_csr_lane1_pcs_valid.IN1
phy_csr_rx_cal_busy[0] => rx_status2_csr_lane0_rx_cal_busy.IN1
phy_csr_rx_cal_busy[1] => rx_status2_csr_lane1_rx_cal_busy.IN1
phy_csr_rx_locked_to_data[0] => rx_status3_csr_lane0_rx_locked_to_data.IN1
phy_csr_rx_locked_to_data[1] => rx_status3_csr_lane1_rx_locked_to_data.IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst
clk => clk.IN17
reset_n => reset_n.IN17
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout
dout[11] <= altera_std_synchronizer:sync[11].u.dout
dout[12] <= altera_std_synchronizer:sync[12].u.dout
dout[13] <= altera_std_synchronizer:sync[13].u.dout
dout[14] <= altera_std_synchronizer:sync[14].u.dout
dout[15] <= altera_std_synchronizer:sync[15].u.dout
dout[16] <= altera_std_synchronizer:sync[16].u.dout


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[13].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[14].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[15].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:dll_ctrl_inst|altera_std_synchronizer:sync[16].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst
clk => clk.IN25
reset_n => reset_n.IN25
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout
dout[11] <= altera_std_synchronizer:sync[11].u.dout
dout[12] <= altera_std_synchronizer:sync[12].u.dout
dout[13] <= altera_std_synchronizer:sync[13].u.dout
dout[14] <= altera_std_synchronizer:sync[14].u.dout
dout[15] <= altera_std_synchronizer:sync[15].u.dout
dout[16] <= altera_std_synchronizer:sync[16].u.dout
dout[17] <= altera_std_synchronizer:sync[17].u.dout
dout[18] <= altera_std_synchronizer:sync[18].u.dout
dout[19] <= altera_std_synchronizer:sync[19].u.dout
dout[20] <= altera_std_synchronizer:sync[20].u.dout
dout[21] <= altera_std_synchronizer:sync[21].u.dout
dout[22] <= altera_std_synchronizer:sync[22].u.dout
dout[23] <= altera_std_synchronizer:sync[23].u.dout
dout[24] <= altera_std_synchronizer:sync[24].u.dout


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[13].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[14].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[15].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[16].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[17].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[18].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[19].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[20].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[21].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[22].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[23].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst|altera_std_synchronizer:sync[24].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_test_inst
clk => clk.IN4
reset_n => reset_n.IN4
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_test_inst|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_test_inst|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_test_inst|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_test_inst|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst
clk => clk.IN8
reset_n => reset_n.IN8
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err0_in_inst|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer_bundle:rx_err1_in_inst|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer:clr_link_reinit_req_inst
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_std_synchronizer:clr_sysref_singledet_inst
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst|altera_jesd204_rx_regmap:rx_regmap
lane_ctrl_common[0] <= lane_ctrl_common_csr_byte_reversal_source.DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_common[1] <= lane_ctrl_common_csr_bit_reversal_source.DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_common[2] <= lane_ctrl_common[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_0[0] <= lane_ctrl_0[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_0[1] <= lane_ctrl_0[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_0[2] <= lane_ctrl_0[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_1[0] <= lane_ctrl_1[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_1[1] <= lane_ctrl_1[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_1[2] <= lane_ctrl_1[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_2[0] <= lane_ctrl_2[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_2[1] <= lane_ctrl_2[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_2[2] <= lane_ctrl_2[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_3[0] <= lane_ctrl_3[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_3[1] <= lane_ctrl_3[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_3[2] <= lane_ctrl_3[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_4[0] <= lane_ctrl_4[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_4[1] <= lane_ctrl_4[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_4[2] <= lane_ctrl_4[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_5[0] <= lane_ctrl_5[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_5[1] <= lane_ctrl_5[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_5[2] <= lane_ctrl_5[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_6[0] <= lane_ctrl_6[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_6[1] <= lane_ctrl_6[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_6[2] <= lane_ctrl_6[2].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_7[0] <= lane_ctrl_7[0].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_7[1] <= lane_ctrl_7[1].DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_7[2] <= lane_ctrl_7[2].DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[0] <= csr_internal_field_dll_ctrl_lane_sync_en.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[1] <= csr_internal_field_dll_ctrl_csr_dis_frame_align.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[2] <= csr_internal_field_dll_ctrl_csr_dis_lane_align.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[3] <= <GND>
dll_ctrl[4] <= <GND>
dll_ctrl[5] <= <GND>
dll_ctrl[6] <= <GND>
dll_ctrl[7] <= dll_ctrl[7].DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[8] <= dll_ctrl[8].DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[9] <= dll_ctrl[9].DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[10] <= dll_ctrl[10].DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[11] <= csr_internal_field_dll_ctrl_csr_dll_ctrl_rs0.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[12] <= csr_internal_field_dll_ctrl_csr_link_reinit_disable.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[13] <= csr_internal_field_dll_ctrl_rr1.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[14] <= csr_internal_field_dll_ctrl_rr2.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[15] <= csr_internal_field_dll_ctrl_rr3.DB_MAX_OUTPUT_PORT_TYPE
dll_ctrl[16] <= csr_internal_field_dll_ctrl_rr4.DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[0] <= csr_internal_field_syncn_sysref_ctrl_link_reinit.DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[1] <= csr_internal_field_syncn_sysref_ctrl_sysref_alwayson.DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[2] <= csr_internal_field_syncn_sysref_ctrl_sysref_singledet.DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[3] <= syncn_sysref_ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[4] <= syncn_sysref_ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[5] <= syncn_sysref_ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[6] <= syncn_sysref_ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[7] <= syncn_sysref_ctrl[7].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[8] <= syncn_sysref_ctrl[8].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[9] <= syncn_sysref_ctrl[9].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[10] <= syncn_sysref_ctrl[10].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[11] <= syncn_sysref_ctrl[11].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[12] <= syncn_sysref_ctrl[12].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[13] <= syncn_sysref_ctrl[13].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[14] <= syncn_sysref_ctrl[14].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[15] <= syncn_sysref_ctrl[15].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[16] <= syncn_sysref_ctrl[16].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[17] <= syncn_sysref_ctrl[17].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[18] <= syncn_sysref_ctrl[18].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[19] <= syncn_sysref_ctrl[19].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[20] <= csr_internal_field_syncn_sysref_ctrl_cgs_bypass_sysref.DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[21] <= syncn_sysref_ctrl[21].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[22] <= syncn_sysref_ctrl[22].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[23] <= syncn_sysref_ctrl[23].DB_MAX_OUTPUT_PORT_TYPE
syncn_sysref_ctrl[24] <= syncn_sysref_ctrl[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[0] <= csr_internal_field_ctrl_reserve_rc32[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[1] <= csr_internal_field_ctrl_reserve_rc32[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[2] <= csr_internal_field_ctrl_reserve_rc32[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[3] <= csr_internal_field_ctrl_reserve_rc32[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[4] <= csr_internal_field_ctrl_reserve_rc32[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[5] <= csr_internal_field_ctrl_reserve_rc32[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[6] <= csr_internal_field_ctrl_reserve_rc32[6].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[7] <= csr_internal_field_ctrl_reserve_rc32[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[8] <= csr_internal_field_ctrl_reserve_rc32[8].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[9] <= csr_internal_field_ctrl_reserve_rc32[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[10] <= csr_internal_field_ctrl_reserve_rc32[10].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[11] <= csr_internal_field_ctrl_reserve_rc32[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[12] <= csr_internal_field_ctrl_reserve_rc32[12].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[13] <= csr_internal_field_ctrl_reserve_rc32[13].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[14] <= csr_internal_field_ctrl_reserve_rc32[14].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[15] <= csr_internal_field_ctrl_reserve_rc32[15].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[16] <= csr_internal_field_ctrl_reserve_rc32[16].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[17] <= csr_internal_field_ctrl_reserve_rc32[17].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[18] <= csr_internal_field_ctrl_reserve_rc32[18].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[19] <= csr_internal_field_ctrl_reserve_rc32[19].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[20] <= csr_internal_field_ctrl_reserve_rc32[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[21] <= csr_internal_field_ctrl_reserve_rc32[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[22] <= csr_internal_field_ctrl_reserve_rc32[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[23] <= csr_internal_field_ctrl_reserve_rc32[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[24] <= csr_internal_field_ctrl_reserve_rc32[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[25] <= csr_internal_field_ctrl_reserve_rc32[25].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[26] <= csr_internal_field_ctrl_reserve_rc32[26].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[27] <= csr_internal_field_ctrl_reserve_rc32[27].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[28] <= csr_internal_field_ctrl_reserve_rc32[28].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[29] <= csr_internal_field_ctrl_reserve_rc32[29].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[30] <= csr_internal_field_ctrl_reserve_rc32[30].DB_MAX_OUTPUT_PORT_TYPE
ctrl_reserve[31] <= csr_internal_field_ctrl_reserve_rc32[31].DB_MAX_OUTPUT_PORT_TYPE
rx_err0[1] <= csr_internal_field_rx_err0_sysref_lmfc_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[2] <= csr_internal_field_rx_err0_dll_data_ready_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[3] <= csr_internal_field_rx_err0_frame_data_ready_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[4] <= csr_internal_field_rx_err0_lane_align_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[5] <= csr_internal_field_rx_err0_rx_locked_to_data_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[6] <= csr_internal_field_rx_err0_pcfifo_full_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[7] <= csr_internal_field_rx_err0_pcfifo_empty_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err0[8] <= csr_internal_field_rx_err0_rs4.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[0] <= csr_internal_field_rx_err1_cg_sync_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[1] <= csr_internal_field_rx_err1_frame_misaligned.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[2] <= csr_internal_field_rx_err1_lane_misaligned.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[3] <= csr_internal_field_rx_err1_unexpected_kchar.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[4] <= csr_internal_field_rx_err1_not_in_table_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[5] <= csr_internal_field_rx_err1_disparity_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[6] <= csr_internal_field_rx_err1_ilas_err.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[7] <= csr_internal_field_rx_err1_dllerr_rs.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[8] <= csr_internal_field_rx_err1_ecc_err_corrected.DB_MAX_OUTPUT_PORT_TYPE
rx_err1[9] <= csr_internal_field_rx_err1_ecc_err_fatal.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[1] <= csr_internal_field_rx_err_en_sysref_lmfc_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[2] <= csr_internal_field_rx_err_en_dll_data_ready_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[3] <= csr_internal_field_rx_err_en_frame_data_ready_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[4] <= csr_internal_field_rx_err_en_lane_align_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[5] <= csr_internal_field_rx_err_en_rx_locked_to_data_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[6] <= csr_internal_field_rx_err_en_pcfifo_full_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[7] <= csr_internal_field_rx_err_en_pcfifo_empty_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[8] <= csr_internal_field_rx_err_en_rs4_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[9] <= <GND>
rx_err_en[10] <= <GND>
rx_err_en[11] <= csr_internal_field_rx_err_en_cg_sync_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[12] <= csr_internal_field_rx_err_en_frame_misaligned_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[13] <= csr_internal_field_rx_err_en_lane_misaligned_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[14] <= csr_internal_field_rx_err_en_unexpected_kchar_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[15] <= csr_internal_field_rx_err_en_not_in_table_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[16] <= csr_internal_field_rx_err_en_disparity_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[17] <= csr_internal_field_rx_err_en_ilas_err_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[18] <= csr_internal_field_rx_err_en_dllerr_rs_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[19] <= csr_internal_field_rx_err_en_ecc_err_corrected_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_en[20] <= csr_internal_field_rx_err_en_ecc_err_fatal_en.DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[1] <= rx_err_link_reinit[1].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[2] <= rx_err_link_reinit[2].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[3] <= rx_err_link_reinit[3].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[4] <= rx_err_link_reinit[4].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[5] <= rx_err_link_reinit[5].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[6] <= rx_err_link_reinit[6].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[7] <= rx_err_link_reinit[7].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[8] <= rx_err_link_reinit[8].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[9] <= <GND>
rx_err_link_reinit[10] <= <GND>
rx_err_link_reinit[11] <= rx_err_link_reinit[11].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[12] <= rx_err_link_reinit[12].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[13] <= rx_err_link_reinit[13].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[14] <= rx_err_link_reinit[14].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[15] <= rx_err_link_reinit[15].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[16] <= rx_err_link_reinit[16].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[17] <= rx_err_link_reinit[17].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[18] <= rx_err_link_reinit[18].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[19] <= rx_err_link_reinit[19].DB_MAX_OUTPUT_PORT_TYPE
rx_err_link_reinit[20] <= rx_err_link_reinit[20].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[0] <= ilas_data1[0].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[1] <= ilas_data1[1].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[2] <= ilas_data1[2].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[3] <= ilas_data1[3].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[4] <= ilas_data1[4].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[5] <= <GND>
ilas_data1[6] <= <GND>
ilas_data1[7] <= ilas_data1[7].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[8] <= ilas_data1[8].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[9] <= ilas_data1[9].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[10] <= ilas_data1[10].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[11] <= ilas_data1[11].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[12] <= ilas_data1[12].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[13] <= ilas_data1[13].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[14] <= ilas_data1[14].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[15] <= ilas_data1[15].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[16] <= ilas_data1[16].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[17] <= ilas_data1[17].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[18] <= ilas_data1[18].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[19] <= ilas_data1[19].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[20] <= ilas_data1[20].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[21] <= <GND>
ilas_data1[22] <= <GND>
ilas_data1[23] <= <GND>
ilas_data1[24] <= ilas_data1[24].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[25] <= ilas_data1[25].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[26] <= ilas_data1[26].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[27] <= ilas_data1[27].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[28] <= ilas_data1[28].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[29] <= ilas_data1[29].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[30] <= ilas_data1[30].DB_MAX_OUTPUT_PORT_TYPE
ilas_data1[31] <= ilas_data1[31].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[0] <= ilas_data2[0].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[1] <= ilas_data2[1].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[2] <= ilas_data2[2].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[3] <= ilas_data2[3].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[4] <= ilas_data2[4].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[5] <= <GND>
ilas_data2[6] <= ilas_data2[6].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[7] <= ilas_data2[7].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[8] <= ilas_data2[8].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[9] <= ilas_data2[9].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[10] <= ilas_data2[10].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[11] <= ilas_data2[11].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[12] <= ilas_data2[12].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[13] <= ilas_data2[13].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[14] <= ilas_data2[14].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[15] <= ilas_data2[15].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[16] <= ilas_data2[16].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[17] <= ilas_data2[17].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[18] <= ilas_data2[18].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[19] <= ilas_data2[19].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[20] <= ilas_data2[20].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[21] <= ilas_data2[21].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[22] <= ilas_data2[22].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[23] <= ilas_data2[23].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[24] <= ilas_data2[24].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[25] <= ilas_data2[25].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[26] <= ilas_data2[26].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[27] <= ilas_data2[27].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[28] <= ilas_data2[28].DB_MAX_OUTPUT_PORT_TYPE
ilas_data2[29] <= <GND>
ilas_data2[30] <= <GND>
ilas_data2[31] <= ilas_data2[31].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[0] <= <VCC>
ilas_data12[1] <= <VCC>
ilas_data12[2] <= ilas_data12[2].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[3] <= ilas_data12[3].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[4] <= ilas_data12[4].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[5] <= ilas_data12[5].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[6] <= ilas_data12[6].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[7] <= ilas_data12[7].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[8] <= ilas_data12[8].DB_MAX_OUTPUT_PORT_TYPE
ilas_data12[9] <= ilas_data12[9].DB_MAX_OUTPUT_PORT_TYPE
rx_test[0] <= rx_test[0].DB_MAX_OUTPUT_PORT_TYPE
rx_test[1] <= rx_test[1].DB_MAX_OUTPUT_PORT_TYPE
rx_test[2] <= rx_test[2].DB_MAX_OUTPUT_PORT_TYPE
rx_test[3] <= rx_test[3].DB_MAX_OUTPUT_PORT_TYPE
avs_waitrequest <= <GND>
avs_readdata[0] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[1] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[2] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[3] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[4] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[5] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[6] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[7] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[8] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[9] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[10] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[11] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[12] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[13] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[14] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[15] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[16] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[17] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[18] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[19] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[20] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[21] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[22] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[23] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[24] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[25] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[26] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[27] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[28] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[29] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[30] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
avs_readdata[31] <= csr_internal_bus_read_data.DB_MAX_OUTPUT_PORT_TYPE
lane_ctrl_common_csr_bit_reversal_source => csr_internal_read_bus_lane_ctrl_common[1].IN1
lane_ctrl_common_csr_bit_reversal_source => lane_ctrl_common[1].DATAIN
lane_ctrl_common_csr_byte_reversal_source => csr_internal_read_bus_lane_ctrl_common[0].IN1
lane_ctrl_common_csr_byte_reversal_source => lane_ctrl_common[0].DATAIN
rx_err0_rs4_source => csr_internal_pre_write_rx_err0_rs4.IN1
rx_err0_pcfifo_empty_err_source => csr_internal_pre_write_rx_err0_pcfifo_empty_err.IN1
rx_err0_pcfifo_full_err_source => csr_internal_pre_write_rx_err0_pcfifo_full_err.IN1
rx_err0_rx_locked_to_data_err_source => csr_internal_pre_write_rx_err0_rx_locked_to_data_err.IN1
rx_err0_lane_align_err_source => csr_internal_pre_write_rx_err0_lane_align_err.IN1
rx_err0_frame_data_ready_err_source => csr_internal_pre_write_rx_err0_frame_data_ready_err.IN1
rx_err0_dll_data_ready_err_source => csr_internal_pre_write_rx_err0_dll_data_ready_err.IN1
rx_err0_sysref_lmfc_err_source => csr_internal_pre_write_rx_err0_sysref_lmfc_err.IN1
rx_err1_ecc_err_fatal_source => csr_internal_pre_write_rx_err1_ecc_err_fatal.IN1
rx_err1_ecc_err_corrected_source => csr_internal_pre_write_rx_err1_ecc_err_corrected.IN1
rx_err1_dllerr_rs_source => csr_internal_pre_write_rx_err1_dllerr_rs.IN1
rx_err1_ilas_err_source => csr_internal_pre_write_rx_err1_ilas_err.IN1
rx_err1_disparity_err_source => csr_internal_pre_write_rx_err1_disparity_err.IN1
rx_err1_not_in_table_err_source => csr_internal_pre_write_rx_err1_not_in_table_err.IN1
rx_err1_unexpected_kchar_source => csr_internal_pre_write_rx_err1_unexpected_kchar.IN1
rx_err1_lane_misaligned_source => csr_internal_pre_write_rx_err1_lane_misaligned.IN1
rx_err1_frame_misaligned_source => csr_internal_pre_write_rx_err1_frame_misaligned.IN1
rx_err1_cg_sync_err_source => csr_internal_pre_write_rx_err1_cg_sync_err.IN1
rx_status0_rs8 => csr_internal_read_bus_rx_status0[18].IN1
rx_status0_rs7 => csr_internal_read_bus_rx_status0[17].IN1
rx_status0_rs6 => csr_internal_read_bus_rx_status0[16].IN1
rx_status0_rs5 => csr_internal_read_bus_rx_status0[15].IN1
rx_status0_rs4 => csr_internal_read_bus_rx_status0[14].IN1
rx_status0_rs3 => csr_internal_read_bus_rx_status0[13].IN1
rx_status0_rs2 => csr_internal_read_bus_rx_status0[12].IN1
rx_status0_rs1 => csr_internal_read_bus_rx_status0[11].IN1
rx_status0_rbd_count[0] => csr_internal_read_bus_rx_status0[3].IN1
rx_status0_rbd_count[1] => csr_internal_read_bus_rx_status0[4].IN1
rx_status0_rbd_count[2] => csr_internal_read_bus_rx_status0[5].IN1
rx_status0_rbd_count[3] => csr_internal_read_bus_rx_status0[6].IN1
rx_status0_rbd_count[4] => csr_internal_read_bus_rx_status0[7].IN1
rx_status0_rbd_count[5] => csr_internal_read_bus_rx_status0[8].IN1
rx_status0_rbd_count[6] => csr_internal_read_bus_rx_status0[9].IN1
rx_status0_rbd_count[7] => csr_internal_read_bus_rx_status0[10].IN1
rx_status0_dev_syncn => csr_internal_read_bus_rx_status0[0].IN1
rx_status1_csr_lane7_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[23].IN1
rx_status1_csr_lane6_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[22].IN1
rx_status1_csr_lane5_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[21].IN1
rx_status1_csr_lane4_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[20].IN1
rx_status1_csr_lane3_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[19].IN1
rx_status1_csr_lane2_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[18].IN1
rx_status1_csr_lane1_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[17].IN1
rx_status1_csr_lane0_rx_pcfifo_empty => csr_internal_read_bus_rx_status1[16].IN1
rx_status1_csr_lane7_rx_pcfifo_full => csr_internal_read_bus_rx_status1[7].IN1
rx_status1_csr_lane6_rx_pcfifo_full => csr_internal_read_bus_rx_status1[6].IN1
rx_status1_csr_lane5_rx_pcfifo_full => csr_internal_read_bus_rx_status1[5].IN1
rx_status1_csr_lane4_rx_pcfifo_full => csr_internal_read_bus_rx_status1[4].IN1
rx_status1_csr_lane3_rx_pcfifo_full => csr_internal_read_bus_rx_status1[3].IN1
rx_status1_csr_lane2_rx_pcfifo_full => csr_internal_read_bus_rx_status1[2].IN1
rx_status1_csr_lane1_rx_pcfifo_full => csr_internal_read_bus_rx_status1[1].IN1
rx_status1_csr_lane0_rx_pcfifo_full => csr_internal_read_bus_rx_status1[0].IN1
rx_status2_csr_lane7_pcs_valid => csr_internal_read_bus_rx_status2[23].IN1
rx_status2_csr_lane6_pcs_valid => csr_internal_read_bus_rx_status2[22].IN1
rx_status2_csr_lane5_pcs_valid => csr_internal_read_bus_rx_status2[21].IN1
rx_status2_csr_lane4_pcs_valid => csr_internal_read_bus_rx_status2[20].IN1
rx_status2_csr_lane3_pcs_valid => csr_internal_read_bus_rx_status2[19].IN1
rx_status2_csr_lane2_pcs_valid => csr_internal_read_bus_rx_status2[18].IN1
rx_status2_csr_lane1_pcs_valid => csr_internal_read_bus_rx_status2[17].IN1
rx_status2_csr_lane0_pcs_valid => csr_internal_read_bus_rx_status2[16].IN1
rx_status2_csr_lane7_rx_cal_busy => csr_internal_read_bus_rx_status2[7].IN1
rx_status2_csr_lane6_rx_cal_busy => csr_internal_read_bus_rx_status2[6].IN1
rx_status2_csr_lane5_rx_cal_busy => csr_internal_read_bus_rx_status2[5].IN1
rx_status2_csr_lane4_rx_cal_busy => csr_internal_read_bus_rx_status2[4].IN1
rx_status2_csr_lane3_rx_cal_busy => csr_internal_read_bus_rx_status2[3].IN1
rx_status2_csr_lane2_rx_cal_busy => csr_internal_read_bus_rx_status2[2].IN1
rx_status2_csr_lane1_rx_cal_busy => csr_internal_read_bus_rx_status2[1].IN1
rx_status2_csr_lane0_rx_cal_busy => csr_internal_read_bus_rx_status2[0].IN1
rx_status3_csr_lane7_rx_locked_to_data => csr_internal_read_bus_rx_status3[7].IN1
rx_status3_csr_lane6_rx_locked_to_data => csr_internal_read_bus_rx_status3[6].IN1
rx_status3_csr_lane5_rx_locked_to_data => csr_internal_read_bus_rx_status3[5].IN1
rx_status3_csr_lane4_rx_locked_to_data => csr_internal_read_bus_rx_status3[4].IN1
rx_status3_csr_lane3_rx_locked_to_data => csr_internal_read_bus_rx_status3[3].IN1
rx_status3_csr_lane2_rx_locked_to_data => csr_internal_read_bus_rx_status3[2].IN1
rx_status3_csr_lane1_rx_locked_to_data => csr_internal_read_bus_rx_status3[1].IN1
rx_status3_csr_lane0_rx_locked_to_data => csr_internal_read_bus_rx_status3[0].IN1
ilas_data1_csr_m_reset_value[0] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[1] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[2] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[3] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[4] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[5] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[6] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_m_reset_value[7] => csr_internal_field_ilas_data1_csr_m.DATAB
ilas_data1_csr_k_reset_value[0] => csr_internal_field_ilas_data1_csr_k.DATAB
ilas_data1_csr_k_reset_value[1] => csr_internal_field_ilas_data1_csr_k.DATAB
ilas_data1_csr_k_reset_value[2] => csr_internal_field_ilas_data1_csr_k.DATAB
ilas_data1_csr_k_reset_value[3] => csr_internal_field_ilas_data1_csr_k.DATAB
ilas_data1_csr_k_reset_value[4] => csr_internal_field_ilas_data1_csr_k.DATAB
ilas_data1_csr_f_reset_value[0] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[1] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[2] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[3] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[4] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[5] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[6] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_f_reset_value[7] => csr_internal_field_ilas_data1_csr_f.DATAB
ilas_data1_csr_scr_en_reset_value => csr_internal_field_ilas_data1_csr_scr_en.DATAA
ilas_data1_csr_l_reset_value[0] => csr_internal_field_ilas_data1_csr_l.DATAB
ilas_data1_csr_l_reset_value[1] => csr_internal_field_ilas_data1_csr_l.DATAB
ilas_data1_csr_l_reset_value[2] => csr_internal_field_ilas_data1_csr_l.DATAB
ilas_data1_csr_l_reset_value[3] => csr_internal_field_ilas_data1_csr_l.DATAB
ilas_data1_csr_l_reset_value[4] => csr_internal_field_ilas_data1_csr_l.DATAB
ilas_data2_csr_hd_reset_value => csr_internal_field_ilas_data2_csr_hd.DATAA
ilas_data2_csr_cf_reset_value[0] => csr_internal_field_ilas_data2_csr_cf.DATAB
ilas_data2_csr_cf_reset_value[1] => csr_internal_field_ilas_data2_csr_cf.DATAB
ilas_data2_csr_cf_reset_value[2] => csr_internal_field_ilas_data2_csr_cf.DATAB
ilas_data2_csr_cf_reset_value[3] => csr_internal_field_ilas_data2_csr_cf.DATAB
ilas_data2_csr_cf_reset_value[4] => csr_internal_field_ilas_data2_csr_cf.DATAB
ilas_data2_csr_jesdv_reset_value[0] => csr_internal_field_ilas_data2_csr_jesdv.DATAB
ilas_data2_csr_jesdv_reset_value[1] => csr_internal_field_ilas_data2_csr_jesdv.DATAB
ilas_data2_csr_jesdv_reset_value[2] => csr_internal_field_ilas_data2_csr_jesdv.DATAB
ilas_data2_csr_s_reset_value[0] => csr_internal_field_ilas_data2_csr_s.DATAB
ilas_data2_csr_s_reset_value[1] => csr_internal_field_ilas_data2_csr_s.DATAB
ilas_data2_csr_s_reset_value[2] => csr_internal_field_ilas_data2_csr_s.DATAB
ilas_data2_csr_s_reset_value[3] => csr_internal_field_ilas_data2_csr_s.DATAB
ilas_data2_csr_s_reset_value[4] => csr_internal_field_ilas_data2_csr_s.DATAB
ilas_data2_csr_subclassv_reset_value[0] => csr_internal_field_ilas_data2_csr_subclassv.DATAB
ilas_data2_csr_subclassv_reset_value[1] => csr_internal_field_ilas_data2_csr_subclassv.DATAB
ilas_data2_csr_subclassv_reset_value[2] => csr_internal_field_ilas_data2_csr_subclassv.DATAB
ilas_data2_csr_np_reset_value[0] => csr_internal_field_ilas_data2_csr_np.DATAB
ilas_data2_csr_np_reset_value[1] => csr_internal_field_ilas_data2_csr_np.DATAB
ilas_data2_csr_np_reset_value[2] => csr_internal_field_ilas_data2_csr_np.DATAB
ilas_data2_csr_np_reset_value[3] => csr_internal_field_ilas_data2_csr_np.DATAB
ilas_data2_csr_np_reset_value[4] => csr_internal_field_ilas_data2_csr_np.DATAB
ilas_data2_csr_cs_reset_value[0] => csr_internal_field_ilas_data2_csr_cs.DATAB
ilas_data2_csr_cs_reset_value[1] => csr_internal_field_ilas_data2_csr_cs.DATAB
ilas_data2_csr_n_reset_value[0] => csr_internal_field_ilas_data2_csr_n.DATAB
ilas_data2_csr_n_reset_value[1] => csr_internal_field_ilas_data2_csr_n.DATAB
ilas_data2_csr_n_reset_value[2] => csr_internal_field_ilas_data2_csr_n.DATAB
ilas_data2_csr_n_reset_value[3] => csr_internal_field_ilas_data2_csr_n.DATAB
ilas_data2_csr_n_reset_value[4] => csr_internal_field_ilas_data2_csr_n.DATAB
ilas_octet0_no3[0] => csr_internal_read_bus_ilas_octet0[24].IN1
ilas_octet0_no3[1] => csr_internal_read_bus_ilas_octet0[25].IN1
ilas_octet0_no3[2] => csr_internal_read_bus_ilas_octet0[26].IN1
ilas_octet0_no3[3] => csr_internal_read_bus_ilas_octet0[27].IN1
ilas_octet0_no3[4] => csr_internal_read_bus_ilas_octet0[28].IN1
ilas_octet0_no3[5] => csr_internal_read_bus_ilas_octet0[29].IN1
ilas_octet0_no3[6] => csr_internal_read_bus_ilas_octet0[30].IN1
ilas_octet0_no3[7] => csr_internal_read_bus_ilas_octet0[31].IN1
ilas_octet0_no2[0] => csr_internal_read_bus_ilas_octet0[16].IN1
ilas_octet0_no2[1] => csr_internal_read_bus_ilas_octet0[17].IN1
ilas_octet0_no2[2] => csr_internal_read_bus_ilas_octet0[18].IN1
ilas_octet0_no2[3] => csr_internal_read_bus_ilas_octet0[19].IN1
ilas_octet0_no2[4] => csr_internal_read_bus_ilas_octet0[20].IN1
ilas_octet0_no2[5] => csr_internal_read_bus_ilas_octet0[21].IN1
ilas_octet0_no2[6] => csr_internal_read_bus_ilas_octet0[22].IN1
ilas_octet0_no2[7] => csr_internal_read_bus_ilas_octet0[23].IN1
ilas_octet0_no1[0] => csr_internal_read_bus_ilas_octet0[8].IN1
ilas_octet0_no1[1] => csr_internal_read_bus_ilas_octet0[9].IN1
ilas_octet0_no1[2] => csr_internal_read_bus_ilas_octet0[10].IN1
ilas_octet0_no1[3] => csr_internal_read_bus_ilas_octet0[11].IN1
ilas_octet0_no1[4] => csr_internal_read_bus_ilas_octet0[12].IN1
ilas_octet0_no1[5] => csr_internal_read_bus_ilas_octet0[13].IN1
ilas_octet0_no1[6] => csr_internal_read_bus_ilas_octet0[14].IN1
ilas_octet0_no1[7] => csr_internal_read_bus_ilas_octet0[15].IN1
ilas_octet0_no0[0] => csr_internal_read_bus_ilas_octet0[0].IN1
ilas_octet0_no0[1] => csr_internal_read_bus_ilas_octet0[1].IN1
ilas_octet0_no0[2] => csr_internal_read_bus_ilas_octet0[2].IN1
ilas_octet0_no0[3] => csr_internal_read_bus_ilas_octet0[3].IN1
ilas_octet0_no0[4] => csr_internal_read_bus_ilas_octet0[4].IN1
ilas_octet0_no0[5] => csr_internal_read_bus_ilas_octet0[5].IN1
ilas_octet0_no0[6] => csr_internal_read_bus_ilas_octet0[6].IN1
ilas_octet0_no0[7] => csr_internal_read_bus_ilas_octet0[7].IN1
ilas_octet1_no7[0] => csr_internal_read_bus_ilas_octet1[24].IN1
ilas_octet1_no7[1] => csr_internal_read_bus_ilas_octet1[25].IN1
ilas_octet1_no7[2] => csr_internal_read_bus_ilas_octet1[26].IN1
ilas_octet1_no7[3] => csr_internal_read_bus_ilas_octet1[27].IN1
ilas_octet1_no7[4] => csr_internal_read_bus_ilas_octet1[28].IN1
ilas_octet1_no7[5] => csr_internal_read_bus_ilas_octet1[29].IN1
ilas_octet1_no7[6] => csr_internal_read_bus_ilas_octet1[30].IN1
ilas_octet1_no7[7] => csr_internal_read_bus_ilas_octet1[31].IN1
ilas_octet1_no6[0] => csr_internal_read_bus_ilas_octet1[16].IN1
ilas_octet1_no6[1] => csr_internal_read_bus_ilas_octet1[17].IN1
ilas_octet1_no6[2] => csr_internal_read_bus_ilas_octet1[18].IN1
ilas_octet1_no6[3] => csr_internal_read_bus_ilas_octet1[19].IN1
ilas_octet1_no6[4] => csr_internal_read_bus_ilas_octet1[20].IN1
ilas_octet1_no6[5] => csr_internal_read_bus_ilas_octet1[21].IN1
ilas_octet1_no6[6] => csr_internal_read_bus_ilas_octet1[22].IN1
ilas_octet1_no6[7] => csr_internal_read_bus_ilas_octet1[23].IN1
ilas_octet1_no5[0] => csr_internal_read_bus_ilas_octet1[8].IN1
ilas_octet1_no5[1] => csr_internal_read_bus_ilas_octet1[9].IN1
ilas_octet1_no5[2] => csr_internal_read_bus_ilas_octet1[10].IN1
ilas_octet1_no5[3] => csr_internal_read_bus_ilas_octet1[11].IN1
ilas_octet1_no5[4] => csr_internal_read_bus_ilas_octet1[12].IN1
ilas_octet1_no5[5] => csr_internal_read_bus_ilas_octet1[13].IN1
ilas_octet1_no5[6] => csr_internal_read_bus_ilas_octet1[14].IN1
ilas_octet1_no5[7] => csr_internal_read_bus_ilas_octet1[15].IN1
ilas_octet1_no4[0] => csr_internal_read_bus_ilas_octet1[0].IN1
ilas_octet1_no4[1] => csr_internal_read_bus_ilas_octet1[1].IN1
ilas_octet1_no4[2] => csr_internal_read_bus_ilas_octet1[2].IN1
ilas_octet1_no4[3] => csr_internal_read_bus_ilas_octet1[3].IN1
ilas_octet1_no4[4] => csr_internal_read_bus_ilas_octet1[4].IN1
ilas_octet1_no4[5] => csr_internal_read_bus_ilas_octet1[5].IN1
ilas_octet1_no4[6] => csr_internal_read_bus_ilas_octet1[6].IN1
ilas_octet1_no4[7] => csr_internal_read_bus_ilas_octet1[7].IN1
ilas_octet2_no11[0] => csr_internal_read_bus_ilas_octet2[24].IN1
ilas_octet2_no11[1] => csr_internal_read_bus_ilas_octet2[25].IN1
ilas_octet2_no11[2] => csr_internal_read_bus_ilas_octet2[26].IN1
ilas_octet2_no11[3] => csr_internal_read_bus_ilas_octet2[27].IN1
ilas_octet2_no11[4] => csr_internal_read_bus_ilas_octet2[28].IN1
ilas_octet2_no11[5] => csr_internal_read_bus_ilas_octet2[29].IN1
ilas_octet2_no11[6] => csr_internal_read_bus_ilas_octet2[30].IN1
ilas_octet2_no11[7] => csr_internal_read_bus_ilas_octet2[31].IN1
ilas_octet2_no10[0] => csr_internal_read_bus_ilas_octet2[16].IN1
ilas_octet2_no10[1] => csr_internal_read_bus_ilas_octet2[17].IN1
ilas_octet2_no10[2] => csr_internal_read_bus_ilas_octet2[18].IN1
ilas_octet2_no10[3] => csr_internal_read_bus_ilas_octet2[19].IN1
ilas_octet2_no10[4] => csr_internal_read_bus_ilas_octet2[20].IN1
ilas_octet2_no10[5] => csr_internal_read_bus_ilas_octet2[21].IN1
ilas_octet2_no10[6] => csr_internal_read_bus_ilas_octet2[22].IN1
ilas_octet2_no10[7] => csr_internal_read_bus_ilas_octet2[23].IN1
ilas_octet2_no9[0] => csr_internal_read_bus_ilas_octet2[8].IN1
ilas_octet2_no9[1] => csr_internal_read_bus_ilas_octet2[9].IN1
ilas_octet2_no9[2] => csr_internal_read_bus_ilas_octet2[10].IN1
ilas_octet2_no9[3] => csr_internal_read_bus_ilas_octet2[11].IN1
ilas_octet2_no9[4] => csr_internal_read_bus_ilas_octet2[12].IN1
ilas_octet2_no9[5] => csr_internal_read_bus_ilas_octet2[13].IN1
ilas_octet2_no9[6] => csr_internal_read_bus_ilas_octet2[14].IN1
ilas_octet2_no9[7] => csr_internal_read_bus_ilas_octet2[15].IN1
ilas_octet2_no8[0] => csr_internal_read_bus_ilas_octet2[0].IN1
ilas_octet2_no8[1] => csr_internal_read_bus_ilas_octet2[1].IN1
ilas_octet2_no8[2] => csr_internal_read_bus_ilas_octet2[2].IN1
ilas_octet2_no8[3] => csr_internal_read_bus_ilas_octet2[3].IN1
ilas_octet2_no8[4] => csr_internal_read_bus_ilas_octet2[4].IN1
ilas_octet2_no8[5] => csr_internal_read_bus_ilas_octet2[5].IN1
ilas_octet2_no8[6] => csr_internal_read_bus_ilas_octet2[6].IN1
ilas_octet2_no8[7] => csr_internal_read_bus_ilas_octet2[7].IN1
ilas_octet3_no13[0] => csr_internal_read_bus_ilas_octet3[8].IN1
ilas_octet3_no13[1] => csr_internal_read_bus_ilas_octet3[9].IN1
ilas_octet3_no13[2] => csr_internal_read_bus_ilas_octet3[10].IN1
ilas_octet3_no13[3] => csr_internal_read_bus_ilas_octet3[11].IN1
ilas_octet3_no13[4] => csr_internal_read_bus_ilas_octet3[12].IN1
ilas_octet3_no13[5] => csr_internal_read_bus_ilas_octet3[13].IN1
ilas_octet3_no13[6] => csr_internal_read_bus_ilas_octet3[14].IN1
ilas_octet3_no13[7] => csr_internal_read_bus_ilas_octet3[15].IN1
ilas_octet3_no12[0] => csr_internal_read_bus_ilas_octet3[0].IN1
ilas_octet3_no12[1] => csr_internal_read_bus_ilas_octet3[1].IN1
ilas_octet3_no12[2] => csr_internal_read_bus_ilas_octet3[2].IN1
ilas_octet3_no12[3] => csr_internal_read_bus_ilas_octet3[3].IN1
ilas_octet3_no12[4] => csr_internal_read_bus_ilas_octet3[4].IN1
ilas_octet3_no12[5] => csr_internal_read_bus_ilas_octet3[5].IN1
ilas_octet3_no12[6] => csr_internal_read_bus_ilas_octet3[6].IN1
ilas_octet3_no12[7] => csr_internal_read_bus_ilas_octet3[7].IN1
ilas_data12_csr_fxk_h_reset_value[0] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[1] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[2] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[3] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[4] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[5] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[6] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
ilas_data12_csr_fxk_h_reset_value[7] => csr_internal_field_ilas_data12_csr_fxk_h.DATAB
rx_status4_lane7_cs_state[0] => csr_internal_read_bus_rx_status4[14].IN1
rx_status4_lane7_cs_state[1] => csr_internal_read_bus_rx_status4[15].IN1
rx_status4_lane6_cs_state[0] => csr_internal_read_bus_rx_status4[12].IN1
rx_status4_lane6_cs_state[1] => csr_internal_read_bus_rx_status4[13].IN1
rx_status4_lane5_cs_state[0] => csr_internal_read_bus_rx_status4[10].IN1
rx_status4_lane5_cs_state[1] => csr_internal_read_bus_rx_status4[11].IN1
rx_status4_lane4_cs_state[0] => csr_internal_read_bus_rx_status4[8].IN1
rx_status4_lane4_cs_state[1] => csr_internal_read_bus_rx_status4[9].IN1
rx_status4_lane3_cs_state[0] => csr_internal_read_bus_rx_status4[6].IN1
rx_status4_lane3_cs_state[1] => csr_internal_read_bus_rx_status4[7].IN1
rx_status4_lane2_cs_state[0] => csr_internal_read_bus_rx_status4[4].IN1
rx_status4_lane2_cs_state[1] => csr_internal_read_bus_rx_status4[5].IN1
rx_status4_lane1_cs_state[0] => csr_internal_read_bus_rx_status4[2].IN1
rx_status4_lane1_cs_state[1] => csr_internal_read_bus_rx_status4[3].IN1
rx_status4_lane0_cs_state[0] => csr_internal_read_bus_rx_status4[0].IN1
rx_status4_lane0_cs_state[1] => csr_internal_read_bus_rx_status4[1].IN1
rx_status5_lane7_fs_state[0] => csr_internal_read_bus_rx_status5[14].IN1
rx_status5_lane7_fs_state[1] => csr_internal_read_bus_rx_status5[15].IN1
rx_status5_lane6_fs_state[0] => csr_internal_read_bus_rx_status5[12].IN1
rx_status5_lane6_fs_state[1] => csr_internal_read_bus_rx_status5[13].IN1
rx_status5_lane5_fs_state[0] => csr_internal_read_bus_rx_status5[10].IN1
rx_status5_lane5_fs_state[1] => csr_internal_read_bus_rx_status5[11].IN1
rx_status5_lane4_fs_state[0] => csr_internal_read_bus_rx_status5[8].IN1
rx_status5_lane4_fs_state[1] => csr_internal_read_bus_rx_status5[9].IN1
rx_status5_lane3_fs_state[0] => csr_internal_read_bus_rx_status5[6].IN1
rx_status5_lane3_fs_state[1] => csr_internal_read_bus_rx_status5[7].IN1
rx_status5_lane2_fs_state[0] => csr_internal_read_bus_rx_status5[4].IN1
rx_status5_lane2_fs_state[1] => csr_internal_read_bus_rx_status5[5].IN1
rx_status5_lane1_fs_state[0] => csr_internal_read_bus_rx_status5[2].IN1
rx_status5_lane1_fs_state[1] => csr_internal_read_bus_rx_status5[3].IN1
rx_status5_lane0_fs_state[0] => csr_internal_read_bus_rx_status5[0].IN1
rx_status5_lane0_fs_state[1] => csr_internal_read_bus_rx_status5[1].IN1
rx_status6_lane7_rx_fifo_empty => csr_internal_read_bus_rx_status6[23].IN1
rx_status6_lane6_rx_fifo_empty => csr_internal_read_bus_rx_status6[22].IN1
rx_status6_lane5_rx_fifo_empty => csr_internal_read_bus_rx_status6[21].IN1
rx_status6_lane4_rx_fifo_empty => csr_internal_read_bus_rx_status6[20].IN1
rx_status6_lane3_rx_fifo_empty => csr_internal_read_bus_rx_status6[19].IN1
rx_status6_lane2_rx_fifo_empty => csr_internal_read_bus_rx_status6[18].IN1
rx_status6_lane1_rx_fifo_empty => csr_internal_read_bus_rx_status6[17].IN1
rx_status6_lane0_rx_fifo_empty => csr_internal_read_bus_rx_status6[16].IN1
rx_status6_lane7_rx_fifo_full => csr_internal_read_bus_rx_status6[7].IN1
rx_status6_lane6_rx_fifo_full => csr_internal_read_bus_rx_status6[6].IN1
rx_status6_lane5_rx_fifo_full => csr_internal_read_bus_rx_status6[5].IN1
rx_status6_lane4_rx_fifo_full => csr_internal_read_bus_rx_status6[4].IN1
rx_status6_lane3_rx_fifo_full => csr_internal_read_bus_rx_status6[3].IN1
rx_status6_lane2_rx_fifo_full => csr_internal_read_bus_rx_status6[2].IN1
rx_status6_lane1_rx_fifo_full => csr_internal_read_bus_rx_status6[1].IN1
rx_status6_lane0_rx_fifo_full => csr_internal_read_bus_rx_status6[0].IN1
rx_status7_rs32[0] => csr_internal_read_bus_rx_status7[0].IN1
rx_status7_rs32[1] => csr_internal_read_bus_rx_status7[1].IN1
rx_status7_rs32[2] => csr_internal_read_bus_rx_status7[2].IN1
rx_status7_rs32[3] => csr_internal_read_bus_rx_status7[3].IN1
rx_status7_rs32[4] => csr_internal_read_bus_rx_status7[4].IN1
rx_status7_rs32[5] => csr_internal_read_bus_rx_status7[5].IN1
rx_status7_rs32[6] => csr_internal_read_bus_rx_status7[6].IN1
rx_status7_rs32[7] => csr_internal_read_bus_rx_status7[7].IN1
rx_status7_rs32[8] => csr_internal_read_bus_rx_status7[8].IN1
rx_status7_rs32[9] => csr_internal_read_bus_rx_status7[9].IN1
rx_status7_rs32[10] => csr_internal_read_bus_rx_status7[10].IN1
rx_status7_rs32[11] => csr_internal_read_bus_rx_status7[11].IN1
rx_status7_rs32[12] => csr_internal_read_bus_rx_status7[12].IN1
rx_status7_rs32[13] => csr_internal_read_bus_rx_status7[13].IN1
rx_status7_rs32[14] => csr_internal_read_bus_rx_status7[14].IN1
rx_status7_rs32[15] => csr_internal_read_bus_rx_status7[15].IN1
rx_status7_rs32[16] => csr_internal_read_bus_rx_status7[16].IN1
rx_status7_rs32[17] => csr_internal_read_bus_rx_status7[17].IN1
rx_status7_rs32[18] => csr_internal_read_bus_rx_status7[18].IN1
rx_status7_rs32[19] => csr_internal_read_bus_rx_status7[19].IN1
rx_status7_rs32[20] => csr_internal_read_bus_rx_status7[20].IN1
rx_status7_rs32[21] => csr_internal_read_bus_rx_status7[21].IN1
rx_status7_rs32[22] => csr_internal_read_bus_rx_status7[22].IN1
rx_status7_rs32[23] => csr_internal_read_bus_rx_status7[23].IN1
rx_status7_rs32[24] => csr_internal_read_bus_rx_status7[24].IN1
rx_status7_rs32[25] => csr_internal_read_bus_rx_status7[25].IN1
rx_status7_rs32[26] => csr_internal_read_bus_rx_status7[26].IN1
rx_status7_rs32[27] => csr_internal_read_bus_rx_status7[27].IN1
rx_status7_rs32[28] => csr_internal_read_bus_rx_status7[28].IN1
rx_status7_rs32[29] => csr_internal_read_bus_rx_status7[29].IN1
rx_status7_rs32[30] => csr_internal_read_bus_rx_status7[30].IN1
rx_status7_rs32[31] => csr_internal_read_bus_rx_status7[31].IN1
avs_chipselect => csr_internal_read_access.IN0
avs_chipselect => csr_internal_write_access.IN0
avs_address[0] => Equal0.IN7
avs_address[0] => Equal1.IN0
avs_address[0] => Equal2.IN7
avs_address[0] => Equal3.IN1
avs_address[0] => Equal4.IN7
avs_address[0] => Equal5.IN1
avs_address[0] => Equal6.IN7
avs_address[0] => Equal7.IN2
avs_address[0] => Equal8.IN7
avs_address[0] => Equal9.IN7
avs_address[0] => Equal10.IN2
avs_address[0] => Equal11.IN7
avs_address[0] => Equal12.IN7
avs_address[0] => Equal13.IN2
avs_address[0] => Equal14.IN3
avs_address[0] => Equal15.IN7
avs_address[0] => Equal16.IN7
avs_address[0] => Equal17.IN1
avs_address[0] => Equal18.IN7
avs_address[0] => Equal19.IN2
avs_address[0] => Equal20.IN2
avs_address[0] => Equal21.IN7
avs_address[0] => Equal22.IN7
avs_address[0] => Equal23.IN2
avs_address[0] => Equal24.IN7
avs_address[0] => Equal25.IN3
avs_address[0] => Equal26.IN7
avs_address[0] => Equal27.IN7
avs_address[0] => Equal28.IN7
avs_address[0] => Equal29.IN4
avs_address[0] => Equal30.IN7
avs_address[0] => Equal31.IN5
avs_address[1] => Equal0.IN6
avs_address[1] => Equal1.IN7
avs_address[1] => Equal2.IN0
avs_address[1] => Equal3.IN0
avs_address[1] => Equal4.IN6
avs_address[1] => Equal5.IN7
avs_address[1] => Equal6.IN1
avs_address[1] => Equal7.IN1
avs_address[1] => Equal8.IN6
avs_address[1] => Equal9.IN6
avs_address[1] => Equal10.IN7
avs_address[1] => Equal11.IN2
avs_address[1] => Equal12.IN6
avs_address[1] => Equal13.IN7
avs_address[1] => Equal14.IN7
avs_address[1] => Equal15.IN3
avs_address[1] => Equal16.IN6
avs_address[1] => Equal17.IN7
avs_address[1] => Equal18.IN1
avs_address[1] => Equal19.IN1
avs_address[1] => Equal20.IN7
avs_address[1] => Equal21.IN2
avs_address[1] => Equal22.IN6
avs_address[1] => Equal23.IN7
avs_address[1] => Equal24.IN2
avs_address[1] => Equal25.IN2
avs_address[1] => Equal26.IN6
avs_address[1] => Equal27.IN6
avs_address[1] => Equal28.IN6
avs_address[1] => Equal29.IN7
avs_address[1] => Equal30.IN4
avs_address[1] => Equal31.IN4
avs_address[2] => Equal0.IN5
avs_address[2] => Equal1.IN6
avs_address[2] => Equal2.IN6
avs_address[2] => Equal3.IN7
avs_address[2] => Equal4.IN0
avs_address[2] => Equal5.IN0
avs_address[2] => Equal6.IN0
avs_address[2] => Equal7.IN0
avs_address[2] => Equal8.IN5
avs_address[2] => Equal9.IN1
avs_address[2] => Equal10.IN1
avs_address[2] => Equal11.IN1
avs_address[2] => Equal12.IN5
avs_address[2] => Equal13.IN6
avs_address[2] => Equal14.IN2
avs_address[2] => Equal15.IN2
avs_address[2] => Equal16.IN5
avs_address[2] => Equal17.IN6
avs_address[2] => Equal18.IN6
avs_address[2] => Equal19.IN7
avs_address[2] => Equal20.IN1
avs_address[2] => Equal21.IN1
avs_address[2] => Equal22.IN5
avs_address[2] => Equal23.IN6
avs_address[2] => Equal24.IN6
avs_address[2] => Equal25.IN7
avs_address[2] => Equal26.IN5
avs_address[2] => Equal27.IN2
avs_address[2] => Equal28.IN3
avs_address[2] => Equal29.IN3
avs_address[2] => Equal30.IN3
avs_address[2] => Equal31.IN3
avs_address[3] => Equal0.IN4
avs_address[3] => Equal1.IN5
avs_address[3] => Equal2.IN5
avs_address[3] => Equal3.IN6
avs_address[3] => Equal4.IN5
avs_address[3] => Equal5.IN6
avs_address[3] => Equal6.IN6
avs_address[3] => Equal7.IN7
avs_address[3] => Equal8.IN0
avs_address[3] => Equal9.IN5
avs_address[3] => Equal10.IN6
avs_address[3] => Equal11.IN6
avs_address[3] => Equal12.IN1
avs_address[3] => Equal13.IN1
avs_address[3] => Equal14.IN1
avs_address[3] => Equal15.IN1
avs_address[3] => Equal16.IN4
avs_address[3] => Equal17.IN5
avs_address[3] => Equal18.IN5
avs_address[3] => Equal19.IN6
avs_address[3] => Equal20.IN6
avs_address[3] => Equal21.IN6
avs_address[3] => Equal22.IN1
avs_address[3] => Equal23.IN1
avs_address[3] => Equal24.IN1
avs_address[3] => Equal25.IN1
avs_address[3] => Equal26.IN4
avs_address[3] => Equal27.IN5
avs_address[3] => Equal28.IN2
avs_address[3] => Equal29.IN2
avs_address[3] => Equal30.IN2
avs_address[3] => Equal31.IN2
avs_address[4] => Equal0.IN3
avs_address[4] => Equal1.IN4
avs_address[4] => Equal2.IN4
avs_address[4] => Equal3.IN5
avs_address[4] => Equal4.IN4
avs_address[4] => Equal5.IN5
avs_address[4] => Equal6.IN5
avs_address[4] => Equal7.IN6
avs_address[4] => Equal8.IN4
avs_address[4] => Equal9.IN0
avs_address[4] => Equal10.IN0
avs_address[4] => Equal11.IN0
avs_address[4] => Equal12.IN0
avs_address[4] => Equal13.IN0
avs_address[4] => Equal14.IN0
avs_address[4] => Equal15.IN0
avs_address[4] => Equal16.IN3
avs_address[4] => Equal17.IN4
avs_address[4] => Equal18.IN4
avs_address[4] => Equal19.IN5
avs_address[4] => Equal20.IN5
avs_address[4] => Equal21.IN5
avs_address[4] => Equal22.IN4
avs_address[4] => Equal23.IN5
avs_address[4] => Equal24.IN5
avs_address[4] => Equal25.IN6
avs_address[4] => Equal26.IN1
avs_address[4] => Equal27.IN1
avs_address[4] => Equal28.IN1
avs_address[4] => Equal29.IN1
avs_address[4] => Equal30.IN1
avs_address[4] => Equal31.IN1
avs_address[5] => Equal0.IN2
avs_address[5] => Equal1.IN3
avs_address[5] => Equal2.IN3
avs_address[5] => Equal3.IN4
avs_address[5] => Equal4.IN3
avs_address[5] => Equal5.IN4
avs_address[5] => Equal6.IN4
avs_address[5] => Equal7.IN5
avs_address[5] => Equal8.IN3
avs_address[5] => Equal9.IN4
avs_address[5] => Equal10.IN5
avs_address[5] => Equal11.IN5
avs_address[5] => Equal12.IN4
avs_address[5] => Equal13.IN5
avs_address[5] => Equal14.IN6
avs_address[5] => Equal15.IN6
avs_address[5] => Equal16.IN0
avs_address[5] => Equal17.IN0
avs_address[5] => Equal18.IN0
avs_address[5] => Equal19.IN0
avs_address[5] => Equal20.IN0
avs_address[5] => Equal21.IN0
avs_address[5] => Equal22.IN0
avs_address[5] => Equal23.IN0
avs_address[5] => Equal24.IN0
avs_address[5] => Equal25.IN0
avs_address[5] => Equal26.IN0
avs_address[5] => Equal27.IN0
avs_address[5] => Equal28.IN0
avs_address[5] => Equal29.IN0
avs_address[5] => Equal30.IN0
avs_address[5] => Equal31.IN0
avs_address[6] => Equal0.IN1
avs_address[6] => Equal1.IN2
avs_address[6] => Equal2.IN2
avs_address[6] => Equal3.IN3
avs_address[6] => Equal4.IN2
avs_address[6] => Equal5.IN3
avs_address[6] => Equal6.IN3
avs_address[6] => Equal7.IN4
avs_address[6] => Equal8.IN2
avs_address[6] => Equal9.IN3
avs_address[6] => Equal10.IN4
avs_address[6] => Equal11.IN4
avs_address[6] => Equal12.IN3
avs_address[6] => Equal13.IN4
avs_address[6] => Equal14.IN5
avs_address[6] => Equal15.IN5
avs_address[6] => Equal16.IN2
avs_address[6] => Equal17.IN3
avs_address[6] => Equal18.IN3
avs_address[6] => Equal19.IN4
avs_address[6] => Equal20.IN4
avs_address[6] => Equal21.IN4
avs_address[6] => Equal22.IN3
avs_address[6] => Equal23.IN4
avs_address[6] => Equal24.IN4
avs_address[6] => Equal25.IN5
avs_address[6] => Equal26.IN3
avs_address[6] => Equal27.IN4
avs_address[6] => Equal28.IN5
avs_address[6] => Equal29.IN6
avs_address[6] => Equal30.IN6
avs_address[6] => Equal31.IN7
avs_address[7] => Equal0.IN0
avs_address[7] => Equal1.IN1
avs_address[7] => Equal2.IN1
avs_address[7] => Equal3.IN2
avs_address[7] => Equal4.IN1
avs_address[7] => Equal5.IN2
avs_address[7] => Equal6.IN2
avs_address[7] => Equal7.IN3
avs_address[7] => Equal8.IN1
avs_address[7] => Equal9.IN2
avs_address[7] => Equal10.IN3
avs_address[7] => Equal11.IN3
avs_address[7] => Equal12.IN2
avs_address[7] => Equal13.IN3
avs_address[7] => Equal14.IN4
avs_address[7] => Equal15.IN4
avs_address[7] => Equal16.IN1
avs_address[7] => Equal17.IN2
avs_address[7] => Equal18.IN2
avs_address[7] => Equal19.IN3
avs_address[7] => Equal20.IN3
avs_address[7] => Equal21.IN3
avs_address[7] => Equal22.IN2
avs_address[7] => Equal23.IN3
avs_address[7] => Equal24.IN3
avs_address[7] => Equal25.IN4
avs_address[7] => Equal26.IN2
avs_address[7] => Equal27.IN3
avs_address[7] => Equal28.IN4
avs_address[7] => Equal29.IN5
avs_address[7] => Equal30.IN5
avs_address[7] => Equal31.IN6
avs_read => csr_internal_read_access.IN1
avs_write => csr_internal_write_access.IN1
avs_writedata[0] => csr_internal_next_field_lane_ctrl_0_csr_lane0_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_1_csr_lane1_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_2_csr_lane2_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_3_csr_lane3_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_4_csr_lane4_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_5_csr_lane5_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_6_csr_lane6_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_lane_ctrl_7_csr_lane7_polarity.DATAB
avs_writedata[0] => csr_internal_next_field_dll_ctrl_lane_sync_en.DATAB
avs_writedata[0] => csr_internal_next_field_syncn_sysref_ctrl_link_reinit.DATAB
avs_writedata[0] => csr_internal_next_field_ctrl_reserve_rc32[0].DATAB
avs_writedata[0] => csr_internal_next_field_ilas_data1_csr_l[0].DATAB
avs_writedata[0] => csr_internal_next_field_ilas_data2_csr_n[0].DATAB
avs_writedata[0] => csr_internal_next_field_rx_test_rx_testmode[0].DATAB
avs_writedata[0] => csr_internal_next_field_rx_err1_cg_sync_err.IN1
avs_writedata[1] => csr_internal_next_field_lane_ctrl_0_csr_lane0_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_1_csr_lane1_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_2_csr_lane2_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_3_csr_lane3_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_4_csr_lane4_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_5_csr_lane5_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_6_csr_lane6_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_lane_ctrl_7_csr_lane7_powerdown.DATAB
avs_writedata[1] => csr_internal_next_field_dll_ctrl_csr_dis_frame_align.DATAB
avs_writedata[1] => csr_internal_next_field_syncn_sysref_ctrl_sysref_alwayson.DATAB
avs_writedata[1] => csr_internal_next_field_ctrl_reserve_rc32[1].DATAB
avs_writedata[1] => csr_internal_next_field_rx_err_en_sysref_lmfc_err_en.DATAB
avs_writedata[1] => csr_internal_next_field_rx_err_link_reinit_sysref_lmfc_err_link_reinit.DATAB
avs_writedata[1] => csr_internal_next_field_ilas_data1_csr_l[1].DATAB
avs_writedata[1] => csr_internal_next_field_ilas_data2_csr_n[1].DATAB
avs_writedata[1] => csr_internal_next_field_rx_test_rx_testmode[1].DATAB
avs_writedata[1] => csr_internal_next_field_rx_err0_sysref_lmfc_err.IN1
avs_writedata[1] => csr_internal_next_field_rx_err1_frame_misaligned.IN1
avs_writedata[2] => csr_internal_next_field_lane_ctrl_common_csr_lane_ctrl_rs0.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_0_csr_alllane_patternalign_en.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_1_csr_lane1_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_2_csr_lane2_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_3_csr_lane3_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_4_csr_lane4_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_5_csr_lane5_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_6_csr_lane6_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_lane_ctrl_7_csr_lane7_rs1.DATAB
avs_writedata[2] => csr_internal_next_field_dll_ctrl_csr_dis_lane_align.DATAB
avs_writedata[2] => csr_internal_next_field_syncn_sysref_ctrl_sysref_singledet.DATAB
avs_writedata[2] => csr_internal_next_field_ctrl_reserve_rc32[2].DATAB
avs_writedata[2] => csr_internal_next_field_rx_err_en_dll_data_ready_err_en.DATAB
avs_writedata[2] => csr_internal_next_field_rx_err_link_reinit_dll_data_ready_err_link_reinit.DATAB
avs_writedata[2] => csr_internal_next_field_ilas_data1_csr_l[2].DATAB
avs_writedata[2] => csr_internal_next_field_ilas_data2_csr_n[2].DATAB
avs_writedata[2] => csr_internal_next_field_ilas_data12_csr_fxk_h[0].DATAB
avs_writedata[2] => csr_internal_next_field_rx_test_rx_testmode[2].DATAB
avs_writedata[2] => csr_internal_next_field_rx_err0_dll_data_ready_err.IN1
avs_writedata[2] => csr_internal_next_field_rx_err1_lane_misaligned.IN1
avs_writedata[3] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[0].DATAB
avs_writedata[3] => csr_internal_next_field_ctrl_reserve_rc32[3].DATAB
avs_writedata[3] => csr_internal_next_field_rx_err_en_frame_data_ready_err_en.DATAB
avs_writedata[3] => csr_internal_next_field_rx_err_link_reinit_frame_data_ready_err_link_reinit.DATAB
avs_writedata[3] => csr_internal_next_field_ilas_data1_csr_l[3].DATAB
avs_writedata[3] => csr_internal_next_field_ilas_data2_csr_n[3].DATAB
avs_writedata[3] => csr_internal_next_field_ilas_data12_csr_fxk_h[1].DATAB
avs_writedata[3] => csr_internal_next_field_rx_test_rx_testmode[3].DATAB
avs_writedata[3] => csr_internal_next_field_rx_err0_frame_data_ready_err.IN1
avs_writedata[3] => csr_internal_next_field_rx_err1_unexpected_kchar.IN1
avs_writedata[4] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[1].DATAB
avs_writedata[4] => csr_internal_next_field_ctrl_reserve_rc32[4].DATAB
avs_writedata[4] => csr_internal_next_field_rx_err_en_lane_align_err_en.DATAB
avs_writedata[4] => csr_internal_next_field_rx_err_link_reinit_lane_align_err_link_reinit.DATAB
avs_writedata[4] => csr_internal_next_field_ilas_data1_csr_l[4].DATAB
avs_writedata[4] => csr_internal_next_field_ilas_data2_csr_n[4].DATAB
avs_writedata[4] => csr_internal_next_field_ilas_data12_csr_fxk_h[2].DATAB
avs_writedata[4] => csr_internal_next_field_rx_err0_lane_align_err.IN1
avs_writedata[4] => csr_internal_next_field_rx_err1_not_in_table_err.IN1
avs_writedata[5] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[2].DATAB
avs_writedata[5] => csr_internal_next_field_ctrl_reserve_rc32[5].DATAB
avs_writedata[5] => csr_internal_next_field_rx_err_en_rx_locked_to_data_err_en.DATAB
avs_writedata[5] => csr_internal_next_field_rx_err_link_reinit_rx_locked_to_data_err_link_reinit.DATAB
avs_writedata[5] => csr_internal_next_field_ilas_data12_csr_fxk_h[3].DATAB
avs_writedata[5] => csr_internal_next_field_rx_err0_rx_locked_to_data_err.IN1
avs_writedata[5] => csr_internal_next_field_rx_err1_disparity_err.IN1
avs_writedata[6] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[3].DATAB
avs_writedata[6] => csr_internal_next_field_ctrl_reserve_rc32[6].DATAB
avs_writedata[6] => csr_internal_next_field_rx_err_en_pcfifo_full_err_en.DATAB
avs_writedata[6] => csr_internal_next_field_rx_err_link_reinit_pcfifo_full_err_link_reinit.DATAB
avs_writedata[6] => csr_internal_next_field_ilas_data2_csr_cs[0].DATAB
avs_writedata[6] => csr_internal_next_field_ilas_data12_csr_fxk_h[4].DATAB
avs_writedata[6] => csr_internal_next_field_rx_err0_pcfifo_full_err.IN1
avs_writedata[6] => csr_internal_next_field_rx_err1_ilas_err.IN1
avs_writedata[7] => csr_internal_next_field_dll_ctrl_csr_ilas_data_sel[0].DATAB
avs_writedata[7] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[4].DATAB
avs_writedata[7] => csr_internal_next_field_ctrl_reserve_rc32[7].DATAB
avs_writedata[7] => csr_internal_next_field_rx_err_en_pcfifo_empty_err_en.DATAB
avs_writedata[7] => csr_internal_next_field_rx_err_link_reinit_pcfifo_empty_err_link_reinit.DATAB
avs_writedata[7] => csr_internal_next_field_ilas_data1_csr_scr_en.DATAB
avs_writedata[7] => csr_internal_next_field_ilas_data2_csr_cs[1].DATAB
avs_writedata[7] => csr_internal_next_field_ilas_data12_csr_fxk_h[5].DATAB
avs_writedata[7] => csr_internal_next_field_rx_err0_pcfifo_empty_err.IN1
avs_writedata[7] => csr_internal_next_field_rx_err1_dllerr_rs.IN1
avs_writedata[8] => csr_internal_next_field_dll_ctrl_csr_ilas_data_sel[1].DATAB
avs_writedata[8] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[5].DATAB
avs_writedata[8] => csr_internal_next_field_ctrl_reserve_rc32[8].DATAB
avs_writedata[8] => csr_internal_next_field_rx_err_en_rs4_en.DATAB
avs_writedata[8] => csr_internal_next_field_rx_err_link_reinit_rs4_link_reinit.DATAB
avs_writedata[8] => csr_internal_next_field_ilas_data1_csr_f[0].DATAB
avs_writedata[8] => csr_internal_next_field_ilas_data2_csr_np[0].DATAB
avs_writedata[8] => csr_internal_next_field_ilas_data12_csr_fxk_h[6].DATAB
avs_writedata[8] => csr_internal_next_field_rx_err0_rs4.IN1
avs_writedata[8] => csr_internal_next_field_rx_err1_ecc_err_corrected.IN1
avs_writedata[9] => csr_internal_next_field_dll_ctrl_csr_ilas_data_sel[2].DATAB
avs_writedata[9] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[6].DATAB
avs_writedata[9] => csr_internal_next_field_ctrl_reserve_rc32[9].DATAB
avs_writedata[9] => csr_internal_next_field_ilas_data1_csr_f[1].DATAB
avs_writedata[9] => csr_internal_next_field_ilas_data2_csr_np[1].DATAB
avs_writedata[9] => csr_internal_next_field_ilas_data12_csr_fxk_h[7].DATAB
avs_writedata[9] => csr_internal_next_field_rx_err1_ecc_err_fatal.IN1
avs_writedata[10] => csr_internal_next_field_dll_ctrl_csr_ilas_data_sel[3].DATAB
avs_writedata[10] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[7].DATAB
avs_writedata[10] => csr_internal_next_field_ctrl_reserve_rc32[10].DATAB
avs_writedata[10] => csr_internal_next_field_ilas_data1_csr_f[2].DATAB
avs_writedata[10] => csr_internal_next_field_ilas_data2_csr_np[2].DATAB
avs_writedata[11] => csr_internal_next_field_dll_ctrl_csr_dll_ctrl_rs0.DATAB
avs_writedata[11] => csr_internal_next_field_syncn_sysref_ctrl_rbd_offset[8].DATAB
avs_writedata[11] => csr_internal_next_field_ctrl_reserve_rc32[11].DATAB
avs_writedata[11] => csr_internal_next_field_rx_err_en_cg_sync_err_en.DATAB
avs_writedata[11] => csr_internal_next_field_rx_err_link_reinit_cg_sync_err_link_reinit.DATAB
avs_writedata[11] => csr_internal_next_field_ilas_data1_csr_f[3].DATAB
avs_writedata[11] => csr_internal_next_field_ilas_data2_csr_np[3].DATAB
avs_writedata[12] => csr_internal_next_field_dll_ctrl_csr_link_reinit_disable.DATAB
avs_writedata[12] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[0].DATAB
avs_writedata[12] => csr_internal_next_field_ctrl_reserve_rc32[12].DATAB
avs_writedata[12] => csr_internal_next_field_rx_err_en_frame_misaligned_en.DATAB
avs_writedata[12] => csr_internal_next_field_rx_err_link_reinit_frame_misaligned_link_reinit.DATAB
avs_writedata[12] => csr_internal_next_field_ilas_data1_csr_f[4].DATAB
avs_writedata[12] => csr_internal_next_field_ilas_data2_csr_np[4].DATAB
avs_writedata[13] => csr_internal_next_field_dll_ctrl_rr1.DATAB
avs_writedata[13] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[1].DATAB
avs_writedata[13] => csr_internal_next_field_ctrl_reserve_rc32[13].DATAB
avs_writedata[13] => csr_internal_next_field_rx_err_en_lane_misaligned_en.DATAB
avs_writedata[13] => csr_internal_next_field_rx_err_link_reinit_lane_misaligned_link_reinit.DATAB
avs_writedata[13] => csr_internal_next_field_ilas_data1_csr_f[5].DATAB
avs_writedata[13] => csr_internal_next_field_ilas_data2_csr_subclassv[0].DATAB
avs_writedata[14] => csr_internal_next_field_dll_ctrl_rr2.DATAB
avs_writedata[14] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[2].DATAB
avs_writedata[14] => csr_internal_next_field_ctrl_reserve_rc32[14].DATAB
avs_writedata[14] => csr_internal_next_field_rx_err_en_unexpected_kchar_en.DATAB
avs_writedata[14] => csr_internal_next_field_rx_err_link_reinit_unexpected_kchar_link_reinit.DATAB
avs_writedata[14] => csr_internal_next_field_ilas_data1_csr_f[6].DATAB
avs_writedata[14] => csr_internal_next_field_ilas_data2_csr_subclassv[1].DATAB
avs_writedata[15] => csr_internal_next_field_dll_ctrl_rr3.DATAB
avs_writedata[15] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[3].DATAB
avs_writedata[15] => csr_internal_next_field_ctrl_reserve_rc32[15].DATAB
avs_writedata[15] => csr_internal_next_field_rx_err_en_not_in_table_err_en.DATAB
avs_writedata[15] => csr_internal_next_field_rx_err_link_reinit_not_in_table_err_link_reinit.DATAB
avs_writedata[15] => csr_internal_next_field_ilas_data1_csr_f[7].DATAB
avs_writedata[15] => csr_internal_next_field_ilas_data2_csr_subclassv[2].DATAB
avs_writedata[16] => csr_internal_next_field_dll_ctrl_rr4.DATAB
avs_writedata[16] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[4].DATAB
avs_writedata[16] => csr_internal_next_field_ctrl_reserve_rc32[16].DATAB
avs_writedata[16] => csr_internal_next_field_rx_err_en_disparity_err_en.DATAB
avs_writedata[16] => csr_internal_next_field_rx_err_link_reinit_disparity_err_link_reinit.DATAB
avs_writedata[16] => csr_internal_next_field_ilas_data1_csr_k[0].DATAB
avs_writedata[16] => csr_internal_next_field_ilas_data2_csr_s[0].DATAB
avs_writedata[17] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[5].DATAB
avs_writedata[17] => csr_internal_next_field_ctrl_reserve_rc32[17].DATAB
avs_writedata[17] => csr_internal_next_field_rx_err_en_ilas_err_en.DATAB
avs_writedata[17] => csr_internal_next_field_rx_err_link_reinit_ilas_err_link_reinit.DATAB
avs_writedata[17] => csr_internal_next_field_ilas_data1_csr_k[1].DATAB
avs_writedata[17] => csr_internal_next_field_ilas_data2_csr_s[1].DATAB
avs_writedata[18] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[6].DATAB
avs_writedata[18] => csr_internal_next_field_ctrl_reserve_rc32[18].DATAB
avs_writedata[18] => csr_internal_next_field_rx_err_en_dllerr_rs_en.DATAB
avs_writedata[18] => csr_internal_next_field_rx_err_link_reinit_dllerr_rs_link_reinit.DATAB
avs_writedata[18] => csr_internal_next_field_ilas_data1_csr_k[2].DATAB
avs_writedata[18] => csr_internal_next_field_ilas_data2_csr_s[2].DATAB
avs_writedata[19] => csr_internal_next_field_syncn_sysref_ctrl_lmfc_offset[7].DATAB
avs_writedata[19] => csr_internal_next_field_ctrl_reserve_rc32[19].DATAB
avs_writedata[19] => csr_internal_next_field_rx_err_en_ecc_err_corrected_en.DATAB
avs_writedata[19] => csr_internal_next_field_rx_err_link_reinit_ecc_err_corrected_link_reinit.DATAB
avs_writedata[19] => csr_internal_next_field_ilas_data1_csr_k[3].DATAB
avs_writedata[19] => csr_internal_next_field_ilas_data2_csr_s[3].DATAB
avs_writedata[20] => csr_internal_next_field_syncn_sysref_ctrl_cgs_bypass_sysref.DATAB
avs_writedata[20] => csr_internal_next_field_ctrl_reserve_rc32[20].DATAB
avs_writedata[20] => csr_internal_next_field_rx_err_en_ecc_err_fatal_en.DATAB
avs_writedata[20] => csr_internal_next_field_rx_err_link_reinit_ecc_err_fatal_link_reinit.DATAB
avs_writedata[20] => csr_internal_next_field_ilas_data1_csr_k[4].DATAB
avs_writedata[20] => csr_internal_next_field_ilas_data2_csr_s[4].DATAB
avs_writedata[21] => csr_internal_next_field_syncn_sysref_ctrl_syncn_delay[0].DATAB
avs_writedata[21] => csr_internal_next_field_ctrl_reserve_rc32[21].DATAB
avs_writedata[21] => csr_internal_next_field_ilas_data2_csr_jesdv[0].DATAB
avs_writedata[22] => csr_internal_next_field_syncn_sysref_ctrl_syncn_delay[1].DATAB
avs_writedata[22] => csr_internal_next_field_ctrl_reserve_rc32[22].DATAB
avs_writedata[22] => csr_internal_next_field_ilas_data2_csr_jesdv[1].DATAB
avs_writedata[23] => csr_internal_next_field_syncn_sysref_ctrl_syncn_delay[2].DATAB
avs_writedata[23] => csr_internal_next_field_ctrl_reserve_rc32[23].DATAB
avs_writedata[23] => csr_internal_next_field_ilas_data2_csr_jesdv[2].DATAB
avs_writedata[24] => csr_internal_next_field_syncn_sysref_ctrl_syncn_delay[3].DATAB
avs_writedata[24] => csr_internal_next_field_ctrl_reserve_rc32[24].DATAB
avs_writedata[24] => csr_internal_next_field_ilas_data1_csr_m[0].DATAB
avs_writedata[24] => csr_internal_next_field_ilas_data2_csr_cf[0].DATAB
avs_writedata[25] => csr_internal_next_field_ctrl_reserve_rc32[25].DATAB
avs_writedata[25] => csr_internal_next_field_ilas_data1_csr_m[1].DATAB
avs_writedata[25] => csr_internal_next_field_ilas_data2_csr_cf[1].DATAB
avs_writedata[26] => csr_internal_next_field_ctrl_reserve_rc32[26].DATAB
avs_writedata[26] => csr_internal_next_field_ilas_data1_csr_m[2].DATAB
avs_writedata[26] => csr_internal_next_field_ilas_data2_csr_cf[2].DATAB
avs_writedata[27] => csr_internal_next_field_ctrl_reserve_rc32[27].DATAB
avs_writedata[27] => csr_internal_next_field_ilas_data1_csr_m[3].DATAB
avs_writedata[27] => csr_internal_next_field_ilas_data2_csr_cf[3].DATAB
avs_writedata[28] => csr_internal_next_field_ctrl_reserve_rc32[28].DATAB
avs_writedata[28] => csr_internal_next_field_ilas_data1_csr_m[4].DATAB
avs_writedata[28] => csr_internal_next_field_ilas_data2_csr_cf[4].DATAB
avs_writedata[29] => csr_internal_next_field_ctrl_reserve_rc32[29].DATAB
avs_writedata[29] => csr_internal_next_field_ilas_data1_csr_m[5].DATAB
avs_writedata[30] => csr_internal_next_field_ctrl_reserve_rc32[30].DATAB
avs_writedata[30] => csr_internal_next_field_ilas_data1_csr_m[6].DATAB
avs_writedata[31] => csr_internal_next_field_ctrl_reserve_rc32[31].DATAB
avs_writedata[31] => csr_internal_next_field_ilas_data1_csr_m[7].DATAB
avs_writedata[31] => csr_internal_next_field_ilas_data2_csr_hd.DATAB
clr_link_reinit_req => csr_internal_next_field_syncn_sysref_ctrl_link_reinit.OUTPUTSELECT
clr_sysref_singledet => csr_internal_next_field_syncn_sysref_ctrl_sysref_singledet.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_common_csr_lane_ctrl_rs0.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_0_csr_alllane_patternalign_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_0_csr_lane0_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_0_csr_lane0_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_1_csr_lane1_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_1_csr_lane1_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_1_csr_lane1_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_2_csr_lane2_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_2_csr_lane2_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_2_csr_lane2_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_3_csr_lane3_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_3_csr_lane3_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_3_csr_lane3_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_4_csr_lane4_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_4_csr_lane4_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_4_csr_lane4_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_5_csr_lane5_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_5_csr_lane5_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_5_csr_lane5_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_6_csr_lane6_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_6_csr_lane6_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_6_csr_lane6_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_7_csr_lane7_rs1.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_7_csr_lane7_powerdown.OUTPUTSELECT
avs_reset_n => csr_internal_field_lane_ctrl_7_csr_lane7_polarity.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_rr4.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_rr3.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_rr2.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_rr1.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_link_reinit_disable.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_dll_ctrl_rs0.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_dis_lane_align.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_dis_frame_align.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_lane_sync_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_cgs_bypass_sysref.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_sysref_singledet.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_sysref_alwayson.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_rs4.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_pcfifo_empty_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_pcfifo_full_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_rx_locked_to_data_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_lane_align_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_frame_data_ready_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_dll_data_ready_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err0_sysref_lmfc_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_ecc_err_fatal.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_ecc_err_corrected.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_dllerr_rs.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_ilas_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_disparity_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_not_in_table_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_unexpected_kchar.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_lane_misaligned.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_frame_misaligned.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err1_cg_sync_err.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_ecc_err_fatal_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_ecc_err_corrected_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_dllerr_rs_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_ilas_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_disparity_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_not_in_table_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_unexpected_kchar_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_lane_misaligned_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_frame_misaligned_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_cg_sync_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_rs4_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_pcfifo_empty_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_pcfifo_full_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_rx_locked_to_data_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_lane_align_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_frame_data_ready_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_dll_data_ready_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_en_sysref_lmfc_err_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_ecc_err_fatal_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_ecc_err_corrected_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_dllerr_rs_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_ilas_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_disparity_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_not_in_table_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_unexpected_kchar_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_lane_misaligned_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_frame_misaligned_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_cg_sync_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_rs4_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_pcfifo_empty_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_pcfifo_full_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_rx_locked_to_data_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_lane_align_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_frame_data_ready_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_dll_data_ready_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_err_link_reinit_sysref_lmfc_err_link_reinit.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_scr_en.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_hd.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ctrl_reserve_rc32.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_m.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_k.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_k.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_k.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_k.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_k.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_f.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_l.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_l.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_l.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_l.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data1_csr_l.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cf.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cf.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cf.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cf.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cf.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_jesdv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_jesdv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_jesdv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_s.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_s.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_s.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_s.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_s.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_subclassv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_subclassv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_subclassv.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_np.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_np.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_np.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_np.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_np.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cs.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_cs.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_n.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_n.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_n.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_n.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data2_csr_n.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_ilas_data12_csr_fxk_h.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_test_rx_testmode.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_test_rx_testmode.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_test_rx_testmode.OUTPUTSELECT
avs_reset_n => csr_internal_field_rx_test_rx_testmode.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_ilas_data_sel.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_ilas_data_sel.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_ilas_data_sel.OUTPUTSELECT
avs_reset_n => csr_internal_field_dll_ctrl_csr_ilas_data_sel.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_syncn_delay.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_syncn_delay.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_syncn_delay.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_syncn_delay.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_lmfc_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_reset_n => csr_internal_field_syncn_sysref_ctrl_rbd_offset.OUTPUTSELECT
avs_clk => csr_internal_field_rx_test_rx_testmode[0].CLK
avs_clk => csr_internal_field_rx_test_rx_testmode[1].CLK
avs_clk => csr_internal_field_rx_test_rx_testmode[2].CLK
avs_clk => csr_internal_field_rx_test_rx_testmode[3].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[0].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[1].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[2].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[3].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[4].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[5].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[6].CLK
avs_clk => csr_internal_field_ilas_data12_csr_fxk_h[7].CLK
avs_clk => csr_internal_field_ilas_data2_csr_n[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_n[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_n[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_n[3].CLK
avs_clk => csr_internal_field_ilas_data2_csr_n[4].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cs[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cs[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_np[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_np[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_np[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_np[3].CLK
avs_clk => csr_internal_field_ilas_data2_csr_np[4].CLK
avs_clk => csr_internal_field_ilas_data2_csr_subclassv[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_subclassv[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_subclassv[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_s[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_s[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_s[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_s[3].CLK
avs_clk => csr_internal_field_ilas_data2_csr_s[4].CLK
avs_clk => csr_internal_field_ilas_data2_csr_jesdv[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_jesdv[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_jesdv[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cf[0].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cf[1].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cf[2].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cf[3].CLK
avs_clk => csr_internal_field_ilas_data2_csr_cf[4].CLK
avs_clk => csr_internal_field_ilas_data2_csr_hd.CLK
avs_clk => csr_internal_field_ilas_data1_csr_l[0].CLK
avs_clk => csr_internal_field_ilas_data1_csr_l[1].CLK
avs_clk => csr_internal_field_ilas_data1_csr_l[2].CLK
avs_clk => csr_internal_field_ilas_data1_csr_l[3].CLK
avs_clk => csr_internal_field_ilas_data1_csr_l[4].CLK
avs_clk => csr_internal_field_ilas_data1_csr_scr_en.CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[0].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[1].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[2].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[3].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[4].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[5].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[6].CLK
avs_clk => csr_internal_field_ilas_data1_csr_f[7].CLK
avs_clk => csr_internal_field_ilas_data1_csr_k[0].CLK
avs_clk => csr_internal_field_ilas_data1_csr_k[1].CLK
avs_clk => csr_internal_field_ilas_data1_csr_k[2].CLK
avs_clk => csr_internal_field_ilas_data1_csr_k[3].CLK
avs_clk => csr_internal_field_ilas_data1_csr_k[4].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[0].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[1].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[2].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[3].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[4].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[5].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[6].CLK
avs_clk => csr_internal_field_ilas_data1_csr_m[7].CLK
avs_clk => csr_internal_field_rx_err_link_reinit_sysref_lmfc_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_dll_data_ready_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_frame_data_ready_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_lane_align_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_rx_locked_to_data_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_pcfifo_full_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_pcfifo_empty_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_rs4_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_cg_sync_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_frame_misaligned_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_lane_misaligned_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_unexpected_kchar_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_not_in_table_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_disparity_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_ilas_err_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_dllerr_rs_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_ecc_err_corrected_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_link_reinit_ecc_err_fatal_link_reinit.CLK
avs_clk => csr_internal_field_rx_err_en_sysref_lmfc_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_dll_data_ready_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_frame_data_ready_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_lane_align_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_rx_locked_to_data_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_pcfifo_full_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_pcfifo_empty_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_rs4_en.CLK
avs_clk => csr_internal_field_rx_err_en_cg_sync_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_frame_misaligned_en.CLK
avs_clk => csr_internal_field_rx_err_en_lane_misaligned_en.CLK
avs_clk => csr_internal_field_rx_err_en_unexpected_kchar_en.CLK
avs_clk => csr_internal_field_rx_err_en_not_in_table_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_disparity_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_ilas_err_en.CLK
avs_clk => csr_internal_field_rx_err_en_dllerr_rs_en.CLK
avs_clk => csr_internal_field_rx_err_en_ecc_err_corrected_en.CLK
avs_clk => csr_internal_field_rx_err_en_ecc_err_fatal_en.CLK
avs_clk => csr_internal_field_rx_err1_cg_sync_err.CLK
avs_clk => csr_internal_field_rx_err1_frame_misaligned.CLK
avs_clk => csr_internal_field_rx_err1_lane_misaligned.CLK
avs_clk => csr_internal_field_rx_err1_unexpected_kchar.CLK
avs_clk => csr_internal_field_rx_err1_not_in_table_err.CLK
avs_clk => csr_internal_field_rx_err1_disparity_err.CLK
avs_clk => csr_internal_field_rx_err1_ilas_err.CLK
avs_clk => csr_internal_field_rx_err1_dllerr_rs.CLK
avs_clk => csr_internal_field_rx_err1_ecc_err_corrected.CLK
avs_clk => csr_internal_field_rx_err1_ecc_err_fatal.CLK
avs_clk => csr_internal_field_rx_err0_sysref_lmfc_err.CLK
avs_clk => csr_internal_field_rx_err0_dll_data_ready_err.CLK
avs_clk => csr_internal_field_rx_err0_frame_data_ready_err.CLK
avs_clk => csr_internal_field_rx_err0_lane_align_err.CLK
avs_clk => csr_internal_field_rx_err0_rx_locked_to_data_err.CLK
avs_clk => csr_internal_field_rx_err0_pcfifo_full_err.CLK
avs_clk => csr_internal_field_rx_err0_pcfifo_empty_err.CLK
avs_clk => csr_internal_field_rx_err0_rs4.CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[0].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[1].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[2].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[3].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[4].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[5].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[6].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[7].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[8].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[9].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[10].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[11].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[12].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[13].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[14].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[15].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[16].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[17].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[18].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[19].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[20].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[21].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[22].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[23].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[24].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[25].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[26].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[27].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[28].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[29].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[30].CLK
avs_clk => csr_internal_field_ctrl_reserve_rc32[31].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_link_reinit.CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_sysref_alwayson.CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_sysref_singledet.CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[0].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[1].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[2].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[3].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[4].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[5].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[6].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[7].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_rbd_offset[8].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[0].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[1].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[2].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[3].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[4].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[5].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[6].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_lmfc_offset[7].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_cgs_bypass_sysref.CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_syncn_delay[0].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_syncn_delay[1].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_syncn_delay[2].CLK
avs_clk => csr_internal_field_syncn_sysref_ctrl_syncn_delay[3].CLK
avs_clk => csr_internal_field_dll_ctrl_lane_sync_en.CLK
avs_clk => csr_internal_field_dll_ctrl_csr_dis_frame_align.CLK
avs_clk => csr_internal_field_dll_ctrl_csr_dis_lane_align.CLK
avs_clk => csr_internal_field_dll_ctrl_csr_ilas_data_sel[0].CLK
avs_clk => csr_internal_field_dll_ctrl_csr_ilas_data_sel[1].CLK
avs_clk => csr_internal_field_dll_ctrl_csr_ilas_data_sel[2].CLK
avs_clk => csr_internal_field_dll_ctrl_csr_ilas_data_sel[3].CLK
avs_clk => csr_internal_field_dll_ctrl_csr_dll_ctrl_rs0.CLK
avs_clk => csr_internal_field_dll_ctrl_csr_link_reinit_disable.CLK
avs_clk => csr_internal_field_dll_ctrl_rr1.CLK
avs_clk => csr_internal_field_dll_ctrl_rr2.CLK
avs_clk => csr_internal_field_dll_ctrl_rr3.CLK
avs_clk => csr_internal_field_dll_ctrl_rr4.CLK
avs_clk => csr_internal_field_lane_ctrl_7_csr_lane7_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_7_csr_lane7_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_7_csr_lane7_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_6_csr_lane6_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_6_csr_lane6_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_6_csr_lane6_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_5_csr_lane5_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_5_csr_lane5_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_5_csr_lane5_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_4_csr_lane4_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_4_csr_lane4_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_4_csr_lane4_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_3_csr_lane3_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_3_csr_lane3_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_3_csr_lane3_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_2_csr_lane2_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_2_csr_lane2_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_2_csr_lane2_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_1_csr_lane1_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_1_csr_lane1_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_1_csr_lane1_rs1.CLK
avs_clk => csr_internal_field_lane_ctrl_0_csr_lane0_polarity.CLK
avs_clk => csr_internal_field_lane_ctrl_0_csr_lane0_powerdown.CLK
avs_clk => csr_internal_field_lane_ctrl_0_csr_alllane_patternalign_en.CLK
avs_clk => csr_internal_field_lane_ctrl_common_csr_lane_ctrl_rs0.CLK


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_descrambler:rx_link_inst[0].altera_jesd204_rx_descrambler_inst
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_out_w[0].IN1
data_in[0] => data_in_dly0.DATAA
data_in[1] => data_out_w[1].IN1
data_in[1] => data_in_dly0.DATAA
data_in[2] => data_out_w[2].IN1
data_in[2] => data_in_dly0.DATAA
data_in[3] => data_out_w[3].IN1
data_in[3] => data_in_dly0.DATAA
data_in[4] => data_out_w[4].IN1
data_in[4] => data_in_dly0.DATAA
data_in[5] => data_out_w[5].IN1
data_in[5] => data_in_dly0.DATAA
data_in[6] => data_out_w[6].IN1
data_in[6] => data_in_dly0.DATAA
data_in[7] => data_out_w[7].IN1
data_in[7] => data_in_dly0.DATAA
data_in[8] => data_out_w[8].IN1
data_in[8] => data_in_dly0.DATAA
data_in[9] => data_out_w[9].IN1
data_in[9] => data_in_dly0.DATAA
data_in[10] => data_out_w[10].IN1
data_in[10] => data_in_dly0.DATAA
data_in[11] => data_out_w[11].IN1
data_in[11] => data_in_dly0.DATAA
data_in[12] => data_out_w[12].IN1
data_in[12] => data_in_dly0.DATAA
data_in[13] => data_out_w[13].IN1
data_in[13] => data_in_dly0.DATAA
data_in[14] => data_out_w[14].IN1
data_in[14] => data_out_w.IN0
data_in[14] => data_in_dly0.DATAA
data_in[15] => data_out_w[15].IN1
data_in[15] => data_out_w.IN0
data_in[15] => data_out_w.IN1
data_in[16] => data_out_w[16].IN1
data_in[16] => data_out_w.IN0
data_in[16] => data_out_w.IN1
data_in[17] => data_out_w[17].IN1
data_in[17] => data_out_w.IN0
data_in[17] => data_out_w.IN1
data_in[18] => data_out_w[18].IN1
data_in[18] => data_out_w.IN0
data_in[18] => data_out_w.IN1
data_in[19] => data_out_w[19].IN1
data_in[19] => data_out_w.IN0
data_in[19] => data_out_w.IN1
data_in[20] => data_out_w[20].IN1
data_in[20] => data_out_w.IN0
data_in[20] => data_out_w.IN1
data_in[21] => data_out_w[21].IN1
data_in[21] => data_out_w.IN0
data_in[21] => data_out_w.IN1
data_in[22] => data_out_w[22].IN1
data_in[22] => data_out_w.IN0
data_in[22] => data_out_w.IN1
data_in[23] => data_out_w[23].IN1
data_in[23] => data_out_w.IN0
data_in[23] => data_out_w.IN1
data_in[24] => data_out_w[24].IN1
data_in[24] => data_out_w.IN0
data_in[24] => data_out_w.IN1
data_in[25] => data_out_w[25].IN1
data_in[25] => data_out_w.IN0
data_in[25] => data_out_w.IN1
data_in[26] => data_out_w[26].IN1
data_in[26] => data_out_w.IN0
data_in[26] => data_out_w.IN1
data_in[27] => data_out_w[27].IN1
data_in[27] => data_out_w.IN0
data_in[27] => data_out_w.IN1
data_in[28] => data_out_w[28].IN1
data_in[28] => data_out_w.IN0
data_in[28] => data_out_w.IN1
data_in[29] => data_out_w[29].IN1
data_in[29] => data_out_w.IN0
data_in[29] => data_out_w.IN1
data_in[30] => data_out_w[30].IN1
data_in[30] => data_out_w.IN0
data_in[30] => data_out_w.IN1
data_in[31] => data_out_w[31].IN1
data_in[31] => data_out_w.IN1
data_in[31] => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
rxlink_clk => data_in_dly0[0].CLK
rxlink_clk => data_in_dly0[1].CLK
rxlink_clk => data_in_dly0[2].CLK
rxlink_clk => data_in_dly0[3].CLK
rxlink_clk => data_in_dly0[4].CLK
rxlink_clk => data_in_dly0[5].CLK
rxlink_clk => data_in_dly0[6].CLK
rxlink_clk => data_in_dly0[7].CLK
rxlink_clk => data_in_dly0[8].CLK
rxlink_clk => data_in_dly0[9].CLK
rxlink_clk => data_in_dly0[10].CLK
rxlink_clk => data_in_dly0[11].CLK
rxlink_clk => data_in_dly0[12].CLK
rxlink_clk => data_in_dly0[13].CLK
rxlink_clk => data_in_dly0[14].CLK
rxlink_clk => data_out[0]~reg0.CLK
rxlink_clk => data_out[1]~reg0.CLK
rxlink_clk => data_out[2]~reg0.CLK
rxlink_clk => data_out[3]~reg0.CLK
rxlink_clk => data_out[4]~reg0.CLK
rxlink_clk => data_out[5]~reg0.CLK
rxlink_clk => data_out[6]~reg0.CLK
rxlink_clk => data_out[7]~reg0.CLK
rxlink_clk => data_out[8]~reg0.CLK
rxlink_clk => data_out[9]~reg0.CLK
rxlink_clk => data_out[10]~reg0.CLK
rxlink_clk => data_out[11]~reg0.CLK
rxlink_clk => data_out[12]~reg0.CLK
rxlink_clk => data_out[13]~reg0.CLK
rxlink_clk => data_out[14]~reg0.CLK
rxlink_clk => data_out[15]~reg0.CLK
rxlink_clk => data_out[16]~reg0.CLK
rxlink_clk => data_out[17]~reg0.CLK
rxlink_clk => data_out[18]~reg0.CLK
rxlink_clk => data_out[19]~reg0.CLK
rxlink_clk => data_out[20]~reg0.CLK
rxlink_clk => data_out[21]~reg0.CLK
rxlink_clk => data_out[22]~reg0.CLK
rxlink_clk => data_out[23]~reg0.CLK
rxlink_clk => data_out[24]~reg0.CLK
rxlink_clk => data_out[25]~reg0.CLK
rxlink_clk => data_out[26]~reg0.CLK
rxlink_clk => data_out[27]~reg0.CLK
rxlink_clk => data_out[28]~reg0.CLK
rxlink_clk => data_out[29]~reg0.CLK
rxlink_clk => data_out[30]~reg0.CLK
rxlink_clk => data_out[31]~reg0.CLK
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst
clk => clk.IN6
rst_n => rst_n.IN6
rx_dll_data_in[0] => rx_dll_data_in[0].IN2
rx_dll_data_in[1] => rx_dll_data_in[1].IN2
rx_dll_data_in[2] => rx_dll_data_in[2].IN2
rx_dll_data_in[3] => rx_dll_data_in[3].IN2
rx_dll_data_in[4] => rx_dll_data_in[4].IN2
rx_dll_data_in[5] => rx_dll_data_in[5].IN2
rx_dll_data_in[6] => rx_dll_data_in[6].IN2
rx_dll_data_in[7] => rx_dll_data_in[7].IN2
rx_dll_data_in[8] => rx_dll_data_in[8].IN2
rx_dll_data_in[9] => rx_dll_data_in[9].IN2
rx_dll_data_in[10] => rx_dll_data_in[10].IN2
rx_dll_data_in[11] => rx_dll_data_in[11].IN2
rx_dll_data_in[12] => rx_dll_data_in[12].IN2
rx_dll_data_in[13] => rx_dll_data_in[13].IN2
rx_dll_data_in[14] => rx_dll_data_in[14].IN2
rx_dll_data_in[15] => rx_dll_data_in[15].IN2
rx_dll_data_in[16] => rx_dll_data_in[16].IN2
rx_dll_data_in[17] => rx_dll_data_in[17].IN2
rx_dll_data_in[18] => rx_dll_data_in[18].IN2
rx_dll_data_in[19] => rx_dll_data_in[19].IN2
rx_dll_data_in[20] => rx_dll_data_in[20].IN2
rx_dll_data_in[21] => rx_dll_data_in[21].IN2
rx_dll_data_in[22] => rx_dll_data_in[22].IN2
rx_dll_data_in[23] => rx_dll_data_in[23].IN2
rx_dll_data_in[24] => rx_dll_data_in[24].IN2
rx_dll_data_in[25] => rx_dll_data_in[25].IN2
rx_dll_data_in[26] => rx_dll_data_in[26].IN2
rx_dll_data_in[27] => rx_dll_data_in[27].IN2
rx_dll_data_in[28] => rx_dll_data_in[28].IN2
rx_dll_data_in[29] => rx_dll_data_in[29].IN2
rx_dll_data_in[30] => rx_dll_data_in[30].IN2
rx_dll_data_in[31] => rx_dll_data_in[31].IN2
rx_dll_data_in_valid => rx_dll_data_in_valid.IN2
rx_dll_datak_in[0] => rx_dll_datak_in[0].IN2
rx_dll_datak_in[1] => rx_dll_datak_in[1].IN2
rx_dll_datak_in[2] => rx_dll_datak_in[2].IN2
rx_dll_datak_in[3] => rx_dll_datak_in[3].IN2
rx_dll_errdetect_in[0] => rx_dll_errdetect_in[0].IN2
rx_dll_errdetect_in[1] => rx_dll_errdetect_in[1].IN2
rx_dll_errdetect_in[2] => rx_dll_errdetect_in[2].IN2
rx_dll_errdetect_in[3] => rx_dll_errdetect_in[3].IN2
rx_dll_disperr_in[0] => rx_dll_disperr_in[0].IN1
rx_dll_disperr_in[1] => rx_dll_disperr_in[1].IN1
rx_dll_disperr_in[2] => rx_dll_disperr_in[2].IN1
rx_dll_disperr_in[3] => rx_dll_disperr_in[3].IN1
rbd_release => rbd_release.IN1
dev_sync_n => dev_sync_n.IN2
csr_f[0] => csr_f[0].IN4
csr_f[1] => csr_f[1].IN4
csr_f[2] => csr_f[2].IN4
csr_f[3] => csr_f[3].IN4
csr_f[4] => csr_f[4].IN4
csr_f[5] => csr_f[5].IN4
csr_f[6] => csr_f[6].IN4
csr_f[7] => csr_f[7].IN4
csr_k[0] => csr_k[0].IN1
csr_k[1] => csr_k[1].IN1
csr_k[2] => csr_k[2].IN1
csr_k[3] => csr_k[3].IN1
csr_k[4] => csr_k[4].IN1
csr_src_en => csr_src_en.IN1
csr_dis_frame_align => csr_dis_frame_align.IN1
csr_dis_lane_align => csr_dis_lane_align.IN1
csr_lane_sync_en => csr_lane_sync_en.IN1
csr_patternalign_en => csr_patternalign_en.IN1
sync_req_n <= sync_req_n.DB_MAX_OUTPUT_PORT_TYPE
alignment_ready <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.alignment_ready
rx_dll_data_out[0] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[1] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[2] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[3] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[4] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[5] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[6] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[7] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[8] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[9] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[10] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[11] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[12] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[13] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[14] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[15] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[16] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[17] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[18] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[19] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[20] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[21] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[22] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[23] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[24] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[25] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[26] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[27] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[28] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[29] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[30] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[31] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
err_corrected <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_corrected
err_detected <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_detected
err_fatal <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_fatal
syn_e <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.syn_e
csr_cs_state[0] <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cs_state
csr_cs_state[1] <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cs_state
csr_fs_state[0] <= csr_fs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[1] <= csr_fs_state[1].DB_MAX_OUTPUT_PORT_TYPE
csr_missing_ilas <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_missing_ilas
csr_unexpected_kchar <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_unexpected_kchar
csr_lane_misaligned <= altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align.csr_lane_misaligned
csr_frame_misaligned <= altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align.csr_frame_misaligned
csr_cg_sync_err <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cg_sync_err
dbg_rx_fifo_empty <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.dbg_rx_fifo_empty
dbg_rx_fifo_full <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.dbg_rx_fifo_full
csr_ilas_cfg[0] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[1] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[2] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[3] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[4] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[5] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[6] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[7] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[8] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[9] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[10] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[11] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[12] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[13] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[14] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[15] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[16] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[17] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[18] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[19] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[20] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[21] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[22] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[23] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[24] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[25] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[26] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[27] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[28] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[29] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[30] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[31] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[32] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[33] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[34] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[35] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[36] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[37] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[38] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[39] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[40] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[41] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[42] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[43] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[44] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[45] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[46] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[47] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[48] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[49] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[50] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[51] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[52] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[53] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[54] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[55] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[56] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[57] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[58] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[59] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[60] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[61] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[62] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[63] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[64] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[65] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[66] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[67] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[68] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[69] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[70] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[71] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[72] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[73] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[74] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[75] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[76] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[77] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[78] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[79] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[80] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[81] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[82] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[83] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[84] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[85] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[86] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[87] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[88] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[89] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[90] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[91] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[92] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[93] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[94] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[95] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[96] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[97] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[98] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[99] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[100] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[101] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[102] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[103] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[104] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[105] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[106] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[107] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[108] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[109] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[110] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[111] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg_data_started <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg_data_started


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_char_val:altera_jesd204_rx_dll_char_val
clk => any_valid_rchar~reg0.CLK
clk => any_valid_af_marker~reg0.CLK
clk => all_valid_kchar~reg0.CLK
clk => any_valid_kchar~reg0.CLK
clk => all_kchar~reg0.CLK
clk => valid_rchar_marker[0]~reg0.CLK
clk => valid_rchar_marker[1]~reg0.CLK
clk => valid_rchar_marker[2]~reg0.CLK
clk => valid_rchar_marker[3]~reg0.CLK
clk => valid_kchar_marker[0]~reg0.CLK
clk => valid_kchar_marker[1]~reg0.CLK
clk => valid_kchar_marker[2]~reg0.CLK
clk => valid_kchar_marker[3]~reg0.CLK
clk => valid_af_marker[0]~reg0.CLK
clk => valid_af_marker[1]~reg0.CLK
clk => valid_af_marker[2]~reg0.CLK
clk => valid_af_marker[3]~reg0.CLK
clk => valid_marker[0]~reg0.CLK
clk => valid_marker[1]~reg0.CLK
clk => valid_marker[2]~reg0.CLK
clk => valid_marker[3]~reg0.CLK
clk => non_k_ctl_marker[0]~reg0.CLK
clk => non_k_ctl_marker[1]~reg0.CLK
clk => non_k_ctl_marker[2]~reg0.CLK
clk => non_k_ctl_marker[3]~reg0.CLK
clk => qchar_marker[0]~reg0.CLK
clk => qchar_marker[1]~reg0.CLK
clk => qchar_marker[2]~reg0.CLK
clk => qchar_marker[3]~reg0.CLK
clk => rchar_marker[0]~reg0.CLK
clk => rchar_marker[1]~reg0.CLK
clk => rchar_marker[2]~reg0.CLK
clk => rchar_marker[3]~reg0.CLK
clk => kchar_marker[0]~reg0.CLK
clk => kchar_marker[1]~reg0.CLK
clk => kchar_marker[2]~reg0.CLK
clk => kchar_marker[3]~reg0.CLK
clk => achar_marker[0]~reg0.CLK
clk => achar_marker[1]~reg0.CLK
clk => achar_marker[2]~reg0.CLK
clk => achar_marker[3]~reg0.CLK
clk => af_char_marker[0]~reg0.CLK
clk => af_char_marker[1]~reg0.CLK
clk => af_char_marker[2]~reg0.CLK
clk => af_char_marker[3]~reg0.CLK
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => all_kchar.OUTPUTSELECT
rst_n => any_valid_kchar.OUTPUTSELECT
rst_n => all_valid_kchar.OUTPUTSELECT
rst_n => any_valid_af_marker.OUTPUTSELECT
rst_n => any_valid_rchar.OUTPUTSELECT
rx_dll_data_in[0] => Equal0.IN7
rx_dll_data_in[0] => Equal1.IN7
rx_dll_data_in[0] => Equal2.IN7
rx_dll_data_in[0] => Equal3.IN7
rx_dll_data_in[0] => Equal4.IN7
rx_dll_data_in[1] => Equal0.IN6
rx_dll_data_in[1] => Equal1.IN6
rx_dll_data_in[1] => Equal2.IN6
rx_dll_data_in[1] => Equal3.IN6
rx_dll_data_in[1] => Equal4.IN6
rx_dll_data_in[2] => Equal0.IN4
rx_dll_data_in[2] => Equal1.IN5
rx_dll_data_in[2] => Equal2.IN4
rx_dll_data_in[2] => Equal3.IN2
rx_dll_data_in[2] => Equal4.IN3
rx_dll_data_in[3] => Equal0.IN3
rx_dll_data_in[3] => Equal1.IN4
rx_dll_data_in[3] => Equal2.IN3
rx_dll_data_in[3] => Equal3.IN1
rx_dll_data_in[3] => Equal4.IN2
rx_dll_data_in[4] => Equal0.IN2
rx_dll_data_in[4] => Equal1.IN3
rx_dll_data_in[4] => Equal2.IN2
rx_dll_data_in[4] => Equal3.IN0
rx_dll_data_in[4] => Equal4.IN1
rx_dll_data_in[5] => Equal0.IN1
rx_dll_data_in[5] => Equal1.IN2
rx_dll_data_in[5] => Equal2.IN1
rx_dll_data_in[5] => Equal3.IN5
rx_dll_data_in[5] => Equal4.IN5
rx_dll_data_in[6] => Equal0.IN0
rx_dll_data_in[6] => Equal1.IN1
rx_dll_data_in[6] => Equal2.IN5
rx_dll_data_in[6] => Equal3.IN4
rx_dll_data_in[6] => Equal4.IN4
rx_dll_data_in[7] => Equal0.IN5
rx_dll_data_in[7] => Equal1.IN0
rx_dll_data_in[7] => Equal2.IN0
rx_dll_data_in[7] => Equal3.IN3
rx_dll_data_in[7] => Equal4.IN0
rx_dll_data_in[8] => Equal5.IN7
rx_dll_data_in[8] => Equal6.IN7
rx_dll_data_in[8] => Equal7.IN7
rx_dll_data_in[8] => Equal8.IN7
rx_dll_data_in[8] => Equal9.IN7
rx_dll_data_in[9] => Equal5.IN6
rx_dll_data_in[9] => Equal6.IN6
rx_dll_data_in[9] => Equal7.IN6
rx_dll_data_in[9] => Equal8.IN6
rx_dll_data_in[9] => Equal9.IN6
rx_dll_data_in[10] => Equal5.IN4
rx_dll_data_in[10] => Equal6.IN5
rx_dll_data_in[10] => Equal7.IN4
rx_dll_data_in[10] => Equal8.IN2
rx_dll_data_in[10] => Equal9.IN3
rx_dll_data_in[11] => Equal5.IN3
rx_dll_data_in[11] => Equal6.IN4
rx_dll_data_in[11] => Equal7.IN3
rx_dll_data_in[11] => Equal8.IN1
rx_dll_data_in[11] => Equal9.IN2
rx_dll_data_in[12] => Equal5.IN2
rx_dll_data_in[12] => Equal6.IN3
rx_dll_data_in[12] => Equal7.IN2
rx_dll_data_in[12] => Equal8.IN0
rx_dll_data_in[12] => Equal9.IN1
rx_dll_data_in[13] => Equal5.IN1
rx_dll_data_in[13] => Equal6.IN2
rx_dll_data_in[13] => Equal7.IN1
rx_dll_data_in[13] => Equal8.IN5
rx_dll_data_in[13] => Equal9.IN5
rx_dll_data_in[14] => Equal5.IN0
rx_dll_data_in[14] => Equal6.IN1
rx_dll_data_in[14] => Equal7.IN5
rx_dll_data_in[14] => Equal8.IN4
rx_dll_data_in[14] => Equal9.IN4
rx_dll_data_in[15] => Equal5.IN5
rx_dll_data_in[15] => Equal6.IN0
rx_dll_data_in[15] => Equal7.IN0
rx_dll_data_in[15] => Equal8.IN3
rx_dll_data_in[15] => Equal9.IN0
rx_dll_data_in[16] => Equal10.IN7
rx_dll_data_in[16] => Equal11.IN7
rx_dll_data_in[16] => Equal12.IN7
rx_dll_data_in[16] => Equal13.IN7
rx_dll_data_in[16] => Equal14.IN7
rx_dll_data_in[17] => Equal10.IN6
rx_dll_data_in[17] => Equal11.IN6
rx_dll_data_in[17] => Equal12.IN6
rx_dll_data_in[17] => Equal13.IN6
rx_dll_data_in[17] => Equal14.IN6
rx_dll_data_in[18] => Equal10.IN4
rx_dll_data_in[18] => Equal11.IN5
rx_dll_data_in[18] => Equal12.IN4
rx_dll_data_in[18] => Equal13.IN2
rx_dll_data_in[18] => Equal14.IN3
rx_dll_data_in[19] => Equal10.IN3
rx_dll_data_in[19] => Equal11.IN4
rx_dll_data_in[19] => Equal12.IN3
rx_dll_data_in[19] => Equal13.IN1
rx_dll_data_in[19] => Equal14.IN2
rx_dll_data_in[20] => Equal10.IN2
rx_dll_data_in[20] => Equal11.IN3
rx_dll_data_in[20] => Equal12.IN2
rx_dll_data_in[20] => Equal13.IN0
rx_dll_data_in[20] => Equal14.IN1
rx_dll_data_in[21] => Equal10.IN1
rx_dll_data_in[21] => Equal11.IN2
rx_dll_data_in[21] => Equal12.IN1
rx_dll_data_in[21] => Equal13.IN5
rx_dll_data_in[21] => Equal14.IN5
rx_dll_data_in[22] => Equal10.IN0
rx_dll_data_in[22] => Equal11.IN1
rx_dll_data_in[22] => Equal12.IN5
rx_dll_data_in[22] => Equal13.IN4
rx_dll_data_in[22] => Equal14.IN4
rx_dll_data_in[23] => Equal10.IN5
rx_dll_data_in[23] => Equal11.IN0
rx_dll_data_in[23] => Equal12.IN0
rx_dll_data_in[23] => Equal13.IN3
rx_dll_data_in[23] => Equal14.IN0
rx_dll_data_in[24] => Equal15.IN7
rx_dll_data_in[24] => Equal16.IN7
rx_dll_data_in[24] => Equal17.IN7
rx_dll_data_in[24] => Equal18.IN7
rx_dll_data_in[24] => Equal19.IN7
rx_dll_data_in[25] => Equal15.IN6
rx_dll_data_in[25] => Equal16.IN6
rx_dll_data_in[25] => Equal17.IN6
rx_dll_data_in[25] => Equal18.IN6
rx_dll_data_in[25] => Equal19.IN6
rx_dll_data_in[26] => Equal15.IN4
rx_dll_data_in[26] => Equal16.IN5
rx_dll_data_in[26] => Equal17.IN4
rx_dll_data_in[26] => Equal18.IN2
rx_dll_data_in[26] => Equal19.IN3
rx_dll_data_in[27] => Equal15.IN3
rx_dll_data_in[27] => Equal16.IN4
rx_dll_data_in[27] => Equal17.IN3
rx_dll_data_in[27] => Equal18.IN1
rx_dll_data_in[27] => Equal19.IN2
rx_dll_data_in[28] => Equal15.IN2
rx_dll_data_in[28] => Equal16.IN3
rx_dll_data_in[28] => Equal17.IN2
rx_dll_data_in[28] => Equal18.IN0
rx_dll_data_in[28] => Equal19.IN1
rx_dll_data_in[29] => Equal15.IN1
rx_dll_data_in[29] => Equal16.IN2
rx_dll_data_in[29] => Equal17.IN1
rx_dll_data_in[29] => Equal18.IN5
rx_dll_data_in[29] => Equal19.IN5
rx_dll_data_in[30] => Equal15.IN0
rx_dll_data_in[30] => Equal16.IN1
rx_dll_data_in[30] => Equal17.IN5
rx_dll_data_in[30] => Equal18.IN4
rx_dll_data_in[30] => Equal19.IN4
rx_dll_data_in[31] => Equal15.IN5
rx_dll_data_in[31] => Equal16.IN0
rx_dll_data_in[31] => Equal17.IN0
rx_dll_data_in[31] => Equal18.IN3
rx_dll_data_in[31] => Equal19.IN0
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_datak_in[0] => n_af_char_marker.IN1
rx_dll_datak_in[0] => n_achar_marker.IN1
rx_dll_datak_in[0] => n_kchar_marker.IN1
rx_dll_datak_in[0] => n_rchar_marker[0].IN1
rx_dll_datak_in[0] => n_qchar_marker[0].IN1
rx_dll_datak_in[0] => n_non_k_ctl_marker[0].IN1
rx_dll_datak_in[1] => n_af_char_marker.IN1
rx_dll_datak_in[1] => n_achar_marker.IN1
rx_dll_datak_in[1] => n_kchar_marker.IN1
rx_dll_datak_in[1] => n_rchar_marker[1].IN1
rx_dll_datak_in[1] => n_qchar_marker[1].IN1
rx_dll_datak_in[1] => n_non_k_ctl_marker[1].IN1
rx_dll_datak_in[2] => n_af_char_marker.IN1
rx_dll_datak_in[2] => n_achar_marker.IN1
rx_dll_datak_in[2] => n_kchar_marker.IN1
rx_dll_datak_in[2] => n_rchar_marker[2].IN1
rx_dll_datak_in[2] => n_qchar_marker[2].IN1
rx_dll_datak_in[2] => n_non_k_ctl_marker[2].IN1
rx_dll_datak_in[3] => n_af_char_marker.IN1
rx_dll_datak_in[3] => n_achar_marker.IN1
rx_dll_datak_in[3] => n_kchar_marker.IN1
rx_dll_datak_in[3] => n_rchar_marker[3].IN1
rx_dll_datak_in[3] => n_qchar_marker[3].IN1
rx_dll_datak_in[3] => n_non_k_ctl_marker[3].IN1
rx_dll_errdetect_in[0] => n_valid_marker.IN0
rx_dll_errdetect_in[1] => n_valid_marker.IN0
rx_dll_errdetect_in[2] => n_valid_marker.IN0
rx_dll_errdetect_in[3] => n_valid_marker.IN0
rx_dll_disperr_in[0] => n_valid_marker.IN1
rx_dll_disperr_in[1] => n_valid_marker.IN1
rx_dll_disperr_in[2] => n_valid_marker.IN1
rx_dll_disperr_in[3] => n_valid_marker.IN1
csr_f[0] => ~NO_FANOUT~
csr_f[1] => ~NO_FANOUT~
csr_f[2] => ~NO_FANOUT~
csr_f[3] => ~NO_FANOUT~
csr_f[4] => ~NO_FANOUT~
csr_f[5] => ~NO_FANOUT~
csr_f[6] => ~NO_FANOUT~
csr_f[7] => ~NO_FANOUT~
n_valid_marker[0] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[1] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[2] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[3] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[0] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[1] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[2] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[3] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[0] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[1] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[2] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[3] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[0] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[1] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[2] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[3] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[0] <= valid_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[1] <= valid_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[2] <= valid_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[3] <= valid_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[0] <= valid_kchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[1] <= valid_kchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[2] <= valid_kchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[3] <= valid_kchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[0] <= valid_af_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[1] <= valid_af_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[2] <= valid_af_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[3] <= valid_af_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_valid_kchar <= all_valid_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_kchar <= any_valid_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_rchar <= any_valid_rchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_kchar <= all_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_af_marker <= any_valid_af_marker~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[0] <= valid_rchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[1] <= valid_rchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[2] <= valid_rchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[3] <= valid_rchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[0] <= af_char_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[1] <= af_char_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[2] <= af_char_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[3] <= af_char_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[0] <= achar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[1] <= achar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[2] <= achar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[3] <= achar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[0] <= kchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[1] <= kchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[2] <= kchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[3] <= kchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[0] <= rchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[1] <= rchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[2] <= rchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[3] <= rchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[0] <= qchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[1] <= qchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[2] <= qchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[3] <= qchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[0] <= non_k_ctl_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[1] <= non_k_ctl_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[2] <= non_k_ctl_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[3] <= non_k_ctl_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs
clk => rx_dll_data_in_valid_d0.CLK
clk => csr_cg_sync_err~reg0.CLK
clk => tx_reinit.CLK
clk => k_second.CLK
clk => non_all_k_first.CLK
clk => cs_init_entered.CLK
clk => wait_valid_rise.CLK
clk => dev_sync_n_d0.CLK
clk => sync_req_n~reg0.CLK
clk => icounter[0].CLK
clk => icounter[1].CLK
clk => vcounter~1.DATAIN
clk => kcounter~1.DATAIN
clk => cs_state~1.DATAIN
rst_n => cs_state.OUTPUTSELECT
rst_n => cs_state.OUTPUTSELECT
rst_n => cs_state.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => icounter.OUTPUTSELECT
rst_n => icounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => sync_req_n.OUTPUTSELECT
rst_n => dev_sync_n_d0.OUTPUTSELECT
rst_n => wait_valid_rise.OUTPUTSELECT
rst_n => cs_init_entered.OUTPUTSELECT
rst_n => non_all_k_first.OUTPUTSELECT
rst_n => k_second.OUTPUTSELECT
rst_n => tx_reinit.OUTPUTSELECT
rst_n => csr_cg_sync_err.OUTPUTSELECT
rst_n => rx_dll_data_in_valid_d0.OUTPUTSELECT
rx_dll_data_in_valid => wait_valid_rise.IN1
rx_dll_data_in_valid => rx_dll_data_in_valid_d0.DATAA
rx_dll_data_in_valid => cs_state.IN1
valid_marker[0] => WideNor0.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => WideAnd4.IN0
valid_marker[0] => WideAnd5.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => WideNor1.IN0
valid_marker[0] => WideAnd6.IN0
valid_marker[0] => WideNand0.IN0
valid_marker[0] => WideNand1.IN0
valid_marker[0] => WideNor5.IN0
valid_marker[0] => WideNand2.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => n_vcounter.DATAA
valid_marker[0] => always1.IN1
valid_marker[0] => always1.IN0
valid_marker[0] => always1.IN1
valid_marker[0] => always1.IN1
valid_marker[0] => n_icounter.DATAB
valid_marker[0] => always1.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => n_vcounter.DATAA
valid_marker[0] => always1.IN1
valid_marker[1] => WideNor0.IN1
valid_marker[1] => WideAnd4.IN1
valid_marker[1] => WideAnd5.IN1
valid_marker[1] => WideNor1.IN1
valid_marker[1] => WideNor2.IN0
valid_marker[1] => WideAnd6.IN1
valid_marker[1] => WideNand0.IN1
valid_marker[1] => WideNand1.IN1
valid_marker[1] => WideNor3.IN0
valid_marker[1] => WideAnd8.IN0
valid_marker[1] => WideNor5.IN1
valid_marker[1] => WideNand2.IN1
valid_marker[1] => always1.IN0
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN0
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[2] => WideNor0.IN2
valid_marker[2] => WideAnd4.IN2
valid_marker[2] => WideNor2.IN1
valid_marker[2] => WideAnd6.IN2
valid_marker[2] => WideNand0.IN2
valid_marker[2] => WideNor3.IN1
valid_marker[2] => WideAnd7.IN0
valid_marker[2] => WideAnd8.IN1
valid_marker[2] => WideNor4.IN0
valid_marker[2] => WideNor5.IN2
valid_marker[2] => WideNand2.IN2
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN0
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[3] => always1.IN0
valid_marker[3] => WideAnd6.IN3
valid_marker[3] => WideNor3.IN2
valid_marker[3] => always1.IN0
valid_marker[3] => WideAnd7.IN1
valid_marker[3] => WideAnd8.IN2
valid_marker[3] => WideNor4.IN1
valid_marker[3] => WideNor5.IN3
valid_marker[3] => WideNand2.IN3
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
kchar_marker[0] => WideAnd2.IN0
kchar_marker[0] => WideAnd3.IN0
kchar_marker[0] => always1.IN1
kchar_marker[1] => WideAnd1.IN0
kchar_marker[1] => WideAnd2.IN1
kchar_marker[1] => WideAnd3.IN1
kchar_marker[2] => WideAnd0.IN0
kchar_marker[2] => WideAnd1.IN1
kchar_marker[2] => WideAnd2.IN2
kchar_marker[3] => always1.IN1
kchar_marker[3] => WideAnd0.IN1
kchar_marker[3] => WideAnd1.IN2
all_kchar => k_second.IN1
all_kchar => tx_reinit.IN1
all_kchar => always1.IN1
all_kchar => non_all_k_first.DATAA
dev_sync_n => n_dev_sync_n_fall.IN1
dev_sync_n => dev_sync_n_d0.DATAA
csr_patternalign_en => wait_valid_rise.IN1
sync_req_n <= sync_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_cs_state[0] <= csr_cs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_cs_state[1] <= csr_cs_state[1].DB_MAX_OUTPUT_PORT_TYPE
csr_cg_sync_err <= csr_cg_sync_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_fs_char_replace:altera_jesd204_rx_dll_fs_char_replace
clk => char_replace_data_out[0]~reg0.CLK
clk => char_replace_data_out[1]~reg0.CLK
clk => char_replace_data_out[2]~reg0.CLK
clk => char_replace_data_out[3]~reg0.CLK
clk => char_replace_data_out[4]~reg0.CLK
clk => char_replace_data_out[5]~reg0.CLK
clk => char_replace_data_out[6]~reg0.CLK
clk => char_replace_data_out[7]~reg0.CLK
clk => char_replace_data_out[8]~reg0.CLK
clk => char_replace_data_out[9]~reg0.CLK
clk => char_replace_data_out[10]~reg0.CLK
clk => char_replace_data_out[11]~reg0.CLK
clk => char_replace_data_out[12]~reg0.CLK
clk => char_replace_data_out[13]~reg0.CLK
clk => char_replace_data_out[14]~reg0.CLK
clk => char_replace_data_out[15]~reg0.CLK
clk => char_replace_data_out[16]~reg0.CLK
clk => char_replace_data_out[17]~reg0.CLK
clk => char_replace_data_out[18]~reg0.CLK
clk => char_replace_data_out[19]~reg0.CLK
clk => char_replace_data_out[20]~reg0.CLK
clk => char_replace_data_out[21]~reg0.CLK
clk => char_replace_data_out[22]~reg0.CLK
clk => char_replace_data_out[23]~reg0.CLK
clk => char_replace_data_out[24]~reg0.CLK
clk => char_replace_data_out[25]~reg0.CLK
clk => char_replace_data_out[26]~reg0.CLK
clk => char_replace_data_out[27]~reg0.CLK
clk => char_replace_data_out[28]~reg0.CLK
clk => char_replace_data_out[29]~reg0.CLK
clk => char_replace_data_out[30]~reg0.CLK
clk => char_replace_data_out[31]~reg0.CLK
clk => prev_frame_last_octet[0].CLK
clk => prev_frame_last_octet[1].CLK
clk => prev_frame_last_octet[2].CLK
clk => prev_frame_last_octet[3].CLK
clk => prev_frame_last_octet[4].CLK
clk => prev_frame_last_octet[5].CLK
clk => prev_frame_last_octet[6].CLK
clk => prev_frame_last_octet[7].CLK
clk => last_octet_loc[0].CLK
clk => last_octet_loc[1].CLK
clk => last_octet_loc[2].CLK
clk => last_octet_loc[3].CLK
clk => errdet_rep_data_out[0].CLK
clk => errdet_rep_data_out[1].CLK
clk => errdet_rep_data_out[2].CLK
clk => errdet_rep_data_out[3].CLK
clk => errdet_rep_data_out[4].CLK
clk => errdet_rep_data_out[5].CLK
clk => errdet_rep_data_out[6].CLK
clk => errdet_rep_data_out[7].CLK
clk => errdet_rep_data_out[8].CLK
clk => errdet_rep_data_out[9].CLK
clk => errdet_rep_data_out[10].CLK
clk => errdet_rep_data_out[11].CLK
clk => errdet_rep_data_out[12].CLK
clk => errdet_rep_data_out[13].CLK
clk => errdet_rep_data_out[14].CLK
clk => errdet_rep_data_out[15].CLK
clk => errdet_rep_data_out[16].CLK
clk => errdet_rep_data_out[17].CLK
clk => errdet_rep_data_out[18].CLK
clk => errdet_rep_data_out[19].CLK
clk => errdet_rep_data_out[20].CLK
clk => errdet_rep_data_out[21].CLK
clk => errdet_rep_data_out[22].CLK
clk => errdet_rep_data_out[23].CLK
clk => errdet_rep_data_out[24].CLK
clk => errdet_rep_data_out[25].CLK
clk => errdet_rep_data_out[26].CLK
clk => errdet_rep_data_out[27].CLK
clk => errdet_rep_data_out[28].CLK
clk => errdet_rep_data_out[29].CLK
clk => errdet_rep_data_out[30].CLK
clk => errdet_rep_data_out[31].CLK
clk => prev_good_octet[0].CLK
clk => prev_good_octet[1].CLK
clk => prev_good_octet[2].CLK
clk => prev_good_octet[3].CLK
clk => prev_good_octet[4].CLK
clk => prev_good_octet[5].CLK
clk => prev_good_octet[6].CLK
clk => prev_good_octet[7].CLK
clk => ocounter[0]~reg0.CLK
clk => ocounter[1]~reg0.CLK
clk => ocounter[2]~reg0.CLK
clk => ocounter[3]~reg0.CLK
clk => ocounter[4]~reg0.CLK
clk => ocounter[5]~reg0.CLK
clk => ocounter[6]~reg0.CLK
clk => ocounter[7]~reg0.CLK
clk => first_4_kchar.CLK
clk => fs_state[0].CLK
clk => fs_state[1].CLK
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => fs_state.OUTPUTSELECT
rst_n => fs_state.OUTPUTSELECT
rst_n => first_4_kchar.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
sync_req_n => fs_state.OUTPUTSELECT
sync_req_n => fs_state.OUTPUTSELECT
rx_dll_data_in[0] => n_errdet_rep_data_out[0].DATAB
rx_dll_data_in[0] => n_prev_good_octet[0].DATAB
rx_dll_data_in[1] => n_errdet_rep_data_out[1].DATAB
rx_dll_data_in[1] => n_prev_good_octet[1].DATAB
rx_dll_data_in[2] => n_errdet_rep_data_out[2].DATAB
rx_dll_data_in[2] => n_prev_good_octet[2].DATAB
rx_dll_data_in[3] => n_errdet_rep_data_out[3].DATAB
rx_dll_data_in[3] => n_prev_good_octet[3].DATAB
rx_dll_data_in[4] => n_errdet_rep_data_out[4].DATAB
rx_dll_data_in[4] => n_prev_good_octet[4].DATAB
rx_dll_data_in[5] => n_errdet_rep_data_out[5].DATAB
rx_dll_data_in[5] => n_prev_good_octet[5].DATAB
rx_dll_data_in[6] => n_errdet_rep_data_out[6].DATAB
rx_dll_data_in[6] => n_prev_good_octet[6].DATAB
rx_dll_data_in[7] => n_errdet_rep_data_out[7].DATAB
rx_dll_data_in[7] => n_prev_good_octet[7].DATAB
rx_dll_data_in[8] => n_errdet_rep_data_out[8].DATAB
rx_dll_data_in[8] => n_prev_good_octet.DATAB
rx_dll_data_in[9] => n_errdet_rep_data_out[9].DATAB
rx_dll_data_in[9] => n_prev_good_octet.DATAB
rx_dll_data_in[10] => n_errdet_rep_data_out[10].DATAB
rx_dll_data_in[10] => n_prev_good_octet.DATAB
rx_dll_data_in[11] => n_errdet_rep_data_out[11].DATAB
rx_dll_data_in[11] => n_prev_good_octet.DATAB
rx_dll_data_in[12] => n_errdet_rep_data_out[12].DATAB
rx_dll_data_in[12] => n_prev_good_octet.DATAB
rx_dll_data_in[13] => n_errdet_rep_data_out[13].DATAB
rx_dll_data_in[13] => n_prev_good_octet.DATAB
rx_dll_data_in[14] => n_errdet_rep_data_out[14].DATAB
rx_dll_data_in[14] => n_prev_good_octet.DATAB
rx_dll_data_in[15] => n_errdet_rep_data_out[15].DATAB
rx_dll_data_in[15] => n_prev_good_octet.DATAB
rx_dll_data_in[16] => n_errdet_rep_data_out[16].DATAB
rx_dll_data_in[16] => n_prev_good_octet.DATAB
rx_dll_data_in[17] => n_errdet_rep_data_out[17].DATAB
rx_dll_data_in[17] => n_prev_good_octet.DATAB
rx_dll_data_in[18] => n_errdet_rep_data_out[18].DATAB
rx_dll_data_in[18] => n_prev_good_octet.DATAB
rx_dll_data_in[19] => n_errdet_rep_data_out[19].DATAB
rx_dll_data_in[19] => n_prev_good_octet.DATAB
rx_dll_data_in[20] => n_errdet_rep_data_out[20].DATAB
rx_dll_data_in[20] => n_prev_good_octet.DATAB
rx_dll_data_in[21] => n_errdet_rep_data_out[21].DATAB
rx_dll_data_in[21] => n_prev_good_octet.DATAB
rx_dll_data_in[22] => n_errdet_rep_data_out[22].DATAB
rx_dll_data_in[22] => n_prev_good_octet.DATAB
rx_dll_data_in[23] => n_errdet_rep_data_out[23].DATAB
rx_dll_data_in[23] => n_prev_good_octet.DATAB
rx_dll_data_in[24] => n_errdet_rep_data_out[24].DATAB
rx_dll_data_in[24] => n_prev_good_octet.DATAB
rx_dll_data_in[25] => n_errdet_rep_data_out[25].DATAB
rx_dll_data_in[25] => n_prev_good_octet.DATAB
rx_dll_data_in[26] => n_errdet_rep_data_out[26].DATAB
rx_dll_data_in[26] => n_prev_good_octet.DATAB
rx_dll_data_in[27] => n_errdet_rep_data_out[27].DATAB
rx_dll_data_in[27] => n_prev_good_octet.DATAB
rx_dll_data_in[28] => n_errdet_rep_data_out[28].DATAB
rx_dll_data_in[28] => n_prev_good_octet.DATAB
rx_dll_data_in[29] => n_errdet_rep_data_out[29].DATAB
rx_dll_data_in[29] => n_prev_good_octet.DATAB
rx_dll_data_in[30] => n_errdet_rep_data_out[30].DATAB
rx_dll_data_in[30] => n_prev_good_octet.DATAB
rx_dll_data_in[31] => n_errdet_rep_data_out[31].DATAB
rx_dll_data_in[31] => n_prev_good_octet.DATAB
rx_dll_datak_in[0] => n_not_af_good_char[0].IN0
rx_dll_datak_in[1] => n_not_af_good_char[1].IN0
rx_dll_datak_in[2] => n_not_af_good_char[2].IN0
rx_dll_datak_in[3] => n_not_af_good_char[3].IN0
rx_dll_errdetect_in[0] => n_not_af_good_char[0].IN1
rx_dll_errdetect_in[1] => n_not_af_good_char[1].IN1
rx_dll_errdetect_in[2] => n_not_af_good_char[2].IN1
rx_dll_errdetect_in[3] => n_not_af_good_char[3].IN1
csr_src_en => n_good_char[3].OUTPUTSELECT
csr_src_en => n_good_char[2].OUTPUTSELECT
csr_src_en => n_good_char[1].OUTPUTSELECT
csr_src_en => n_good_char[0].OUTPUTSELECT
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_f[0] => LessThan0.IN16
csr_f[0] => LessThan1.IN16
csr_f[0] => Add3.IN16
csr_f[0] => Equal20.IN7
csr_f[0] => Add5.IN16
csr_f[0] => Equal22.IN7
csr_f[0] => Add1.IN16
csr_f[0] => Equal0.IN7
csr_f[0] => Equal1.IN0
csr_f[0] => Equal2.IN1
csr_f[0] => Equal7.IN7
csr_f[0] => Equal10.IN1
csr_f[0] => Equal13.IN7
csr_f[0] => Equal16.IN2
csr_f[1] => LessThan0.IN15
csr_f[1] => LessThan1.IN15
csr_f[1] => Add3.IN15
csr_f[1] => Add4.IN14
csr_f[1] => Add5.IN15
csr_f[1] => Equal22.IN6
csr_f[1] => Add1.IN15
csr_f[1] => Equal0.IN6
csr_f[1] => Equal1.IN7
csr_f[1] => Equal2.IN0
csr_f[1] => Equal7.IN6
csr_f[1] => Equal10.IN7
csr_f[1] => Equal13.IN1
csr_f[1] => Equal16.IN1
csr_f[2] => LessThan0.IN14
csr_f[2] => LessThan1.IN14
csr_f[2] => Add3.IN14
csr_f[2] => Add4.IN13
csr_f[2] => Add5.IN14
csr_f[2] => Equal22.IN5
csr_f[2] => Add1.IN14
csr_f[2] => Equal0.IN5
csr_f[2] => Equal1.IN6
csr_f[2] => Equal2.IN7
csr_f[2] => Equal7.IN0
csr_f[2] => Equal10.IN0
csr_f[2] => Equal13.IN0
csr_f[2] => Equal16.IN0
csr_f[3] => LessThan0.IN13
csr_f[3] => LessThan1.IN13
csr_f[3] => Add3.IN13
csr_f[3] => Add4.IN12
csr_f[3] => Add5.IN13
csr_f[3] => Add6.IN10
csr_f[3] => Add1.IN13
csr_f[3] => Equal0.IN4
csr_f[3] => Equal1.IN5
csr_f[3] => Equal2.IN6
csr_f[3] => Equal7.IN5
csr_f[3] => Equal10.IN6
csr_f[3] => Equal13.IN6
csr_f[3] => Equal16.IN7
csr_f[4] => LessThan0.IN12
csr_f[4] => LessThan1.IN12
csr_f[4] => Add3.IN12
csr_f[4] => Add4.IN11
csr_f[4] => Add5.IN12
csr_f[4] => Add6.IN9
csr_f[4] => Add1.IN12
csr_f[4] => Equal0.IN3
csr_f[4] => Equal1.IN4
csr_f[4] => Equal2.IN5
csr_f[4] => Equal7.IN4
csr_f[4] => Equal10.IN5
csr_f[4] => Equal13.IN5
csr_f[4] => Equal16.IN6
csr_f[5] => LessThan0.IN11
csr_f[5] => LessThan1.IN11
csr_f[5] => Add3.IN11
csr_f[5] => Add4.IN10
csr_f[5] => Add5.IN11
csr_f[5] => Add6.IN8
csr_f[5] => Add1.IN11
csr_f[5] => Equal0.IN2
csr_f[5] => Equal1.IN3
csr_f[5] => Equal2.IN4
csr_f[5] => Equal7.IN3
csr_f[5] => Equal10.IN4
csr_f[5] => Equal13.IN4
csr_f[5] => Equal16.IN5
csr_f[6] => LessThan0.IN10
csr_f[6] => LessThan1.IN10
csr_f[6] => Add3.IN10
csr_f[6] => Add4.IN9
csr_f[6] => Add5.IN10
csr_f[6] => Add6.IN7
csr_f[6] => Add1.IN10
csr_f[6] => Equal0.IN1
csr_f[6] => Equal1.IN2
csr_f[6] => Equal2.IN3
csr_f[6] => Equal7.IN2
csr_f[6] => Equal10.IN3
csr_f[6] => Equal13.IN3
csr_f[6] => Equal16.IN4
csr_f[7] => LessThan0.IN9
csr_f[7] => LessThan1.IN9
csr_f[7] => Add3.IN9
csr_f[7] => Add4.IN8
csr_f[7] => Add5.IN9
csr_f[7] => Add6.IN6
csr_f[7] => Add1.IN9
csr_f[7] => Equal0.IN0
csr_f[7] => Equal1.IN1
csr_f[7] => Equal2.IN2
csr_f[7] => Equal7.IN1
csr_f[7] => Equal10.IN2
csr_f[7] => Equal13.IN2
csr_f[7] => Equal16.IN3
n_af_char_marker[0] => n_good_char.IN1
n_af_char_marker[1] => n_good_char.IN1
n_af_char_marker[2] => n_good_char.IN1
n_af_char_marker[3] => n_good_char.IN1
af_char_marker[0] => n_char_replace_data_out.IN1
af_char_marker[0] => n_prev_frame_last_octet.IN1
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_replace_data_out.IN1
af_char_marker[1] => n_prev_frame_last_octet.IN1
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_replace_data_out.IN1
af_char_marker[2] => n_prev_frame_last_octet.IN1
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_replace_data_out.IN1
af_char_marker[3] => n_prev_frame_last_octet.IN1
kchar_marker[0] => WideAnd0.IN0
kchar_marker[0] => always1.IN0
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => Mux1.IN3
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => Mux0.IN2
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[1] => WideAnd0.IN1
kchar_marker[1] => always1.IN1
kchar_marker[1] => n_ocounter.DATAA
kchar_marker[1] => n_ocounter.DATAB
kchar_marker[2] => WideAnd0.IN2
kchar_marker[2] => always1.IN1
kchar_marker[2] => n_ocounter.OUTPUTSELECT
kchar_marker[2] => n_ocounter.OUTPUTSELECT
kchar_marker[2] => n_ocounter.DATAA
kchar_marker[3] => WideAnd0.IN3
kchar_marker[3] => always1.IN1
kchar_marker[3] => n_ocounter.OUTPUTSELECT
kchar_marker[3] => n_ocounter.OUTPUTSELECT
kchar_marker[3] => n_ocounter.OUTPUTSELECT
char_replace_data_out[0] <= char_replace_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[1] <= char_replace_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[2] <= char_replace_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[3] <= char_replace_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[4] <= char_replace_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[5] <= char_replace_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[6] <= char_replace_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[7] <= char_replace_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[8] <= char_replace_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[9] <= char_replace_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[10] <= char_replace_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[11] <= char_replace_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[12] <= char_replace_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[13] <= char_replace_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[14] <= char_replace_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[15] <= char_replace_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[16] <= char_replace_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[17] <= char_replace_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[18] <= char_replace_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[19] <= char_replace_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[20] <= char_replace_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[21] <= char_replace_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[22] <= char_replace_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[23] <= char_replace_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[24] <= char_replace_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[25] <= char_replace_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[26] <= char_replace_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[27] <= char_replace_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[28] <= char_replace_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[29] <= char_replace_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[30] <= char_replace_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[31] <= char_replace_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[0] <= ocounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[1] <= ocounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[2] <= ocounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[3] <= ocounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[4] <= ocounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[5] <= ocounter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[6] <= ocounter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[7] <= ocounter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[0] <= csr_fs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[1] <= csr_fs_state[1].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align
clk => new_ocounter_valid.CLK
clk => new_ocounter[0].CLK
clk => new_ocounter[1].CLK
clk => new_ocounter[2].CLK
clk => new_ocounter[3].CLK
clk => new_ocounter[4].CLK
clk => new_ocounter[5].CLK
clk => new_ocounter[6].CLK
clk => new_ocounter[7].CLK
clk => csr_frame_misaligned~reg0.CLK
rst_n => csr_frame_misaligned.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => always1.IN0
af_char_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[1] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[1] => always1.IN0
af_char_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[2] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[2] => always1.IN0
af_char_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[3] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[3] => always1.IN0
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_csr_frame_misaligned.OUTPUTSELECT
valid_af_marker[0] => always1.IN1
valid_af_marker[0] => Equal13.IN1
valid_af_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => always1.IN1
valid_af_marker[1] => always1.IN1
valid_af_marker[1] => Equal12.IN1
valid_af_marker[1] => Equal13.IN2
valid_af_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => always1.IN1
valid_af_marker[2] => always1.IN1
valid_af_marker[2] => n_new_ocounter.DATAA
valid_af_marker[2] => Equal12.IN2
valid_af_marker[2] => Equal13.IN0
valid_af_marker[2] => n_new_ocounter.DATAA
valid_af_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => always1.IN1
valid_af_marker[3] => always1.IN1
valid_af_marker[3] => Equal12.IN0
csr_f[0] => Equal0.IN1
csr_f[0] => Equal1.IN7
csr_f[0] => n_new_ocounter.DATAB
csr_f[0] => LessThan0.IN16
csr_f[0] => LessThan1.IN16
csr_f[0] => Add3.IN16
csr_f[0] => Equal4.IN7
csr_f[0] => Equal5.IN7
csr_f[0] => Add5.IN16
csr_f[0] => Equal8.IN1
csr_f[0] => Equal10.IN7
csr_f[0] => Add1.IN16
csr_f[0] => Equal9.IN1
csr_f[0] => Equal11.IN0
csr_f[1] => Equal0.IN0
csr_f[1] => Equal1.IN6
csr_f[1] => n_new_ocounter.DATAB
csr_f[1] => LessThan0.IN15
csr_f[1] => LessThan1.IN15
csr_f[1] => Add3.IN15
csr_f[1] => Add4.IN14
csr_f[1] => Add5.IN15
csr_f[1] => Equal8.IN0
csr_f[1] => Equal10.IN6
csr_f[1] => Add1.IN15
csr_f[1] => Equal9.IN0
csr_f[1] => Equal11.IN7
csr_f[2] => n_new_ocounter.DATAB
csr_f[2] => LessThan0.IN14
csr_f[2] => LessThan1.IN14
csr_f[2] => Add3.IN14
csr_f[2] => Add4.IN13
csr_f[2] => Add5.IN14
csr_f[2] => Add6.IN12
csr_f[2] => Add1.IN14
csr_f[2] => Equal9.IN7
csr_f[2] => Equal11.IN6
csr_f[3] => n_new_ocounter.DATAB
csr_f[3] => LessThan0.IN13
csr_f[3] => LessThan1.IN13
csr_f[3] => Add3.IN13
csr_f[3] => Add4.IN12
csr_f[3] => Add5.IN13
csr_f[3] => Add6.IN11
csr_f[3] => Add1.IN13
csr_f[3] => Equal9.IN6
csr_f[3] => Equal11.IN5
csr_f[4] => n_new_ocounter.DATAB
csr_f[4] => LessThan0.IN12
csr_f[4] => LessThan1.IN12
csr_f[4] => Add3.IN12
csr_f[4] => Add4.IN11
csr_f[4] => Add5.IN12
csr_f[4] => Add6.IN10
csr_f[4] => Add1.IN12
csr_f[4] => Equal9.IN5
csr_f[4] => Equal11.IN4
csr_f[5] => n_new_ocounter.DATAB
csr_f[5] => LessThan0.IN11
csr_f[5] => LessThan1.IN11
csr_f[5] => Add3.IN11
csr_f[5] => Add4.IN10
csr_f[5] => Add5.IN11
csr_f[5] => Add6.IN9
csr_f[5] => Add1.IN11
csr_f[5] => Equal9.IN4
csr_f[5] => Equal11.IN3
csr_f[6] => n_new_ocounter.DATAB
csr_f[6] => LessThan0.IN10
csr_f[6] => LessThan1.IN10
csr_f[6] => Add3.IN10
csr_f[6] => Add4.IN9
csr_f[6] => Add5.IN10
csr_f[6] => Add6.IN8
csr_f[6] => Add1.IN10
csr_f[6] => Equal9.IN3
csr_f[6] => Equal11.IN2
csr_f[7] => n_new_ocounter.DATAB
csr_f[7] => LessThan0.IN9
csr_f[7] => LessThan1.IN9
csr_f[7] => Add3.IN9
csr_f[7] => Add4.IN8
csr_f[7] => Add5.IN9
csr_f[7] => Add6.IN7
csr_f[7] => Add1.IN9
csr_f[7] => Equal9.IN2
csr_f[7] => Equal11.IN1
csr_dis_frame_align => csr_frame_misaligned.IN1
csr_fs_state[0] => Equal14.IN1
csr_fs_state[1] => Equal14.IN0
ocounter[0] => Equal0.IN3
ocounter[0] => Equal1.IN15
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => Equal2.IN15
ocounter[0] => Equal4.IN15
ocounter[0] => Equal6.IN15
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[1] => Equal0.IN2
ocounter[1] => Equal1.IN14
ocounter[1] => Equal2.IN14
ocounter[1] => Equal4.IN14
ocounter[1] => Equal6.IN14
ocounter[2] => Equal1.IN13
ocounter[2] => Equal2.IN13
ocounter[2] => Equal4.IN13
ocounter[2] => Equal6.IN13
ocounter[3] => Equal1.IN12
ocounter[3] => Equal2.IN12
ocounter[3] => Equal4.IN12
ocounter[3] => Equal6.IN12
ocounter[4] => Equal1.IN11
ocounter[4] => Equal2.IN11
ocounter[4] => Equal4.IN11
ocounter[4] => Equal6.IN11
ocounter[5] => Equal1.IN10
ocounter[5] => Equal2.IN10
ocounter[5] => Equal4.IN10
ocounter[5] => Equal6.IN10
ocounter[6] => Equal1.IN9
ocounter[6] => Equal2.IN9
ocounter[6] => Equal4.IN9
ocounter[6] => Equal6.IN9
ocounter[7] => Equal1.IN8
ocounter[7] => Equal2.IN8
ocounter[7] => Equal4.IN8
ocounter[7] => Equal6.IN8
csr_frame_misaligned <= csr_frame_misaligned~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align
clk => adj_valid_achar[0].CLK
clk => adj_valid_achar[1].CLK
clk => adj_valid_achar[2].CLK
clk => adj_valid_achar[3].CLK
clk => adj_achar[0].CLK
clk => adj_achar[1].CLK
clk => adj_achar[2].CLK
clk => adj_achar[3].CLK
clk => prev_A_position[0].CLK
clk => prev_A_position[1].CLK
clk => prev_A_position[2].CLK
clk => prev_A_position[3].CLK
clk => prev_A_position[4].CLK
clk => fcounter[0].CLK
clk => fcounter[1].CLK
clk => fcounter[2].CLK
clk => fcounter[3].CLK
clk => fcounter[4].CLK
clk => csr_lane_misaligned~reg0.CLK
rst_n => csr_lane_misaligned.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
n_achar_marker[0] => ~NO_FANOUT~
n_achar_marker[1] => n_combi_valid_a_marker[1].IN0
n_achar_marker[1] => n_adj_achar.DATAB
n_achar_marker[2] => n_combi_valid_a_marker[2].IN0
n_achar_marker[2] => n_adj_achar.DATAB
n_achar_marker[2] => n_adj_achar.DATAB
n_achar_marker[3] => n_combi_valid_a_marker[3].IN0
n_achar_marker[3] => n_adj_achar.DATAB
n_achar_marker[3] => n_adj_achar.DATAB
n_achar_marker[3] => n_adj_achar[0].DATAB
n_valid_marker[0] => ~NO_FANOUT~
n_valid_marker[1] => n_combi_valid_a_marker[1].IN1
n_valid_marker[2] => n_combi_valid_a_marker[2].IN1
n_valid_marker[3] => n_combi_valid_a_marker[3].IN1
achar_marker[0] => n_valid_a_marker[0].IN0
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar[1].DATAB
achar_marker[1] => n_valid_a_marker[1].IN0
achar_marker[1] => n_adj_achar.DATAB
achar_marker[1] => n_adj_achar.DATAB
achar_marker[1] => n_adj_achar[2].DATAB
achar_marker[2] => n_valid_a_marker[2].IN0
achar_marker[2] => n_adj_achar.DATAB
achar_marker[2] => n_adj_achar[3].DATAB
achar_marker[3] => n_valid_a_marker[3].IN0
achar_marker[3] => n_adj_achar.DATAB
valid_marker[0] => n_valid_a_marker[0].IN1
valid_marker[1] => n_valid_a_marker[1].IN1
valid_marker[2] => n_valid_a_marker[2].IN1
valid_marker[3] => n_valid_a_marker[3].IN1
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[3] => n_adj_achar[3].OUTPUTSELECT
achar_position[3] => n_adj_achar[2].OUTPUTSELECT
achar_position[3] => n_adj_achar[1].OUTPUTSELECT
achar_position[3] => n_adj_achar[0].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[3].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[2].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[1].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[0].OUTPUTSELECT
csr_f[0] => LessThan2.IN16
csr_f[0] => Equal0.IN7
csr_f[0] => Equal3.IN0
csr_f[1] => LessThan2.IN15
csr_f[1] => Equal0.IN6
csr_f[1] => Equal3.IN7
csr_f[2] => LessThan2.IN14
csr_f[2] => Equal0.IN5
csr_f[2] => Equal3.IN6
csr_f[3] => LessThan2.IN13
csr_f[3] => Equal0.IN4
csr_f[3] => Equal3.IN5
csr_f[4] => LessThan2.IN12
csr_f[4] => Equal0.IN3
csr_f[4] => Equal3.IN4
csr_f[5] => LessThan2.IN11
csr_f[5] => Equal0.IN2
csr_f[5] => Equal3.IN3
csr_f[6] => LessThan2.IN10
csr_f[6] => Equal0.IN1
csr_f[6] => Equal3.IN2
csr_f[7] => LessThan2.IN9
csr_f[7] => Equal0.IN0
csr_f[7] => Equal3.IN1
csr_k[0] => LessThan0.IN8
csr_k[0] => LessThan1.IN9
csr_k[0] => Equal5.IN4
csr_k[0] => prev_A_position.DATAB
csr_k[0] => Add3.IN5
csr_k[0] => Add1.IN10
csr_k[1] => LessThan0.IN7
csr_k[1] => LessThan1.IN8
csr_k[1] => Equal5.IN3
csr_k[1] => prev_A_position.DATAB
csr_k[1] => Add3.IN4
csr_k[1] => Add1.IN9
csr_k[2] => LessThan0.IN6
csr_k[2] => LessThan1.IN7
csr_k[2] => Equal5.IN2
csr_k[2] => prev_A_position.DATAB
csr_k[2] => Add3.IN3
csr_k[2] => Add1.IN8
csr_k[3] => LessThan0.IN5
csr_k[3] => LessThan1.IN6
csr_k[3] => Equal5.IN1
csr_k[3] => prev_A_position.DATAB
csr_k[3] => Add3.IN2
csr_k[3] => Add1.IN7
csr_k[4] => LessThan0.IN4
csr_k[4] => LessThan1.IN5
csr_k[4] => Equal5.IN0
csr_k[4] => prev_A_position.DATAB
csr_k[4] => Add3.IN1
csr_k[4] => Add1.IN6
csr_dis_lane_align => csr_lane_misaligned.IN1
csr_fs_state[0] => Equal7.IN1
csr_fs_state[1] => Equal7.IN0
ocounter[0] => LessThan2.IN18
ocounter[1] => LessThan2.IN17
ocounter[2] => Add5.IN12
ocounter[3] => Add5.IN11
ocounter[4] => Add5.IN10
ocounter[5] => Add5.IN9
ocounter[6] => Add5.IN8
ocounter[7] => Add5.IN7
csr_lane_misaligned <= csr_lane_misaligned~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store
clk => clk.IN1
rst_n => csr_ilas_cfg_data_started.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => any_valid_q_marker.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => start_ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => flush_fifo.OUTPUTSELECT
rst_n => sclr.OUTPUTSELECT
rst_n => start_write.OUTPUTSELECT
rst_n => next_clk_write.OUTPUTSELECT
rst_n => next_clk_write_d0.OUTPUTSELECT
rst_n => first_A_n.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => rbd_release_d0.OUTPUTSELECT
rst_n => rbd_release_d1.OUTPUTSELECT
rst_n => alignment_ready_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => all_valid_k_d0.OUTPUTSELECT
rst_n => ilas_unexp_k.OUTPUTSELECT
rst_n => user_unexp_k.OUTPUTSELECT
rst_n => unexp_k.OUTPUTSELECT
rst_n => csr_unexpected_kchar.OUTPUTSELECT
rst_n => csr_missing_ilas.OUTPUTSELECT
rst_n => rchar_found.OUTPUTSELECT
rst_n => rchar_check.OUTPUTSELECT
char_replace_data_in[0] => char_replace_data_in_d0.DATAA
char_replace_data_in[0] => n_fifo_din.DATAB
char_replace_data_in[0] => ilas_cfg_valid_q.DATAB
char_replace_data_in[1] => char_replace_data_in_d0.DATAA
char_replace_data_in[1] => n_fifo_din.DATAB
char_replace_data_in[1] => ilas_cfg_valid_q.DATAB
char_replace_data_in[2] => char_replace_data_in_d0.DATAA
char_replace_data_in[2] => n_fifo_din.DATAB
char_replace_data_in[2] => ilas_cfg_valid_q.DATAB
char_replace_data_in[3] => char_replace_data_in_d0.DATAA
char_replace_data_in[3] => n_fifo_din.DATAB
char_replace_data_in[3] => ilas_cfg_valid_q.DATAB
char_replace_data_in[4] => char_replace_data_in_d0.DATAA
char_replace_data_in[4] => n_fifo_din.DATAB
char_replace_data_in[4] => ilas_cfg_valid_q.DATAB
char_replace_data_in[5] => char_replace_data_in_d0.DATAA
char_replace_data_in[5] => n_fifo_din.DATAB
char_replace_data_in[5] => ilas_cfg_valid_q.DATAB
char_replace_data_in[6] => char_replace_data_in_d0.DATAA
char_replace_data_in[6] => n_fifo_din.DATAB
char_replace_data_in[6] => ilas_cfg_valid_q.DATAB
char_replace_data_in[7] => char_replace_data_in_d0.DATAA
char_replace_data_in[7] => n_fifo_din.DATAB
char_replace_data_in[7] => ilas_cfg_valid_q.DATAB
char_replace_data_in[8] => char_replace_data_in_d0.DATAA
char_replace_data_in[8] => n_fifo_din.DATAB
char_replace_data_in[8] => n_fifo_din.DATAB
char_replace_data_in[8] => ilas_cfg_valid_q.DATAB
char_replace_data_in[8] => ilas_cfg_valid_q.DATAB
char_replace_data_in[9] => char_replace_data_in_d0.DATAA
char_replace_data_in[9] => n_fifo_din.DATAB
char_replace_data_in[9] => n_fifo_din.DATAB
char_replace_data_in[9] => ilas_cfg_valid_q.DATAB
char_replace_data_in[9] => ilas_cfg_valid_q.DATAB
char_replace_data_in[10] => char_replace_data_in_d0.DATAA
char_replace_data_in[10] => n_fifo_din.DATAB
char_replace_data_in[10] => n_fifo_din.DATAB
char_replace_data_in[10] => ilas_cfg_valid_q.DATAB
char_replace_data_in[10] => ilas_cfg_valid_q.DATAB
char_replace_data_in[11] => char_replace_data_in_d0.DATAA
char_replace_data_in[11] => n_fifo_din.DATAB
char_replace_data_in[11] => n_fifo_din.DATAB
char_replace_data_in[11] => ilas_cfg_valid_q.DATAB
char_replace_data_in[11] => ilas_cfg_valid_q.DATAB
char_replace_data_in[12] => char_replace_data_in_d0.DATAA
char_replace_data_in[12] => n_fifo_din.DATAB
char_replace_data_in[12] => n_fifo_din.DATAB
char_replace_data_in[12] => ilas_cfg_valid_q.DATAB
char_replace_data_in[12] => ilas_cfg_valid_q.DATAB
char_replace_data_in[13] => char_replace_data_in_d0.DATAA
char_replace_data_in[13] => n_fifo_din.DATAB
char_replace_data_in[13] => n_fifo_din.DATAB
char_replace_data_in[13] => ilas_cfg_valid_q.DATAB
char_replace_data_in[13] => ilas_cfg_valid_q.DATAB
char_replace_data_in[14] => char_replace_data_in_d0.DATAA
char_replace_data_in[14] => n_fifo_din.DATAB
char_replace_data_in[14] => n_fifo_din.DATAB
char_replace_data_in[14] => ilas_cfg_valid_q.DATAB
char_replace_data_in[14] => ilas_cfg_valid_q.DATAB
char_replace_data_in[15] => char_replace_data_in_d0.DATAA
char_replace_data_in[15] => n_fifo_din.DATAB
char_replace_data_in[15] => n_fifo_din.DATAB
char_replace_data_in[15] => ilas_cfg_valid_q.DATAB
char_replace_data_in[15] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => char_replace_data_in_d0.DATAA
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => char_replace_data_in_d0.DATAA
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => char_replace_data_in_d0.DATAA
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => char_replace_data_in_d0.DATAA
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => char_replace_data_in_d0.DATAA
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => char_replace_data_in_d0.DATAA
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => char_replace_data_in_d0.DATAA
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => char_replace_data_in_d0.DATAA
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din[0].DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din[1].DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din[2].DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din[3].DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din[4].DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din[5].DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din[6].DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din[7].DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
n_valid_marker[0] => n_n_valid_k_marker[0].IN0
n_valid_marker[1] => n_n_valid_k_marker[1].IN0
n_valid_marker[2] => n_n_valid_k_marker[2].IN0
n_valid_marker[3] => n_n_valid_k_marker[3].IN0
n_achar_marker[0] => ~NO_FANOUT~
n_achar_marker[1] => ~NO_FANOUT~
n_achar_marker[2] => ~NO_FANOUT~
n_achar_marker[3] => ~NO_FANOUT~
n_kchar_marker[0] => n_n_valid_k_marker[0].IN1
n_kchar_marker[1] => n_n_valid_k_marker[1].IN1
n_kchar_marker[2] => n_n_valid_k_marker[2].IN1
n_kchar_marker[3] => n_n_valid_k_marker[3].IN1
valid_marker[0] => n_new_valid_a_marker.IN0
valid_marker[0] => n_valid_q_marker[0].IN0
valid_marker[0] => n_user_unexp_k.IN0
valid_marker[1] => n_new_valid_a_marker.IN0
valid_marker[1] => n_valid_q_marker[1].IN0
valid_marker[1] => n_user_unexp_k.IN0
valid_marker[2] => n_new_valid_a_marker.IN0
valid_marker[2] => n_valid_q_marker[2].IN0
valid_marker[2] => n_user_unexp_k.IN0
valid_marker[3] => n_new_valid_a_marker.IN0
valid_marker[3] => n_valid_q_marker[3].IN0
valid_marker[3] => n_user_unexp_k.IN0
valid_kchar_marker[0] => n_new_kchar_marker[0].DATAB
valid_kchar_marker[1] => n_new_kchar_marker[1].DATAB
valid_kchar_marker[2] => n_new_kchar_marker[2].DATAB
valid_kchar_marker[3] => n_new_kchar_marker[3].DATAB
all_valid_kchar => rchar_found.OUTPUTSELECT
all_valid_kchar => rchar_check.OUTPUTSELECT
all_valid_kchar => csr_missing_ilas.OUTPUTSELECT
all_valid_kchar => all_valid_k_d0.DATAA
all_valid_kchar => alignment_ready.IN1
all_valid_kchar => n_unexp_k.IN1
any_valid_kchar => alignment_ready.IN0
any_valid_kchar => n_unexp_k.IN1
any_valid_rchar => alignment_ready.IN1
any_valid_rchar => n_flush_fifo.IN0
any_valid_rchar => rchar_found.OUTPUTSELECT
any_valid_rchar => rchar_check.OUTPUTSELECT
any_valid_rchar => csr_missing_ilas.OUTPUTSELECT
valid_rchar_marker[0] => ~NO_FANOUT~
valid_rchar_marker[1] => ~NO_FANOUT~
valid_rchar_marker[2] => ~NO_FANOUT~
valid_rchar_marker[3] => ~NO_FANOUT~
af_char_marker[0] => n_user_unexp_k[0].IN1
af_char_marker[0] => n_ilas_unexp_k.IN1
af_char_marker[1] => n_user_unexp_k[1].IN1
af_char_marker[1] => n_ilas_unexp_k.IN1
af_char_marker[2] => n_user_unexp_k[2].IN1
af_char_marker[2] => n_ilas_unexp_k.IN1
af_char_marker[3] => n_user_unexp_k[3].IN1
af_char_marker[3] => n_ilas_unexp_k.IN1
achar_marker[0] => n_new_valid_a_marker.IN1
achar_marker[1] => n_new_valid_a_marker.IN1
achar_marker[2] => n_new_valid_a_marker.IN1
achar_marker[3] => n_new_valid_a_marker.IN1
kchar_marker[0] => ~NO_FANOUT~
kchar_marker[1] => ~NO_FANOUT~
kchar_marker[2] => ~NO_FANOUT~
kchar_marker[3] => ~NO_FANOUT~
rchar_marker[0] => n_ilas_unexp_k.IN1
rchar_marker[1] => n_ilas_unexp_k.IN1
rchar_marker[2] => n_ilas_unexp_k.IN1
rchar_marker[3] => n_ilas_unexp_k.IN1
qchar_marker[0] => n_valid_q_marker[0].IN1
qchar_marker[0] => n_ilas_unexp_k.IN1
qchar_marker[1] => n_valid_q_marker[1].IN1
qchar_marker[1] => n_ilas_unexp_k.IN1
qchar_marker[2] => n_valid_q_marker[2].IN1
qchar_marker[2] => n_ilas_unexp_k.IN1
qchar_marker[3] => n_valid_q_marker[3].IN1
qchar_marker[3] => n_ilas_unexp_k.IN1
non_k_ctl_marker[0] => n_user_unexp_k.IN1
non_k_ctl_marker[1] => n_user_unexp_k.IN1
non_k_ctl_marker[2] => n_user_unexp_k.IN1
non_k_ctl_marker[3] => n_user_unexp_k.IN1
rbd_release => rbd_release.IN1
dev_sync_n => alignment_ready.IN1
dev_sync_n => n_unexp_k.IN1
dev_sync_n => csr_ilas_cfg_data_started.OUTPUTSELECT
dev_sync_n => csr_missing_ilas.OUTPUTSELECT
dev_sync_n => rchar_found.OUTPUTSELECT
dev_sync_n => rchar_check.OUTPUTSELECT
dev_sync_n => ilas_cfg.IN0
dev_sync_n => start_ilas_cfg.IN0
dev_sync_n => n_flush_fifo.IN1
csr_lane_sync_en => alignment_ready.IN1
csr_lane_sync_en => n_flush_fifo.IN1
csr_lane_sync_en => n_next_clk_write.OUTPUTSELECT
csr_lane_sync_en => n_achar_position[3].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[2].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[1].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[0].OUTPUTSELECT
csr_lane_sync_en => always6.IN1
csr_lane_sync_en => n_ilas_unexp_k[3].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[2].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[1].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[0].OUTPUTSELECT
csr_lane_sync_en => ilas_cfg.IN1
csr_lane_sync_en => start_ilas_cfg.IN1
alignment_ready <= alignment_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[0] <= fifo_out_d0[0].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[1] <= fifo_out_d0[1].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[2] <= fifo_out_d0[2].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[3] <= fifo_out_d0[3].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[4] <= fifo_out_d0[4].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[5] <= fifo_out_d0[5].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[6] <= fifo_out_d0[6].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[7] <= fifo_out_d0[7].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[8] <= fifo_out_d0[8].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[9] <= fifo_out_d0[9].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[10] <= fifo_out_d0[10].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[11] <= fifo_out_d0[11].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[12] <= fifo_out_d0[12].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[13] <= fifo_out_d0[13].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[14] <= fifo_out_d0[14].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[15] <= fifo_out_d0[15].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[16] <= fifo_out_d0[16].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[17] <= fifo_out_d0[17].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[18] <= fifo_out_d0[18].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[19] <= fifo_out_d0[19].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[20] <= fifo_out_d0[20].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[21] <= fifo_out_d0[21].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[22] <= fifo_out_d0[22].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[23] <= fifo_out_d0[23].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[24] <= fifo_out_d0[24].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[25] <= fifo_out_d0[25].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[26] <= fifo_out_d0[26].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[27] <= fifo_out_d0[27].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[28] <= fifo_out_d0[28].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[29] <= fifo_out_d0[29].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[30] <= fifo_out_d0[30].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[31] <= fifo_out_d0[31].DB_MAX_OUTPUT_PORT_TYPE
achar_position[0] <= achar_position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[1] <= achar_position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[2] <= achar_position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[3] <= achar_position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= <GND>
err_detected <= <GND>
err_fatal <= <GND>
syn_e <= <GND>
dbg_rx_fifo_empty <= altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo.empty
dbg_rx_fifo_full <= altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo.full
csr_ilas_cfg[0] <= ilas_cfg[0].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[1] <= ilas_cfg[1].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[2] <= ilas_cfg[2].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[3] <= ilas_cfg[3].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[4] <= ilas_cfg[4].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[5] <= ilas_cfg[5].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[6] <= ilas_cfg[6].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[7] <= ilas_cfg[7].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[8] <= ilas_cfg[8].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[9] <= ilas_cfg[9].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[10] <= ilas_cfg[10].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[11] <= ilas_cfg[11].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[12] <= ilas_cfg[12].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[13] <= ilas_cfg[13].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[14] <= ilas_cfg[14].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[15] <= ilas_cfg[15].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[16] <= ilas_cfg[16].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[17] <= ilas_cfg[17].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[18] <= ilas_cfg[18].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[19] <= ilas_cfg[19].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[20] <= ilas_cfg[20].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[21] <= ilas_cfg[21].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[22] <= ilas_cfg[22].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[23] <= ilas_cfg[23].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[24] <= ilas_cfg[24].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[25] <= ilas_cfg[25].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[26] <= ilas_cfg[26].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[27] <= ilas_cfg[27].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[28] <= ilas_cfg[28].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[29] <= ilas_cfg[29].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[30] <= ilas_cfg[30].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[31] <= ilas_cfg[31].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[32] <= ilas_cfg[32].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[33] <= ilas_cfg[33].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[34] <= ilas_cfg[34].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[35] <= ilas_cfg[35].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[36] <= ilas_cfg[36].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[37] <= ilas_cfg[37].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[38] <= ilas_cfg[38].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[39] <= ilas_cfg[39].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[40] <= ilas_cfg[40].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[41] <= ilas_cfg[41].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[42] <= ilas_cfg[42].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[43] <= ilas_cfg[43].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[44] <= ilas_cfg[44].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[45] <= ilas_cfg[45].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[46] <= ilas_cfg[46].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[47] <= ilas_cfg[47].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[48] <= ilas_cfg[48].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[49] <= ilas_cfg[49].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[50] <= ilas_cfg[50].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[51] <= ilas_cfg[51].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[52] <= ilas_cfg[52].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[53] <= ilas_cfg[53].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[54] <= ilas_cfg[54].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[55] <= ilas_cfg[55].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[56] <= ilas_cfg[56].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[57] <= ilas_cfg[57].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[58] <= ilas_cfg[58].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[59] <= ilas_cfg[59].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[60] <= ilas_cfg[60].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[61] <= ilas_cfg[61].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[62] <= ilas_cfg[62].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[63] <= ilas_cfg[63].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[64] <= ilas_cfg[64].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[65] <= ilas_cfg[65].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[66] <= ilas_cfg[66].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[67] <= ilas_cfg[67].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[68] <= ilas_cfg[68].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[69] <= ilas_cfg[69].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[70] <= ilas_cfg[70].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[71] <= ilas_cfg[71].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[72] <= ilas_cfg[72].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[73] <= ilas_cfg[73].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[74] <= ilas_cfg[74].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[75] <= ilas_cfg[75].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[76] <= ilas_cfg[76].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[77] <= ilas_cfg[77].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[78] <= ilas_cfg[78].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[79] <= ilas_cfg[79].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[80] <= ilas_cfg[80].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[81] <= ilas_cfg[81].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[82] <= ilas_cfg[82].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[83] <= ilas_cfg[83].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[84] <= ilas_cfg[84].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[85] <= ilas_cfg[85].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[86] <= ilas_cfg[86].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[87] <= ilas_cfg[87].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[88] <= ilas_cfg[88].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[89] <= ilas_cfg[89].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[90] <= ilas_cfg[90].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[91] <= ilas_cfg[91].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[92] <= ilas_cfg[92].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[93] <= ilas_cfg[93].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[94] <= ilas_cfg[94].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[95] <= ilas_cfg[95].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[96] <= ilas_cfg[96].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[97] <= ilas_cfg[97].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[98] <= ilas_cfg[98].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[99] <= ilas_cfg[99].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[100] <= ilas_cfg[100].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[101] <= ilas_cfg[101].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[102] <= ilas_cfg[102].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[103] <= ilas_cfg[103].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[104] <= ilas_cfg[104].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[105] <= ilas_cfg[105].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[106] <= ilas_cfg[106].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[107] <= ilas_cfg[107].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[108] <= ilas_cfg[108].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[109] <= ilas_cfg[109].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[110] <= ilas_cfg[110].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[111] <= ilas_cfg[111].DB_MAX_OUTPUT_PORT_TYPE
csr_unexpected_kchar <= csr_unexpected_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_missing_ilas <= csr_missing_ilas~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg_data_started <= csr_ilas_cfg_data_started~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component
data[0] => scfifo_uv81:auto_generated.data[0]
data[1] => scfifo_uv81:auto_generated.data[1]
data[2] => scfifo_uv81:auto_generated.data[2]
data[3] => scfifo_uv81:auto_generated.data[3]
data[4] => scfifo_uv81:auto_generated.data[4]
data[5] => scfifo_uv81:auto_generated.data[5]
data[6] => scfifo_uv81:auto_generated.data[6]
data[7] => scfifo_uv81:auto_generated.data[7]
data[8] => scfifo_uv81:auto_generated.data[8]
data[9] => scfifo_uv81:auto_generated.data[9]
data[10] => scfifo_uv81:auto_generated.data[10]
data[11] => scfifo_uv81:auto_generated.data[11]
data[12] => scfifo_uv81:auto_generated.data[12]
data[13] => scfifo_uv81:auto_generated.data[13]
data[14] => scfifo_uv81:auto_generated.data[14]
data[15] => scfifo_uv81:auto_generated.data[15]
data[16] => scfifo_uv81:auto_generated.data[16]
data[17] => scfifo_uv81:auto_generated.data[17]
data[18] => scfifo_uv81:auto_generated.data[18]
data[19] => scfifo_uv81:auto_generated.data[19]
data[20] => scfifo_uv81:auto_generated.data[20]
data[21] => scfifo_uv81:auto_generated.data[21]
data[22] => scfifo_uv81:auto_generated.data[22]
data[23] => scfifo_uv81:auto_generated.data[23]
data[24] => scfifo_uv81:auto_generated.data[24]
data[25] => scfifo_uv81:auto_generated.data[25]
data[26] => scfifo_uv81:auto_generated.data[26]
data[27] => scfifo_uv81:auto_generated.data[27]
data[28] => scfifo_uv81:auto_generated.data[28]
data[29] => scfifo_uv81:auto_generated.data[29]
data[30] => scfifo_uv81:auto_generated.data[30]
data[31] => scfifo_uv81:auto_generated.data[31]
q[0] <= scfifo_uv81:auto_generated.q[0]
q[1] <= scfifo_uv81:auto_generated.q[1]
q[2] <= scfifo_uv81:auto_generated.q[2]
q[3] <= scfifo_uv81:auto_generated.q[3]
q[4] <= scfifo_uv81:auto_generated.q[4]
q[5] <= scfifo_uv81:auto_generated.q[5]
q[6] <= scfifo_uv81:auto_generated.q[6]
q[7] <= scfifo_uv81:auto_generated.q[7]
q[8] <= scfifo_uv81:auto_generated.q[8]
q[9] <= scfifo_uv81:auto_generated.q[9]
q[10] <= scfifo_uv81:auto_generated.q[10]
q[11] <= scfifo_uv81:auto_generated.q[11]
q[12] <= scfifo_uv81:auto_generated.q[12]
q[13] <= scfifo_uv81:auto_generated.q[13]
q[14] <= scfifo_uv81:auto_generated.q[14]
q[15] <= scfifo_uv81:auto_generated.q[15]
q[16] <= scfifo_uv81:auto_generated.q[16]
q[17] <= scfifo_uv81:auto_generated.q[17]
q[18] <= scfifo_uv81:auto_generated.q[18]
q[19] <= scfifo_uv81:auto_generated.q[19]
q[20] <= scfifo_uv81:auto_generated.q[20]
q[21] <= scfifo_uv81:auto_generated.q[21]
q[22] <= scfifo_uv81:auto_generated.q[22]
q[23] <= scfifo_uv81:auto_generated.q[23]
q[24] <= scfifo_uv81:auto_generated.q[24]
q[25] <= scfifo_uv81:auto_generated.q[25]
q[26] <= scfifo_uv81:auto_generated.q[26]
q[27] <= scfifo_uv81:auto_generated.q[27]
q[28] <= scfifo_uv81:auto_generated.q[28]
q[29] <= scfifo_uv81:auto_generated.q[29]
q[30] <= scfifo_uv81:auto_generated.q[30]
q[31] <= scfifo_uv81:auto_generated.q[31]
wrreq => scfifo_uv81:auto_generated.wrreq
rdreq => scfifo_uv81:auto_generated.rdreq
clock => scfifo_uv81:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_uv81:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_uv81:auto_generated.empty
full <= scfifo_uv81:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated
clock => a_dpfifo_hn81:dpfifo.clock
data[0] => a_dpfifo_hn81:dpfifo.data[0]
data[1] => a_dpfifo_hn81:dpfifo.data[1]
data[2] => a_dpfifo_hn81:dpfifo.data[2]
data[3] => a_dpfifo_hn81:dpfifo.data[3]
data[4] => a_dpfifo_hn81:dpfifo.data[4]
data[5] => a_dpfifo_hn81:dpfifo.data[5]
data[6] => a_dpfifo_hn81:dpfifo.data[6]
data[7] => a_dpfifo_hn81:dpfifo.data[7]
data[8] => a_dpfifo_hn81:dpfifo.data[8]
data[9] => a_dpfifo_hn81:dpfifo.data[9]
data[10] => a_dpfifo_hn81:dpfifo.data[10]
data[11] => a_dpfifo_hn81:dpfifo.data[11]
data[12] => a_dpfifo_hn81:dpfifo.data[12]
data[13] => a_dpfifo_hn81:dpfifo.data[13]
data[14] => a_dpfifo_hn81:dpfifo.data[14]
data[15] => a_dpfifo_hn81:dpfifo.data[15]
data[16] => a_dpfifo_hn81:dpfifo.data[16]
data[17] => a_dpfifo_hn81:dpfifo.data[17]
data[18] => a_dpfifo_hn81:dpfifo.data[18]
data[19] => a_dpfifo_hn81:dpfifo.data[19]
data[20] => a_dpfifo_hn81:dpfifo.data[20]
data[21] => a_dpfifo_hn81:dpfifo.data[21]
data[22] => a_dpfifo_hn81:dpfifo.data[22]
data[23] => a_dpfifo_hn81:dpfifo.data[23]
data[24] => a_dpfifo_hn81:dpfifo.data[24]
data[25] => a_dpfifo_hn81:dpfifo.data[25]
data[26] => a_dpfifo_hn81:dpfifo.data[26]
data[27] => a_dpfifo_hn81:dpfifo.data[27]
data[28] => a_dpfifo_hn81:dpfifo.data[28]
data[29] => a_dpfifo_hn81:dpfifo.data[29]
data[30] => a_dpfifo_hn81:dpfifo.data[30]
data[31] => a_dpfifo_hn81:dpfifo.data[31]
empty <= a_dpfifo_hn81:dpfifo.empty
full <= a_dpfifo_hn81:dpfifo.full
q[0] <= a_dpfifo_hn81:dpfifo.q[0]
q[1] <= a_dpfifo_hn81:dpfifo.q[1]
q[2] <= a_dpfifo_hn81:dpfifo.q[2]
q[3] <= a_dpfifo_hn81:dpfifo.q[3]
q[4] <= a_dpfifo_hn81:dpfifo.q[4]
q[5] <= a_dpfifo_hn81:dpfifo.q[5]
q[6] <= a_dpfifo_hn81:dpfifo.q[6]
q[7] <= a_dpfifo_hn81:dpfifo.q[7]
q[8] <= a_dpfifo_hn81:dpfifo.q[8]
q[9] <= a_dpfifo_hn81:dpfifo.q[9]
q[10] <= a_dpfifo_hn81:dpfifo.q[10]
q[11] <= a_dpfifo_hn81:dpfifo.q[11]
q[12] <= a_dpfifo_hn81:dpfifo.q[12]
q[13] <= a_dpfifo_hn81:dpfifo.q[13]
q[14] <= a_dpfifo_hn81:dpfifo.q[14]
q[15] <= a_dpfifo_hn81:dpfifo.q[15]
q[16] <= a_dpfifo_hn81:dpfifo.q[16]
q[17] <= a_dpfifo_hn81:dpfifo.q[17]
q[18] <= a_dpfifo_hn81:dpfifo.q[18]
q[19] <= a_dpfifo_hn81:dpfifo.q[19]
q[20] <= a_dpfifo_hn81:dpfifo.q[20]
q[21] <= a_dpfifo_hn81:dpfifo.q[21]
q[22] <= a_dpfifo_hn81:dpfifo.q[22]
q[23] <= a_dpfifo_hn81:dpfifo.q[23]
q[24] <= a_dpfifo_hn81:dpfifo.q[24]
q[25] <= a_dpfifo_hn81:dpfifo.q[25]
q[26] <= a_dpfifo_hn81:dpfifo.q[26]
q[27] <= a_dpfifo_hn81:dpfifo.q[27]
q[28] <= a_dpfifo_hn81:dpfifo.q[28]
q[29] <= a_dpfifo_hn81:dpfifo.q[29]
q[30] <= a_dpfifo_hn81:dpfifo.q[30]
q[31] <= a_dpfifo_hn81:dpfifo.q[31]
rdreq => a_dpfifo_hn81:dpfifo.rreq
sclr => a_dpfifo_hn81:dpfifo.sclr
wrreq => a_dpfifo_hn81:dpfifo.wreq


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo
clock => altsyncram_89n1:FIFOram.clock0
clock => altsyncram_89n1:FIFOram.clock1
clock => cntr_sqa:rd_ptr_msb.clock
clock => cntr_9r6:usedw_counter.clock
clock => cntr_tqa:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_89n1:FIFOram.data_a[0]
data[1] => altsyncram_89n1:FIFOram.data_a[1]
data[2] => altsyncram_89n1:FIFOram.data_a[2]
data[3] => altsyncram_89n1:FIFOram.data_a[3]
data[4] => altsyncram_89n1:FIFOram.data_a[4]
data[5] => altsyncram_89n1:FIFOram.data_a[5]
data[6] => altsyncram_89n1:FIFOram.data_a[6]
data[7] => altsyncram_89n1:FIFOram.data_a[7]
data[8] => altsyncram_89n1:FIFOram.data_a[8]
data[9] => altsyncram_89n1:FIFOram.data_a[9]
data[10] => altsyncram_89n1:FIFOram.data_a[10]
data[11] => altsyncram_89n1:FIFOram.data_a[11]
data[12] => altsyncram_89n1:FIFOram.data_a[12]
data[13] => altsyncram_89n1:FIFOram.data_a[13]
data[14] => altsyncram_89n1:FIFOram.data_a[14]
data[15] => altsyncram_89n1:FIFOram.data_a[15]
data[16] => altsyncram_89n1:FIFOram.data_a[16]
data[17] => altsyncram_89n1:FIFOram.data_a[17]
data[18] => altsyncram_89n1:FIFOram.data_a[18]
data[19] => altsyncram_89n1:FIFOram.data_a[19]
data[20] => altsyncram_89n1:FIFOram.data_a[20]
data[21] => altsyncram_89n1:FIFOram.data_a[21]
data[22] => altsyncram_89n1:FIFOram.data_a[22]
data[23] => altsyncram_89n1:FIFOram.data_a[23]
data[24] => altsyncram_89n1:FIFOram.data_a[24]
data[25] => altsyncram_89n1:FIFOram.data_a[25]
data[26] => altsyncram_89n1:FIFOram.data_a[26]
data[27] => altsyncram_89n1:FIFOram.data_a[27]
data[28] => altsyncram_89n1:FIFOram.data_a[28]
data[29] => altsyncram_89n1:FIFOram.data_a[29]
data[30] => altsyncram_89n1:FIFOram.data_a[30]
data[31] => altsyncram_89n1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_89n1:FIFOram.q_b[0]
q[1] <= altsyncram_89n1:FIFOram.q_b[1]
q[2] <= altsyncram_89n1:FIFOram.q_b[2]
q[3] <= altsyncram_89n1:FIFOram.q_b[3]
q[4] <= altsyncram_89n1:FIFOram.q_b[4]
q[5] <= altsyncram_89n1:FIFOram.q_b[5]
q[6] <= altsyncram_89n1:FIFOram.q_b[6]
q[7] <= altsyncram_89n1:FIFOram.q_b[7]
q[8] <= altsyncram_89n1:FIFOram.q_b[8]
q[9] <= altsyncram_89n1:FIFOram.q_b[9]
q[10] <= altsyncram_89n1:FIFOram.q_b[10]
q[11] <= altsyncram_89n1:FIFOram.q_b[11]
q[12] <= altsyncram_89n1:FIFOram.q_b[12]
q[13] <= altsyncram_89n1:FIFOram.q_b[13]
q[14] <= altsyncram_89n1:FIFOram.q_b[14]
q[15] <= altsyncram_89n1:FIFOram.q_b[15]
q[16] <= altsyncram_89n1:FIFOram.q_b[16]
q[17] <= altsyncram_89n1:FIFOram.q_b[17]
q[18] <= altsyncram_89n1:FIFOram.q_b[18]
q[19] <= altsyncram_89n1:FIFOram.q_b[19]
q[20] <= altsyncram_89n1:FIFOram.q_b[20]
q[21] <= altsyncram_89n1:FIFOram.q_b[21]
q[22] <= altsyncram_89n1:FIFOram.q_b[22]
q[23] <= altsyncram_89n1:FIFOram.q_b[23]
q[24] <= altsyncram_89n1:FIFOram.q_b[24]
q[25] <= altsyncram_89n1:FIFOram.q_b[25]
q[26] <= altsyncram_89n1:FIFOram.q_b[26]
q[27] <= altsyncram_89n1:FIFOram.q_b[27]
q[28] <= altsyncram_89n1:FIFOram.q_b[28]
q[29] <= altsyncram_89n1:FIFOram.q_b[29]
q[30] <= altsyncram_89n1:FIFOram.q_b[30]
q[31] <= altsyncram_89n1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_sqa:rd_ptr_msb.sclr
sclr => cntr_9r6:usedw_counter.sclr
sclr => cntr_tqa:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|altsyncram_89n1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cmpr_hd8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cmpr_hd8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_sqa:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_9r6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[0].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_tqa:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_descrambler:rx_link_inst[1].altera_jesd204_rx_descrambler_inst
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_out_w[0].IN1
data_in[0] => data_in_dly0.DATAA
data_in[1] => data_out_w[1].IN1
data_in[1] => data_in_dly0.DATAA
data_in[2] => data_out_w[2].IN1
data_in[2] => data_in_dly0.DATAA
data_in[3] => data_out_w[3].IN1
data_in[3] => data_in_dly0.DATAA
data_in[4] => data_out_w[4].IN1
data_in[4] => data_in_dly0.DATAA
data_in[5] => data_out_w[5].IN1
data_in[5] => data_in_dly0.DATAA
data_in[6] => data_out_w[6].IN1
data_in[6] => data_in_dly0.DATAA
data_in[7] => data_out_w[7].IN1
data_in[7] => data_in_dly0.DATAA
data_in[8] => data_out_w[8].IN1
data_in[8] => data_in_dly0.DATAA
data_in[9] => data_out_w[9].IN1
data_in[9] => data_in_dly0.DATAA
data_in[10] => data_out_w[10].IN1
data_in[10] => data_in_dly0.DATAA
data_in[11] => data_out_w[11].IN1
data_in[11] => data_in_dly0.DATAA
data_in[12] => data_out_w[12].IN1
data_in[12] => data_in_dly0.DATAA
data_in[13] => data_out_w[13].IN1
data_in[13] => data_in_dly0.DATAA
data_in[14] => data_out_w[14].IN1
data_in[14] => data_out_w.IN0
data_in[14] => data_in_dly0.DATAA
data_in[15] => data_out_w[15].IN1
data_in[15] => data_out_w.IN0
data_in[15] => data_out_w.IN1
data_in[16] => data_out_w[16].IN1
data_in[16] => data_out_w.IN0
data_in[16] => data_out_w.IN1
data_in[17] => data_out_w[17].IN1
data_in[17] => data_out_w.IN0
data_in[17] => data_out_w.IN1
data_in[18] => data_out_w[18].IN1
data_in[18] => data_out_w.IN0
data_in[18] => data_out_w.IN1
data_in[19] => data_out_w[19].IN1
data_in[19] => data_out_w.IN0
data_in[19] => data_out_w.IN1
data_in[20] => data_out_w[20].IN1
data_in[20] => data_out_w.IN0
data_in[20] => data_out_w.IN1
data_in[21] => data_out_w[21].IN1
data_in[21] => data_out_w.IN0
data_in[21] => data_out_w.IN1
data_in[22] => data_out_w[22].IN1
data_in[22] => data_out_w.IN0
data_in[22] => data_out_w.IN1
data_in[23] => data_out_w[23].IN1
data_in[23] => data_out_w.IN0
data_in[23] => data_out_w.IN1
data_in[24] => data_out_w[24].IN1
data_in[24] => data_out_w.IN0
data_in[24] => data_out_w.IN1
data_in[25] => data_out_w[25].IN1
data_in[25] => data_out_w.IN0
data_in[25] => data_out_w.IN1
data_in[26] => data_out_w[26].IN1
data_in[26] => data_out_w.IN0
data_in[26] => data_out_w.IN1
data_in[27] => data_out_w[27].IN1
data_in[27] => data_out_w.IN0
data_in[27] => data_out_w.IN1
data_in[28] => data_out_w[28].IN1
data_in[28] => data_out_w.IN0
data_in[28] => data_out_w.IN1
data_in[29] => data_out_w[29].IN1
data_in[29] => data_out_w.IN0
data_in[29] => data_out_w.IN1
data_in[30] => data_out_w[30].IN1
data_in[30] => data_out_w.IN0
data_in[30] => data_out_w.IN1
data_in[31] => data_out_w[31].IN1
data_in[31] => data_out_w.IN1
data_in[31] => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
enable => data_out_w.IN1
rxlink_clk => data_in_dly0[0].CLK
rxlink_clk => data_in_dly0[1].CLK
rxlink_clk => data_in_dly0[2].CLK
rxlink_clk => data_in_dly0[3].CLK
rxlink_clk => data_in_dly0[4].CLK
rxlink_clk => data_in_dly0[5].CLK
rxlink_clk => data_in_dly0[6].CLK
rxlink_clk => data_in_dly0[7].CLK
rxlink_clk => data_in_dly0[8].CLK
rxlink_clk => data_in_dly0[9].CLK
rxlink_clk => data_in_dly0[10].CLK
rxlink_clk => data_in_dly0[11].CLK
rxlink_clk => data_in_dly0[12].CLK
rxlink_clk => data_in_dly0[13].CLK
rxlink_clk => data_in_dly0[14].CLK
rxlink_clk => data_out[0]~reg0.CLK
rxlink_clk => data_out[1]~reg0.CLK
rxlink_clk => data_out[2]~reg0.CLK
rxlink_clk => data_out[3]~reg0.CLK
rxlink_clk => data_out[4]~reg0.CLK
rxlink_clk => data_out[5]~reg0.CLK
rxlink_clk => data_out[6]~reg0.CLK
rxlink_clk => data_out[7]~reg0.CLK
rxlink_clk => data_out[8]~reg0.CLK
rxlink_clk => data_out[9]~reg0.CLK
rxlink_clk => data_out[10]~reg0.CLK
rxlink_clk => data_out[11]~reg0.CLK
rxlink_clk => data_out[12]~reg0.CLK
rxlink_clk => data_out[13]~reg0.CLK
rxlink_clk => data_out[14]~reg0.CLK
rxlink_clk => data_out[15]~reg0.CLK
rxlink_clk => data_out[16]~reg0.CLK
rxlink_clk => data_out[17]~reg0.CLK
rxlink_clk => data_out[18]~reg0.CLK
rxlink_clk => data_out[19]~reg0.CLK
rxlink_clk => data_out[20]~reg0.CLK
rxlink_clk => data_out[21]~reg0.CLK
rxlink_clk => data_out[22]~reg0.CLK
rxlink_clk => data_out[23]~reg0.CLK
rxlink_clk => data_out[24]~reg0.CLK
rxlink_clk => data_out[25]~reg0.CLK
rxlink_clk => data_out[26]~reg0.CLK
rxlink_clk => data_out[27]~reg0.CLK
rxlink_clk => data_out[28]~reg0.CLK
rxlink_clk => data_out[29]~reg0.CLK
rxlink_clk => data_out[30]~reg0.CLK
rxlink_clk => data_out[31]~reg0.CLK
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_out.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT
rst_n => data_in_dly0.OUTPUTSELECT


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst
clk => clk.IN6
rst_n => rst_n.IN6
rx_dll_data_in[0] => rx_dll_data_in[0].IN2
rx_dll_data_in[1] => rx_dll_data_in[1].IN2
rx_dll_data_in[2] => rx_dll_data_in[2].IN2
rx_dll_data_in[3] => rx_dll_data_in[3].IN2
rx_dll_data_in[4] => rx_dll_data_in[4].IN2
rx_dll_data_in[5] => rx_dll_data_in[5].IN2
rx_dll_data_in[6] => rx_dll_data_in[6].IN2
rx_dll_data_in[7] => rx_dll_data_in[7].IN2
rx_dll_data_in[8] => rx_dll_data_in[8].IN2
rx_dll_data_in[9] => rx_dll_data_in[9].IN2
rx_dll_data_in[10] => rx_dll_data_in[10].IN2
rx_dll_data_in[11] => rx_dll_data_in[11].IN2
rx_dll_data_in[12] => rx_dll_data_in[12].IN2
rx_dll_data_in[13] => rx_dll_data_in[13].IN2
rx_dll_data_in[14] => rx_dll_data_in[14].IN2
rx_dll_data_in[15] => rx_dll_data_in[15].IN2
rx_dll_data_in[16] => rx_dll_data_in[16].IN2
rx_dll_data_in[17] => rx_dll_data_in[17].IN2
rx_dll_data_in[18] => rx_dll_data_in[18].IN2
rx_dll_data_in[19] => rx_dll_data_in[19].IN2
rx_dll_data_in[20] => rx_dll_data_in[20].IN2
rx_dll_data_in[21] => rx_dll_data_in[21].IN2
rx_dll_data_in[22] => rx_dll_data_in[22].IN2
rx_dll_data_in[23] => rx_dll_data_in[23].IN2
rx_dll_data_in[24] => rx_dll_data_in[24].IN2
rx_dll_data_in[25] => rx_dll_data_in[25].IN2
rx_dll_data_in[26] => rx_dll_data_in[26].IN2
rx_dll_data_in[27] => rx_dll_data_in[27].IN2
rx_dll_data_in[28] => rx_dll_data_in[28].IN2
rx_dll_data_in[29] => rx_dll_data_in[29].IN2
rx_dll_data_in[30] => rx_dll_data_in[30].IN2
rx_dll_data_in[31] => rx_dll_data_in[31].IN2
rx_dll_data_in_valid => rx_dll_data_in_valid.IN2
rx_dll_datak_in[0] => rx_dll_datak_in[0].IN2
rx_dll_datak_in[1] => rx_dll_datak_in[1].IN2
rx_dll_datak_in[2] => rx_dll_datak_in[2].IN2
rx_dll_datak_in[3] => rx_dll_datak_in[3].IN2
rx_dll_errdetect_in[0] => rx_dll_errdetect_in[0].IN2
rx_dll_errdetect_in[1] => rx_dll_errdetect_in[1].IN2
rx_dll_errdetect_in[2] => rx_dll_errdetect_in[2].IN2
rx_dll_errdetect_in[3] => rx_dll_errdetect_in[3].IN2
rx_dll_disperr_in[0] => rx_dll_disperr_in[0].IN1
rx_dll_disperr_in[1] => rx_dll_disperr_in[1].IN1
rx_dll_disperr_in[2] => rx_dll_disperr_in[2].IN1
rx_dll_disperr_in[3] => rx_dll_disperr_in[3].IN1
rbd_release => rbd_release.IN1
dev_sync_n => dev_sync_n.IN2
csr_f[0] => csr_f[0].IN4
csr_f[1] => csr_f[1].IN4
csr_f[2] => csr_f[2].IN4
csr_f[3] => csr_f[3].IN4
csr_f[4] => csr_f[4].IN4
csr_f[5] => csr_f[5].IN4
csr_f[6] => csr_f[6].IN4
csr_f[7] => csr_f[7].IN4
csr_k[0] => csr_k[0].IN1
csr_k[1] => csr_k[1].IN1
csr_k[2] => csr_k[2].IN1
csr_k[3] => csr_k[3].IN1
csr_k[4] => csr_k[4].IN1
csr_src_en => csr_src_en.IN1
csr_dis_frame_align => csr_dis_frame_align.IN1
csr_dis_lane_align => csr_dis_lane_align.IN1
csr_lane_sync_en => csr_lane_sync_en.IN1
csr_patternalign_en => csr_patternalign_en.IN1
sync_req_n <= sync_req_n.DB_MAX_OUTPUT_PORT_TYPE
alignment_ready <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.alignment_ready
rx_dll_data_out[0] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[1] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[2] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[3] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[4] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[5] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[6] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[7] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[8] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[9] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[10] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[11] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[12] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[13] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[14] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[15] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[16] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[17] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[18] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[19] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[20] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[21] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[22] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[23] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[24] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[25] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[26] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[27] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[28] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[29] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[30] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
rx_dll_data_out[31] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.rx_dll_data_out
err_corrected <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_corrected
err_detected <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_detected
err_fatal <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.err_fatal
syn_e <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.syn_e
csr_cs_state[0] <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cs_state
csr_cs_state[1] <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cs_state
csr_fs_state[0] <= csr_fs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[1] <= csr_fs_state[1].DB_MAX_OUTPUT_PORT_TYPE
csr_missing_ilas <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_missing_ilas
csr_unexpected_kchar <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_unexpected_kchar
csr_lane_misaligned <= altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align.csr_lane_misaligned
csr_frame_misaligned <= altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align.csr_frame_misaligned
csr_cg_sync_err <= altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs.csr_cg_sync_err
dbg_rx_fifo_empty <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.dbg_rx_fifo_empty
dbg_rx_fifo_full <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.dbg_rx_fifo_full
csr_ilas_cfg[0] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[1] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[2] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[3] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[4] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[5] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[6] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[7] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[8] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[9] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[10] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[11] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[12] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[13] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[14] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[15] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[16] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[17] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[18] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[19] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[20] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[21] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[22] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[23] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[24] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[25] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[26] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[27] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[28] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[29] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[30] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[31] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[32] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[33] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[34] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[35] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[36] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[37] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[38] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[39] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[40] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[41] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[42] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[43] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[44] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[45] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[46] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[47] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[48] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[49] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[50] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[51] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[52] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[53] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[54] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[55] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[56] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[57] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[58] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[59] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[60] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[61] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[62] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[63] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[64] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[65] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[66] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[67] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[68] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[69] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[70] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[71] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[72] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[73] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[74] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[75] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[76] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[77] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[78] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[79] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[80] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[81] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[82] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[83] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[84] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[85] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[86] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[87] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[88] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[89] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[90] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[91] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[92] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[93] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[94] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[95] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[96] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[97] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[98] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[99] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[100] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[101] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[102] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[103] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[104] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[105] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[106] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[107] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[108] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[109] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[110] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg[111] <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg
csr_ilas_cfg_data_started <= altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store.csr_ilas_cfg_data_started


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_char_val:altera_jesd204_rx_dll_char_val
clk => any_valid_rchar~reg0.CLK
clk => any_valid_af_marker~reg0.CLK
clk => all_valid_kchar~reg0.CLK
clk => any_valid_kchar~reg0.CLK
clk => all_kchar~reg0.CLK
clk => valid_rchar_marker[0]~reg0.CLK
clk => valid_rchar_marker[1]~reg0.CLK
clk => valid_rchar_marker[2]~reg0.CLK
clk => valid_rchar_marker[3]~reg0.CLK
clk => valid_kchar_marker[0]~reg0.CLK
clk => valid_kchar_marker[1]~reg0.CLK
clk => valid_kchar_marker[2]~reg0.CLK
clk => valid_kchar_marker[3]~reg0.CLK
clk => valid_af_marker[0]~reg0.CLK
clk => valid_af_marker[1]~reg0.CLK
clk => valid_af_marker[2]~reg0.CLK
clk => valid_af_marker[3]~reg0.CLK
clk => valid_marker[0]~reg0.CLK
clk => valid_marker[1]~reg0.CLK
clk => valid_marker[2]~reg0.CLK
clk => valid_marker[3]~reg0.CLK
clk => non_k_ctl_marker[0]~reg0.CLK
clk => non_k_ctl_marker[1]~reg0.CLK
clk => non_k_ctl_marker[2]~reg0.CLK
clk => non_k_ctl_marker[3]~reg0.CLK
clk => qchar_marker[0]~reg0.CLK
clk => qchar_marker[1]~reg0.CLK
clk => qchar_marker[2]~reg0.CLK
clk => qchar_marker[3]~reg0.CLK
clk => rchar_marker[0]~reg0.CLK
clk => rchar_marker[1]~reg0.CLK
clk => rchar_marker[2]~reg0.CLK
clk => rchar_marker[3]~reg0.CLK
clk => kchar_marker[0]~reg0.CLK
clk => kchar_marker[1]~reg0.CLK
clk => kchar_marker[2]~reg0.CLK
clk => kchar_marker[3]~reg0.CLK
clk => achar_marker[0]~reg0.CLK
clk => achar_marker[1]~reg0.CLK
clk => achar_marker[2]~reg0.CLK
clk => achar_marker[3]~reg0.CLK
clk => af_char_marker[0]~reg0.CLK
clk => af_char_marker[1]~reg0.CLK
clk => af_char_marker[2]~reg0.CLK
clk => af_char_marker[3]~reg0.CLK
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => af_char_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => achar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => kchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => rchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => qchar_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => non_k_ctl_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_af_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_kchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => valid_rchar_marker.OUTPUTSELECT
rst_n => all_kchar.OUTPUTSELECT
rst_n => any_valid_kchar.OUTPUTSELECT
rst_n => all_valid_kchar.OUTPUTSELECT
rst_n => any_valid_af_marker.OUTPUTSELECT
rst_n => any_valid_rchar.OUTPUTSELECT
rx_dll_data_in[0] => Equal0.IN7
rx_dll_data_in[0] => Equal1.IN7
rx_dll_data_in[0] => Equal2.IN7
rx_dll_data_in[0] => Equal3.IN7
rx_dll_data_in[0] => Equal4.IN7
rx_dll_data_in[1] => Equal0.IN6
rx_dll_data_in[1] => Equal1.IN6
rx_dll_data_in[1] => Equal2.IN6
rx_dll_data_in[1] => Equal3.IN6
rx_dll_data_in[1] => Equal4.IN6
rx_dll_data_in[2] => Equal0.IN4
rx_dll_data_in[2] => Equal1.IN5
rx_dll_data_in[2] => Equal2.IN4
rx_dll_data_in[2] => Equal3.IN2
rx_dll_data_in[2] => Equal4.IN3
rx_dll_data_in[3] => Equal0.IN3
rx_dll_data_in[3] => Equal1.IN4
rx_dll_data_in[3] => Equal2.IN3
rx_dll_data_in[3] => Equal3.IN1
rx_dll_data_in[3] => Equal4.IN2
rx_dll_data_in[4] => Equal0.IN2
rx_dll_data_in[4] => Equal1.IN3
rx_dll_data_in[4] => Equal2.IN2
rx_dll_data_in[4] => Equal3.IN0
rx_dll_data_in[4] => Equal4.IN1
rx_dll_data_in[5] => Equal0.IN1
rx_dll_data_in[5] => Equal1.IN2
rx_dll_data_in[5] => Equal2.IN1
rx_dll_data_in[5] => Equal3.IN5
rx_dll_data_in[5] => Equal4.IN5
rx_dll_data_in[6] => Equal0.IN0
rx_dll_data_in[6] => Equal1.IN1
rx_dll_data_in[6] => Equal2.IN5
rx_dll_data_in[6] => Equal3.IN4
rx_dll_data_in[6] => Equal4.IN4
rx_dll_data_in[7] => Equal0.IN5
rx_dll_data_in[7] => Equal1.IN0
rx_dll_data_in[7] => Equal2.IN0
rx_dll_data_in[7] => Equal3.IN3
rx_dll_data_in[7] => Equal4.IN0
rx_dll_data_in[8] => Equal5.IN7
rx_dll_data_in[8] => Equal6.IN7
rx_dll_data_in[8] => Equal7.IN7
rx_dll_data_in[8] => Equal8.IN7
rx_dll_data_in[8] => Equal9.IN7
rx_dll_data_in[9] => Equal5.IN6
rx_dll_data_in[9] => Equal6.IN6
rx_dll_data_in[9] => Equal7.IN6
rx_dll_data_in[9] => Equal8.IN6
rx_dll_data_in[9] => Equal9.IN6
rx_dll_data_in[10] => Equal5.IN4
rx_dll_data_in[10] => Equal6.IN5
rx_dll_data_in[10] => Equal7.IN4
rx_dll_data_in[10] => Equal8.IN2
rx_dll_data_in[10] => Equal9.IN3
rx_dll_data_in[11] => Equal5.IN3
rx_dll_data_in[11] => Equal6.IN4
rx_dll_data_in[11] => Equal7.IN3
rx_dll_data_in[11] => Equal8.IN1
rx_dll_data_in[11] => Equal9.IN2
rx_dll_data_in[12] => Equal5.IN2
rx_dll_data_in[12] => Equal6.IN3
rx_dll_data_in[12] => Equal7.IN2
rx_dll_data_in[12] => Equal8.IN0
rx_dll_data_in[12] => Equal9.IN1
rx_dll_data_in[13] => Equal5.IN1
rx_dll_data_in[13] => Equal6.IN2
rx_dll_data_in[13] => Equal7.IN1
rx_dll_data_in[13] => Equal8.IN5
rx_dll_data_in[13] => Equal9.IN5
rx_dll_data_in[14] => Equal5.IN0
rx_dll_data_in[14] => Equal6.IN1
rx_dll_data_in[14] => Equal7.IN5
rx_dll_data_in[14] => Equal8.IN4
rx_dll_data_in[14] => Equal9.IN4
rx_dll_data_in[15] => Equal5.IN5
rx_dll_data_in[15] => Equal6.IN0
rx_dll_data_in[15] => Equal7.IN0
rx_dll_data_in[15] => Equal8.IN3
rx_dll_data_in[15] => Equal9.IN0
rx_dll_data_in[16] => Equal10.IN7
rx_dll_data_in[16] => Equal11.IN7
rx_dll_data_in[16] => Equal12.IN7
rx_dll_data_in[16] => Equal13.IN7
rx_dll_data_in[16] => Equal14.IN7
rx_dll_data_in[17] => Equal10.IN6
rx_dll_data_in[17] => Equal11.IN6
rx_dll_data_in[17] => Equal12.IN6
rx_dll_data_in[17] => Equal13.IN6
rx_dll_data_in[17] => Equal14.IN6
rx_dll_data_in[18] => Equal10.IN4
rx_dll_data_in[18] => Equal11.IN5
rx_dll_data_in[18] => Equal12.IN4
rx_dll_data_in[18] => Equal13.IN2
rx_dll_data_in[18] => Equal14.IN3
rx_dll_data_in[19] => Equal10.IN3
rx_dll_data_in[19] => Equal11.IN4
rx_dll_data_in[19] => Equal12.IN3
rx_dll_data_in[19] => Equal13.IN1
rx_dll_data_in[19] => Equal14.IN2
rx_dll_data_in[20] => Equal10.IN2
rx_dll_data_in[20] => Equal11.IN3
rx_dll_data_in[20] => Equal12.IN2
rx_dll_data_in[20] => Equal13.IN0
rx_dll_data_in[20] => Equal14.IN1
rx_dll_data_in[21] => Equal10.IN1
rx_dll_data_in[21] => Equal11.IN2
rx_dll_data_in[21] => Equal12.IN1
rx_dll_data_in[21] => Equal13.IN5
rx_dll_data_in[21] => Equal14.IN5
rx_dll_data_in[22] => Equal10.IN0
rx_dll_data_in[22] => Equal11.IN1
rx_dll_data_in[22] => Equal12.IN5
rx_dll_data_in[22] => Equal13.IN4
rx_dll_data_in[22] => Equal14.IN4
rx_dll_data_in[23] => Equal10.IN5
rx_dll_data_in[23] => Equal11.IN0
rx_dll_data_in[23] => Equal12.IN0
rx_dll_data_in[23] => Equal13.IN3
rx_dll_data_in[23] => Equal14.IN0
rx_dll_data_in[24] => Equal15.IN7
rx_dll_data_in[24] => Equal16.IN7
rx_dll_data_in[24] => Equal17.IN7
rx_dll_data_in[24] => Equal18.IN7
rx_dll_data_in[24] => Equal19.IN7
rx_dll_data_in[25] => Equal15.IN6
rx_dll_data_in[25] => Equal16.IN6
rx_dll_data_in[25] => Equal17.IN6
rx_dll_data_in[25] => Equal18.IN6
rx_dll_data_in[25] => Equal19.IN6
rx_dll_data_in[26] => Equal15.IN4
rx_dll_data_in[26] => Equal16.IN5
rx_dll_data_in[26] => Equal17.IN4
rx_dll_data_in[26] => Equal18.IN2
rx_dll_data_in[26] => Equal19.IN3
rx_dll_data_in[27] => Equal15.IN3
rx_dll_data_in[27] => Equal16.IN4
rx_dll_data_in[27] => Equal17.IN3
rx_dll_data_in[27] => Equal18.IN1
rx_dll_data_in[27] => Equal19.IN2
rx_dll_data_in[28] => Equal15.IN2
rx_dll_data_in[28] => Equal16.IN3
rx_dll_data_in[28] => Equal17.IN2
rx_dll_data_in[28] => Equal18.IN0
rx_dll_data_in[28] => Equal19.IN1
rx_dll_data_in[29] => Equal15.IN1
rx_dll_data_in[29] => Equal16.IN2
rx_dll_data_in[29] => Equal17.IN1
rx_dll_data_in[29] => Equal18.IN5
rx_dll_data_in[29] => Equal19.IN5
rx_dll_data_in[30] => Equal15.IN0
rx_dll_data_in[30] => Equal16.IN1
rx_dll_data_in[30] => Equal17.IN5
rx_dll_data_in[30] => Equal18.IN4
rx_dll_data_in[30] => Equal19.IN4
rx_dll_data_in[31] => Equal15.IN5
rx_dll_data_in[31] => Equal16.IN0
rx_dll_data_in[31] => Equal17.IN0
rx_dll_data_in[31] => Equal18.IN3
rx_dll_data_in[31] => Equal19.IN0
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_data_in_valid => n_valid_marker.IN1
rx_dll_datak_in[0] => n_af_char_marker.IN1
rx_dll_datak_in[0] => n_achar_marker.IN1
rx_dll_datak_in[0] => n_kchar_marker.IN1
rx_dll_datak_in[0] => n_rchar_marker[0].IN1
rx_dll_datak_in[0] => n_qchar_marker[0].IN1
rx_dll_datak_in[0] => n_non_k_ctl_marker[0].IN1
rx_dll_datak_in[1] => n_af_char_marker.IN1
rx_dll_datak_in[1] => n_achar_marker.IN1
rx_dll_datak_in[1] => n_kchar_marker.IN1
rx_dll_datak_in[1] => n_rchar_marker[1].IN1
rx_dll_datak_in[1] => n_qchar_marker[1].IN1
rx_dll_datak_in[1] => n_non_k_ctl_marker[1].IN1
rx_dll_datak_in[2] => n_af_char_marker.IN1
rx_dll_datak_in[2] => n_achar_marker.IN1
rx_dll_datak_in[2] => n_kchar_marker.IN1
rx_dll_datak_in[2] => n_rchar_marker[2].IN1
rx_dll_datak_in[2] => n_qchar_marker[2].IN1
rx_dll_datak_in[2] => n_non_k_ctl_marker[2].IN1
rx_dll_datak_in[3] => n_af_char_marker.IN1
rx_dll_datak_in[3] => n_achar_marker.IN1
rx_dll_datak_in[3] => n_kchar_marker.IN1
rx_dll_datak_in[3] => n_rchar_marker[3].IN1
rx_dll_datak_in[3] => n_qchar_marker[3].IN1
rx_dll_datak_in[3] => n_non_k_ctl_marker[3].IN1
rx_dll_errdetect_in[0] => n_valid_marker.IN0
rx_dll_errdetect_in[1] => n_valid_marker.IN0
rx_dll_errdetect_in[2] => n_valid_marker.IN0
rx_dll_errdetect_in[3] => n_valid_marker.IN0
rx_dll_disperr_in[0] => n_valid_marker.IN1
rx_dll_disperr_in[1] => n_valid_marker.IN1
rx_dll_disperr_in[2] => n_valid_marker.IN1
rx_dll_disperr_in[3] => n_valid_marker.IN1
csr_f[0] => ~NO_FANOUT~
csr_f[1] => ~NO_FANOUT~
csr_f[2] => ~NO_FANOUT~
csr_f[3] => ~NO_FANOUT~
csr_f[4] => ~NO_FANOUT~
csr_f[5] => ~NO_FANOUT~
csr_f[6] => ~NO_FANOUT~
csr_f[7] => ~NO_FANOUT~
n_valid_marker[0] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[1] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[2] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_valid_marker[3] <= n_valid_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[0] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[1] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[2] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_af_char_marker[3] <= n_af_char_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[0] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[1] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[2] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_achar_marker[3] <= n_achar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[0] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[1] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[2] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
n_kchar_marker[3] <= n_kchar_marker.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[0] <= valid_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[1] <= valid_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[2] <= valid_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_marker[3] <= valid_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[0] <= valid_kchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[1] <= valid_kchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[2] <= valid_kchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_kchar_marker[3] <= valid_kchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[0] <= valid_af_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[1] <= valid_af_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[2] <= valid_af_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_af_marker[3] <= valid_af_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_valid_kchar <= all_valid_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_kchar <= any_valid_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_rchar <= any_valid_rchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_kchar <= all_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
any_valid_af_marker <= any_valid_af_marker~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[0] <= valid_rchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[1] <= valid_rchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[2] <= valid_rchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_rchar_marker[3] <= valid_rchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[0] <= af_char_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[1] <= af_char_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[2] <= af_char_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
af_char_marker[3] <= af_char_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[0] <= achar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[1] <= achar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[2] <= achar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_marker[3] <= achar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[0] <= kchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[1] <= kchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[2] <= kchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
kchar_marker[3] <= kchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[0] <= rchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[1] <= rchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[2] <= rchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rchar_marker[3] <= rchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[0] <= qchar_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[1] <= qchar_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[2] <= qchar_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qchar_marker[3] <= qchar_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[0] <= non_k_ctl_marker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[1] <= non_k_ctl_marker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[2] <= non_k_ctl_marker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
non_k_ctl_marker[3] <= non_k_ctl_marker[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs
clk => rx_dll_data_in_valid_d0.CLK
clk => csr_cg_sync_err~reg0.CLK
clk => tx_reinit.CLK
clk => k_second.CLK
clk => non_all_k_first.CLK
clk => cs_init_entered.CLK
clk => wait_valid_rise.CLK
clk => dev_sync_n_d0.CLK
clk => sync_req_n~reg0.CLK
clk => icounter[0].CLK
clk => icounter[1].CLK
clk => vcounter~1.DATAIN
clk => kcounter~1.DATAIN
clk => cs_state~1.DATAIN
rst_n => cs_state.OUTPUTSELECT
rst_n => cs_state.OUTPUTSELECT
rst_n => cs_state.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => kcounter.OUTPUTSELECT
rst_n => icounter.OUTPUTSELECT
rst_n => icounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => vcounter.OUTPUTSELECT
rst_n => sync_req_n.OUTPUTSELECT
rst_n => dev_sync_n_d0.OUTPUTSELECT
rst_n => wait_valid_rise.OUTPUTSELECT
rst_n => cs_init_entered.OUTPUTSELECT
rst_n => non_all_k_first.OUTPUTSELECT
rst_n => k_second.OUTPUTSELECT
rst_n => tx_reinit.OUTPUTSELECT
rst_n => csr_cg_sync_err.OUTPUTSELECT
rst_n => rx_dll_data_in_valid_d0.OUTPUTSELECT
rx_dll_data_in_valid => wait_valid_rise.IN1
rx_dll_data_in_valid => rx_dll_data_in_valid_d0.DATAA
rx_dll_data_in_valid => cs_state.IN1
valid_marker[0] => WideNor0.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => WideAnd4.IN0
valid_marker[0] => WideAnd5.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => WideNor1.IN0
valid_marker[0] => WideAnd6.IN0
valid_marker[0] => WideNand0.IN0
valid_marker[0] => WideNand1.IN0
valid_marker[0] => WideNor5.IN0
valid_marker[0] => WideNand2.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => n_vcounter.DATAA
valid_marker[0] => always1.IN1
valid_marker[0] => always1.IN0
valid_marker[0] => always1.IN1
valid_marker[0] => always1.IN1
valid_marker[0] => n_icounter.DATAB
valid_marker[0] => always1.IN0
valid_marker[0] => always1.IN0
valid_marker[0] => n_vcounter.DATAA
valid_marker[0] => always1.IN1
valid_marker[1] => WideNor0.IN1
valid_marker[1] => WideAnd4.IN1
valid_marker[1] => WideAnd5.IN1
valid_marker[1] => WideNor1.IN1
valid_marker[1] => WideNor2.IN0
valid_marker[1] => WideAnd6.IN1
valid_marker[1] => WideNand0.IN1
valid_marker[1] => WideNand1.IN1
valid_marker[1] => WideNor3.IN0
valid_marker[1] => WideAnd8.IN0
valid_marker[1] => WideNor5.IN1
valid_marker[1] => WideNand2.IN1
valid_marker[1] => always1.IN0
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN0
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[1] => always1.IN1
valid_marker[2] => WideNor0.IN2
valid_marker[2] => WideAnd4.IN2
valid_marker[2] => WideNor2.IN1
valid_marker[2] => WideAnd6.IN2
valid_marker[2] => WideNand0.IN2
valid_marker[2] => WideNor3.IN1
valid_marker[2] => WideAnd7.IN0
valid_marker[2] => WideAnd8.IN1
valid_marker[2] => WideNor4.IN0
valid_marker[2] => WideNor5.IN2
valid_marker[2] => WideNand2.IN2
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN0
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[2] => always1.IN1
valid_marker[3] => always1.IN0
valid_marker[3] => WideAnd6.IN3
valid_marker[3] => WideNor3.IN2
valid_marker[3] => always1.IN0
valid_marker[3] => WideAnd7.IN1
valid_marker[3] => WideAnd8.IN2
valid_marker[3] => WideNor4.IN1
valid_marker[3] => WideNor5.IN3
valid_marker[3] => WideNand2.IN3
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
valid_marker[3] => always1.IN1
kchar_marker[0] => WideAnd2.IN0
kchar_marker[0] => WideAnd3.IN0
kchar_marker[0] => always1.IN1
kchar_marker[1] => WideAnd1.IN0
kchar_marker[1] => WideAnd2.IN1
kchar_marker[1] => WideAnd3.IN1
kchar_marker[2] => WideAnd0.IN0
kchar_marker[2] => WideAnd1.IN1
kchar_marker[2] => WideAnd2.IN2
kchar_marker[3] => always1.IN1
kchar_marker[3] => WideAnd0.IN1
kchar_marker[3] => WideAnd1.IN2
all_kchar => k_second.IN1
all_kchar => tx_reinit.IN1
all_kchar => always1.IN1
all_kchar => non_all_k_first.DATAA
dev_sync_n => n_dev_sync_n_fall.IN1
dev_sync_n => dev_sync_n_d0.DATAA
csr_patternalign_en => wait_valid_rise.IN1
sync_req_n <= sync_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_cs_state[0] <= csr_cs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_cs_state[1] <= csr_cs_state[1].DB_MAX_OUTPUT_PORT_TYPE
csr_cg_sync_err <= csr_cg_sync_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_fs_char_replace:altera_jesd204_rx_dll_fs_char_replace
clk => char_replace_data_out[0]~reg0.CLK
clk => char_replace_data_out[1]~reg0.CLK
clk => char_replace_data_out[2]~reg0.CLK
clk => char_replace_data_out[3]~reg0.CLK
clk => char_replace_data_out[4]~reg0.CLK
clk => char_replace_data_out[5]~reg0.CLK
clk => char_replace_data_out[6]~reg0.CLK
clk => char_replace_data_out[7]~reg0.CLK
clk => char_replace_data_out[8]~reg0.CLK
clk => char_replace_data_out[9]~reg0.CLK
clk => char_replace_data_out[10]~reg0.CLK
clk => char_replace_data_out[11]~reg0.CLK
clk => char_replace_data_out[12]~reg0.CLK
clk => char_replace_data_out[13]~reg0.CLK
clk => char_replace_data_out[14]~reg0.CLK
clk => char_replace_data_out[15]~reg0.CLK
clk => char_replace_data_out[16]~reg0.CLK
clk => char_replace_data_out[17]~reg0.CLK
clk => char_replace_data_out[18]~reg0.CLK
clk => char_replace_data_out[19]~reg0.CLK
clk => char_replace_data_out[20]~reg0.CLK
clk => char_replace_data_out[21]~reg0.CLK
clk => char_replace_data_out[22]~reg0.CLK
clk => char_replace_data_out[23]~reg0.CLK
clk => char_replace_data_out[24]~reg0.CLK
clk => char_replace_data_out[25]~reg0.CLK
clk => char_replace_data_out[26]~reg0.CLK
clk => char_replace_data_out[27]~reg0.CLK
clk => char_replace_data_out[28]~reg0.CLK
clk => char_replace_data_out[29]~reg0.CLK
clk => char_replace_data_out[30]~reg0.CLK
clk => char_replace_data_out[31]~reg0.CLK
clk => prev_frame_last_octet[0].CLK
clk => prev_frame_last_octet[1].CLK
clk => prev_frame_last_octet[2].CLK
clk => prev_frame_last_octet[3].CLK
clk => prev_frame_last_octet[4].CLK
clk => prev_frame_last_octet[5].CLK
clk => prev_frame_last_octet[6].CLK
clk => prev_frame_last_octet[7].CLK
clk => last_octet_loc[0].CLK
clk => last_octet_loc[1].CLK
clk => last_octet_loc[2].CLK
clk => last_octet_loc[3].CLK
clk => errdet_rep_data_out[0].CLK
clk => errdet_rep_data_out[1].CLK
clk => errdet_rep_data_out[2].CLK
clk => errdet_rep_data_out[3].CLK
clk => errdet_rep_data_out[4].CLK
clk => errdet_rep_data_out[5].CLK
clk => errdet_rep_data_out[6].CLK
clk => errdet_rep_data_out[7].CLK
clk => errdet_rep_data_out[8].CLK
clk => errdet_rep_data_out[9].CLK
clk => errdet_rep_data_out[10].CLK
clk => errdet_rep_data_out[11].CLK
clk => errdet_rep_data_out[12].CLK
clk => errdet_rep_data_out[13].CLK
clk => errdet_rep_data_out[14].CLK
clk => errdet_rep_data_out[15].CLK
clk => errdet_rep_data_out[16].CLK
clk => errdet_rep_data_out[17].CLK
clk => errdet_rep_data_out[18].CLK
clk => errdet_rep_data_out[19].CLK
clk => errdet_rep_data_out[20].CLK
clk => errdet_rep_data_out[21].CLK
clk => errdet_rep_data_out[22].CLK
clk => errdet_rep_data_out[23].CLK
clk => errdet_rep_data_out[24].CLK
clk => errdet_rep_data_out[25].CLK
clk => errdet_rep_data_out[26].CLK
clk => errdet_rep_data_out[27].CLK
clk => errdet_rep_data_out[28].CLK
clk => errdet_rep_data_out[29].CLK
clk => errdet_rep_data_out[30].CLK
clk => errdet_rep_data_out[31].CLK
clk => prev_good_octet[0].CLK
clk => prev_good_octet[1].CLK
clk => prev_good_octet[2].CLK
clk => prev_good_octet[3].CLK
clk => prev_good_octet[4].CLK
clk => prev_good_octet[5].CLK
clk => prev_good_octet[6].CLK
clk => prev_good_octet[7].CLK
clk => ocounter[0]~reg0.CLK
clk => ocounter[1]~reg0.CLK
clk => ocounter[2]~reg0.CLK
clk => ocounter[3]~reg0.CLK
clk => ocounter[4]~reg0.CLK
clk => ocounter[5]~reg0.CLK
clk => ocounter[6]~reg0.CLK
clk => ocounter[7]~reg0.CLK
clk => first_4_kchar.CLK
clk => fs_state[0].CLK
clk => fs_state[1].CLK
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => last_octet_loc.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => prev_frame_last_octet.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => char_replace_data_out.OUTPUTSELECT
rst_n => fs_state.OUTPUTSELECT
rst_n => fs_state.OUTPUTSELECT
rst_n => first_4_kchar.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => ocounter.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => prev_good_octet.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
rst_n => errdet_rep_data_out.OUTPUTSELECT
sync_req_n => fs_state.OUTPUTSELECT
sync_req_n => fs_state.OUTPUTSELECT
rx_dll_data_in[0] => n_errdet_rep_data_out[0].DATAB
rx_dll_data_in[0] => n_prev_good_octet[0].DATAB
rx_dll_data_in[1] => n_errdet_rep_data_out[1].DATAB
rx_dll_data_in[1] => n_prev_good_octet[1].DATAB
rx_dll_data_in[2] => n_errdet_rep_data_out[2].DATAB
rx_dll_data_in[2] => n_prev_good_octet[2].DATAB
rx_dll_data_in[3] => n_errdet_rep_data_out[3].DATAB
rx_dll_data_in[3] => n_prev_good_octet[3].DATAB
rx_dll_data_in[4] => n_errdet_rep_data_out[4].DATAB
rx_dll_data_in[4] => n_prev_good_octet[4].DATAB
rx_dll_data_in[5] => n_errdet_rep_data_out[5].DATAB
rx_dll_data_in[5] => n_prev_good_octet[5].DATAB
rx_dll_data_in[6] => n_errdet_rep_data_out[6].DATAB
rx_dll_data_in[6] => n_prev_good_octet[6].DATAB
rx_dll_data_in[7] => n_errdet_rep_data_out[7].DATAB
rx_dll_data_in[7] => n_prev_good_octet[7].DATAB
rx_dll_data_in[8] => n_errdet_rep_data_out[8].DATAB
rx_dll_data_in[8] => n_prev_good_octet.DATAB
rx_dll_data_in[9] => n_errdet_rep_data_out[9].DATAB
rx_dll_data_in[9] => n_prev_good_octet.DATAB
rx_dll_data_in[10] => n_errdet_rep_data_out[10].DATAB
rx_dll_data_in[10] => n_prev_good_octet.DATAB
rx_dll_data_in[11] => n_errdet_rep_data_out[11].DATAB
rx_dll_data_in[11] => n_prev_good_octet.DATAB
rx_dll_data_in[12] => n_errdet_rep_data_out[12].DATAB
rx_dll_data_in[12] => n_prev_good_octet.DATAB
rx_dll_data_in[13] => n_errdet_rep_data_out[13].DATAB
rx_dll_data_in[13] => n_prev_good_octet.DATAB
rx_dll_data_in[14] => n_errdet_rep_data_out[14].DATAB
rx_dll_data_in[14] => n_prev_good_octet.DATAB
rx_dll_data_in[15] => n_errdet_rep_data_out[15].DATAB
rx_dll_data_in[15] => n_prev_good_octet.DATAB
rx_dll_data_in[16] => n_errdet_rep_data_out[16].DATAB
rx_dll_data_in[16] => n_prev_good_octet.DATAB
rx_dll_data_in[17] => n_errdet_rep_data_out[17].DATAB
rx_dll_data_in[17] => n_prev_good_octet.DATAB
rx_dll_data_in[18] => n_errdet_rep_data_out[18].DATAB
rx_dll_data_in[18] => n_prev_good_octet.DATAB
rx_dll_data_in[19] => n_errdet_rep_data_out[19].DATAB
rx_dll_data_in[19] => n_prev_good_octet.DATAB
rx_dll_data_in[20] => n_errdet_rep_data_out[20].DATAB
rx_dll_data_in[20] => n_prev_good_octet.DATAB
rx_dll_data_in[21] => n_errdet_rep_data_out[21].DATAB
rx_dll_data_in[21] => n_prev_good_octet.DATAB
rx_dll_data_in[22] => n_errdet_rep_data_out[22].DATAB
rx_dll_data_in[22] => n_prev_good_octet.DATAB
rx_dll_data_in[23] => n_errdet_rep_data_out[23].DATAB
rx_dll_data_in[23] => n_prev_good_octet.DATAB
rx_dll_data_in[24] => n_errdet_rep_data_out[24].DATAB
rx_dll_data_in[24] => n_prev_good_octet.DATAB
rx_dll_data_in[25] => n_errdet_rep_data_out[25].DATAB
rx_dll_data_in[25] => n_prev_good_octet.DATAB
rx_dll_data_in[26] => n_errdet_rep_data_out[26].DATAB
rx_dll_data_in[26] => n_prev_good_octet.DATAB
rx_dll_data_in[27] => n_errdet_rep_data_out[27].DATAB
rx_dll_data_in[27] => n_prev_good_octet.DATAB
rx_dll_data_in[28] => n_errdet_rep_data_out[28].DATAB
rx_dll_data_in[28] => n_prev_good_octet.DATAB
rx_dll_data_in[29] => n_errdet_rep_data_out[29].DATAB
rx_dll_data_in[29] => n_prev_good_octet.DATAB
rx_dll_data_in[30] => n_errdet_rep_data_out[30].DATAB
rx_dll_data_in[30] => n_prev_good_octet.DATAB
rx_dll_data_in[31] => n_errdet_rep_data_out[31].DATAB
rx_dll_data_in[31] => n_prev_good_octet.DATAB
rx_dll_datak_in[0] => n_not_af_good_char[0].IN0
rx_dll_datak_in[1] => n_not_af_good_char[1].IN0
rx_dll_datak_in[2] => n_not_af_good_char[2].IN0
rx_dll_datak_in[3] => n_not_af_good_char[3].IN0
rx_dll_errdetect_in[0] => n_not_af_good_char[0].IN1
rx_dll_errdetect_in[1] => n_not_af_good_char[1].IN1
rx_dll_errdetect_in[2] => n_not_af_good_char[2].IN1
rx_dll_errdetect_in[3] => n_not_af_good_char[3].IN1
csr_src_en => n_good_char[3].OUTPUTSELECT
csr_src_en => n_good_char[2].OUTPUTSELECT
csr_src_en => n_good_char[1].OUTPUTSELECT
csr_src_en => n_good_char[0].OUTPUTSELECT
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_src_en => n_char_replace_data_out.IN0
csr_f[0] => LessThan0.IN16
csr_f[0] => LessThan1.IN16
csr_f[0] => Add3.IN16
csr_f[0] => Equal20.IN7
csr_f[0] => Add5.IN16
csr_f[0] => Equal22.IN7
csr_f[0] => Add1.IN16
csr_f[0] => Equal0.IN7
csr_f[0] => Equal1.IN0
csr_f[0] => Equal2.IN1
csr_f[0] => Equal7.IN7
csr_f[0] => Equal10.IN1
csr_f[0] => Equal13.IN7
csr_f[0] => Equal16.IN2
csr_f[1] => LessThan0.IN15
csr_f[1] => LessThan1.IN15
csr_f[1] => Add3.IN15
csr_f[1] => Add4.IN14
csr_f[1] => Add5.IN15
csr_f[1] => Equal22.IN6
csr_f[1] => Add1.IN15
csr_f[1] => Equal0.IN6
csr_f[1] => Equal1.IN7
csr_f[1] => Equal2.IN0
csr_f[1] => Equal7.IN6
csr_f[1] => Equal10.IN7
csr_f[1] => Equal13.IN1
csr_f[1] => Equal16.IN1
csr_f[2] => LessThan0.IN14
csr_f[2] => LessThan1.IN14
csr_f[2] => Add3.IN14
csr_f[2] => Add4.IN13
csr_f[2] => Add5.IN14
csr_f[2] => Equal22.IN5
csr_f[2] => Add1.IN14
csr_f[2] => Equal0.IN5
csr_f[2] => Equal1.IN6
csr_f[2] => Equal2.IN7
csr_f[2] => Equal7.IN0
csr_f[2] => Equal10.IN0
csr_f[2] => Equal13.IN0
csr_f[2] => Equal16.IN0
csr_f[3] => LessThan0.IN13
csr_f[3] => LessThan1.IN13
csr_f[3] => Add3.IN13
csr_f[3] => Add4.IN12
csr_f[3] => Add5.IN13
csr_f[3] => Add6.IN10
csr_f[3] => Add1.IN13
csr_f[3] => Equal0.IN4
csr_f[3] => Equal1.IN5
csr_f[3] => Equal2.IN6
csr_f[3] => Equal7.IN5
csr_f[3] => Equal10.IN6
csr_f[3] => Equal13.IN6
csr_f[3] => Equal16.IN7
csr_f[4] => LessThan0.IN12
csr_f[4] => LessThan1.IN12
csr_f[4] => Add3.IN12
csr_f[4] => Add4.IN11
csr_f[4] => Add5.IN12
csr_f[4] => Add6.IN9
csr_f[4] => Add1.IN12
csr_f[4] => Equal0.IN3
csr_f[4] => Equal1.IN4
csr_f[4] => Equal2.IN5
csr_f[4] => Equal7.IN4
csr_f[4] => Equal10.IN5
csr_f[4] => Equal13.IN5
csr_f[4] => Equal16.IN6
csr_f[5] => LessThan0.IN11
csr_f[5] => LessThan1.IN11
csr_f[5] => Add3.IN11
csr_f[5] => Add4.IN10
csr_f[5] => Add5.IN11
csr_f[5] => Add6.IN8
csr_f[5] => Add1.IN11
csr_f[5] => Equal0.IN2
csr_f[5] => Equal1.IN3
csr_f[5] => Equal2.IN4
csr_f[5] => Equal7.IN3
csr_f[5] => Equal10.IN4
csr_f[5] => Equal13.IN4
csr_f[5] => Equal16.IN5
csr_f[6] => LessThan0.IN10
csr_f[6] => LessThan1.IN10
csr_f[6] => Add3.IN10
csr_f[6] => Add4.IN9
csr_f[6] => Add5.IN10
csr_f[6] => Add6.IN7
csr_f[6] => Add1.IN10
csr_f[6] => Equal0.IN1
csr_f[6] => Equal1.IN2
csr_f[6] => Equal2.IN3
csr_f[6] => Equal7.IN2
csr_f[6] => Equal10.IN3
csr_f[6] => Equal13.IN3
csr_f[6] => Equal16.IN4
csr_f[7] => LessThan0.IN9
csr_f[7] => LessThan1.IN9
csr_f[7] => Add3.IN9
csr_f[7] => Add4.IN8
csr_f[7] => Add5.IN9
csr_f[7] => Add6.IN6
csr_f[7] => Add1.IN9
csr_f[7] => Equal0.IN0
csr_f[7] => Equal1.IN1
csr_f[7] => Equal2.IN2
csr_f[7] => Equal7.IN1
csr_f[7] => Equal10.IN2
csr_f[7] => Equal13.IN2
csr_f[7] => Equal16.IN3
n_af_char_marker[0] => n_good_char.IN1
n_af_char_marker[1] => n_good_char.IN1
n_af_char_marker[2] => n_good_char.IN1
n_af_char_marker[3] => n_good_char.IN1
af_char_marker[0] => n_char_replace_data_out.IN1
af_char_marker[0] => n_prev_frame_last_octet.IN1
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_rep.OUTPUTSELECT
af_char_marker[1] => n_char_replace_data_out.IN1
af_char_marker[1] => n_prev_frame_last_octet.IN1
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_rep.OUTPUTSELECT
af_char_marker[2] => n_char_replace_data_out.IN1
af_char_marker[2] => n_prev_frame_last_octet.IN1
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_rep.OUTPUTSELECT
af_char_marker[3] => n_char_replace_data_out.IN1
af_char_marker[3] => n_prev_frame_last_octet.IN1
kchar_marker[0] => WideAnd0.IN0
kchar_marker[0] => always1.IN0
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => Mux1.IN3
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => Mux0.IN2
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[0] => n_fs_state.DATAA
kchar_marker[1] => WideAnd0.IN1
kchar_marker[1] => always1.IN1
kchar_marker[1] => n_ocounter.DATAA
kchar_marker[1] => n_ocounter.DATAB
kchar_marker[2] => WideAnd0.IN2
kchar_marker[2] => always1.IN1
kchar_marker[2] => n_ocounter.OUTPUTSELECT
kchar_marker[2] => n_ocounter.OUTPUTSELECT
kchar_marker[2] => n_ocounter.DATAA
kchar_marker[3] => WideAnd0.IN3
kchar_marker[3] => always1.IN1
kchar_marker[3] => n_ocounter.OUTPUTSELECT
kchar_marker[3] => n_ocounter.OUTPUTSELECT
kchar_marker[3] => n_ocounter.OUTPUTSELECT
char_replace_data_out[0] <= char_replace_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[1] <= char_replace_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[2] <= char_replace_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[3] <= char_replace_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[4] <= char_replace_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[5] <= char_replace_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[6] <= char_replace_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[7] <= char_replace_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[8] <= char_replace_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[9] <= char_replace_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[10] <= char_replace_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[11] <= char_replace_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[12] <= char_replace_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[13] <= char_replace_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[14] <= char_replace_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[15] <= char_replace_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[16] <= char_replace_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[17] <= char_replace_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[18] <= char_replace_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[19] <= char_replace_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[20] <= char_replace_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[21] <= char_replace_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[22] <= char_replace_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[23] <= char_replace_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[24] <= char_replace_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[25] <= char_replace_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[26] <= char_replace_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[27] <= char_replace_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[28] <= char_replace_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[29] <= char_replace_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[30] <= char_replace_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_replace_data_out[31] <= char_replace_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[0] <= ocounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[1] <= ocounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[2] <= ocounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[3] <= ocounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[4] <= ocounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[5] <= ocounter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[6] <= ocounter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocounter[7] <= ocounter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[0] <= csr_fs_state[0].DB_MAX_OUTPUT_PORT_TYPE
csr_fs_state[1] <= csr_fs_state[1].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align
clk => new_ocounter_valid.CLK
clk => new_ocounter[0].CLK
clk => new_ocounter[1].CLK
clk => new_ocounter[2].CLK
clk => new_ocounter[3].CLK
clk => new_ocounter[4].CLK
clk => new_ocounter[5].CLK
clk => new_ocounter[6].CLK
clk => new_ocounter[7].CLK
clk => csr_frame_misaligned~reg0.CLK
rst_n => csr_frame_misaligned.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter.OUTPUTSELECT
rst_n => new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[0] => always1.IN0
af_char_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[1] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[1] => always1.IN0
af_char_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[2] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[2] => always1.IN0
af_char_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
af_char_marker[3] => n_csr_frame_misaligned.OUTPUTSELECT
af_char_marker[3] => always1.IN0
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
any_valid_af_marker => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[0] => n_csr_frame_misaligned.OUTPUTSELECT
valid_af_marker[0] => always1.IN1
valid_af_marker[0] => Equal13.IN1
valid_af_marker[1] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[1] => always1.IN1
valid_af_marker[1] => always1.IN1
valid_af_marker[1] => Equal12.IN1
valid_af_marker[1] => Equal13.IN2
valid_af_marker[2] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[2] => always1.IN1
valid_af_marker[2] => always1.IN1
valid_af_marker[2] => n_new_ocounter.DATAA
valid_af_marker[2] => Equal12.IN2
valid_af_marker[2] => Equal13.IN0
valid_af_marker[2] => n_new_ocounter.DATAA
valid_af_marker[3] => n_new_ocounter_valid.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => n_new_ocounter.OUTPUTSELECT
valid_af_marker[3] => always1.IN1
valid_af_marker[3] => always1.IN1
valid_af_marker[3] => Equal12.IN0
csr_f[0] => Equal0.IN1
csr_f[0] => Equal1.IN7
csr_f[0] => n_new_ocounter.DATAB
csr_f[0] => LessThan0.IN16
csr_f[0] => LessThan1.IN16
csr_f[0] => Add3.IN16
csr_f[0] => Equal4.IN7
csr_f[0] => Equal5.IN7
csr_f[0] => Add5.IN16
csr_f[0] => Equal8.IN1
csr_f[0] => Equal10.IN7
csr_f[0] => Add1.IN16
csr_f[0] => Equal9.IN1
csr_f[0] => Equal11.IN0
csr_f[1] => Equal0.IN0
csr_f[1] => Equal1.IN6
csr_f[1] => n_new_ocounter.DATAB
csr_f[1] => LessThan0.IN15
csr_f[1] => LessThan1.IN15
csr_f[1] => Add3.IN15
csr_f[1] => Add4.IN14
csr_f[1] => Add5.IN15
csr_f[1] => Equal8.IN0
csr_f[1] => Equal10.IN6
csr_f[1] => Add1.IN15
csr_f[1] => Equal9.IN0
csr_f[1] => Equal11.IN7
csr_f[2] => n_new_ocounter.DATAB
csr_f[2] => LessThan0.IN14
csr_f[2] => LessThan1.IN14
csr_f[2] => Add3.IN14
csr_f[2] => Add4.IN13
csr_f[2] => Add5.IN14
csr_f[2] => Add6.IN12
csr_f[2] => Add1.IN14
csr_f[2] => Equal9.IN7
csr_f[2] => Equal11.IN6
csr_f[3] => n_new_ocounter.DATAB
csr_f[3] => LessThan0.IN13
csr_f[3] => LessThan1.IN13
csr_f[3] => Add3.IN13
csr_f[3] => Add4.IN12
csr_f[3] => Add5.IN13
csr_f[3] => Add6.IN11
csr_f[3] => Add1.IN13
csr_f[3] => Equal9.IN6
csr_f[3] => Equal11.IN5
csr_f[4] => n_new_ocounter.DATAB
csr_f[4] => LessThan0.IN12
csr_f[4] => LessThan1.IN12
csr_f[4] => Add3.IN12
csr_f[4] => Add4.IN11
csr_f[4] => Add5.IN12
csr_f[4] => Add6.IN10
csr_f[4] => Add1.IN12
csr_f[4] => Equal9.IN5
csr_f[4] => Equal11.IN4
csr_f[5] => n_new_ocounter.DATAB
csr_f[5] => LessThan0.IN11
csr_f[5] => LessThan1.IN11
csr_f[5] => Add3.IN11
csr_f[5] => Add4.IN10
csr_f[5] => Add5.IN11
csr_f[5] => Add6.IN9
csr_f[5] => Add1.IN11
csr_f[5] => Equal9.IN4
csr_f[5] => Equal11.IN3
csr_f[6] => n_new_ocounter.DATAB
csr_f[6] => LessThan0.IN10
csr_f[6] => LessThan1.IN10
csr_f[6] => Add3.IN10
csr_f[6] => Add4.IN9
csr_f[6] => Add5.IN10
csr_f[6] => Add6.IN8
csr_f[6] => Add1.IN10
csr_f[6] => Equal9.IN3
csr_f[6] => Equal11.IN2
csr_f[7] => n_new_ocounter.DATAB
csr_f[7] => LessThan0.IN9
csr_f[7] => LessThan1.IN9
csr_f[7] => Add3.IN9
csr_f[7] => Add4.IN8
csr_f[7] => Add5.IN9
csr_f[7] => Add6.IN7
csr_f[7] => Add1.IN9
csr_f[7] => Equal9.IN2
csr_f[7] => Equal11.IN1
csr_dis_frame_align => csr_frame_misaligned.IN1
csr_fs_state[0] => Equal14.IN1
csr_fs_state[1] => Equal14.IN0
ocounter[0] => Equal0.IN3
ocounter[0] => Equal1.IN15
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => Equal2.IN15
ocounter[0] => Equal4.IN15
ocounter[0] => Equal6.IN15
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => n_new_ocounter_valid.OUTPUTSELECT
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[0] => always1.IN1
ocounter[1] => Equal0.IN2
ocounter[1] => Equal1.IN14
ocounter[1] => Equal2.IN14
ocounter[1] => Equal4.IN14
ocounter[1] => Equal6.IN14
ocounter[2] => Equal1.IN13
ocounter[2] => Equal2.IN13
ocounter[2] => Equal4.IN13
ocounter[2] => Equal6.IN13
ocounter[3] => Equal1.IN12
ocounter[3] => Equal2.IN12
ocounter[3] => Equal4.IN12
ocounter[3] => Equal6.IN12
ocounter[4] => Equal1.IN11
ocounter[4] => Equal2.IN11
ocounter[4] => Equal4.IN11
ocounter[4] => Equal6.IN11
ocounter[5] => Equal1.IN10
ocounter[5] => Equal2.IN10
ocounter[5] => Equal4.IN10
ocounter[5] => Equal6.IN10
ocounter[6] => Equal1.IN9
ocounter[6] => Equal2.IN9
ocounter[6] => Equal4.IN9
ocounter[6] => Equal6.IN9
ocounter[7] => Equal1.IN8
ocounter[7] => Equal2.IN8
ocounter[7] => Equal4.IN8
ocounter[7] => Equal6.IN8
csr_frame_misaligned <= csr_frame_misaligned~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align
clk => adj_valid_achar[0].CLK
clk => adj_valid_achar[1].CLK
clk => adj_valid_achar[2].CLK
clk => adj_valid_achar[3].CLK
clk => adj_achar[0].CLK
clk => adj_achar[1].CLK
clk => adj_achar[2].CLK
clk => adj_achar[3].CLK
clk => prev_A_position[0].CLK
clk => prev_A_position[1].CLK
clk => prev_A_position[2].CLK
clk => prev_A_position[3].CLK
clk => prev_A_position[4].CLK
clk => fcounter[0].CLK
clk => fcounter[1].CLK
clk => fcounter[2].CLK
clk => fcounter[3].CLK
clk => fcounter[4].CLK
clk => csr_lane_misaligned~reg0.CLK
rst_n => csr_lane_misaligned.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => fcounter.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => prev_A_position.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
rst_n => adj_valid_achar.OUTPUTSELECT
n_achar_marker[0] => ~NO_FANOUT~
n_achar_marker[1] => n_combi_valid_a_marker[1].IN0
n_achar_marker[1] => n_adj_achar.DATAB
n_achar_marker[2] => n_combi_valid_a_marker[2].IN0
n_achar_marker[2] => n_adj_achar.DATAB
n_achar_marker[2] => n_adj_achar.DATAB
n_achar_marker[3] => n_combi_valid_a_marker[3].IN0
n_achar_marker[3] => n_adj_achar.DATAB
n_achar_marker[3] => n_adj_achar.DATAB
n_achar_marker[3] => n_adj_achar[0].DATAB
n_valid_marker[0] => ~NO_FANOUT~
n_valid_marker[1] => n_combi_valid_a_marker[1].IN1
n_valid_marker[2] => n_combi_valid_a_marker[2].IN1
n_valid_marker[3] => n_combi_valid_a_marker[3].IN1
achar_marker[0] => n_valid_a_marker[0].IN0
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar.DATAB
achar_marker[0] => n_adj_achar[1].DATAB
achar_marker[1] => n_valid_a_marker[1].IN0
achar_marker[1] => n_adj_achar.DATAB
achar_marker[1] => n_adj_achar.DATAB
achar_marker[1] => n_adj_achar[2].DATAB
achar_marker[2] => n_valid_a_marker[2].IN0
achar_marker[2] => n_adj_achar.DATAB
achar_marker[2] => n_adj_achar[3].DATAB
achar_marker[3] => n_valid_a_marker[3].IN0
achar_marker[3] => n_adj_achar.DATAB
valid_marker[0] => n_valid_a_marker[0].IN1
valid_marker[1] => n_valid_a_marker[1].IN1
valid_marker[2] => n_valid_a_marker[2].IN1
valid_marker[3] => n_valid_a_marker[3].IN1
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[0] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[1] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[2] => n_adj_valid_achar.OUTPUTSELECT
achar_position[3] => n_adj_achar[3].OUTPUTSELECT
achar_position[3] => n_adj_achar[2].OUTPUTSELECT
achar_position[3] => n_adj_achar[1].OUTPUTSELECT
achar_position[3] => n_adj_achar[0].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[3].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[2].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[1].OUTPUTSELECT
achar_position[3] => n_adj_valid_achar[0].OUTPUTSELECT
csr_f[0] => LessThan2.IN16
csr_f[0] => Equal0.IN7
csr_f[0] => Equal3.IN0
csr_f[1] => LessThan2.IN15
csr_f[1] => Equal0.IN6
csr_f[1] => Equal3.IN7
csr_f[2] => LessThan2.IN14
csr_f[2] => Equal0.IN5
csr_f[2] => Equal3.IN6
csr_f[3] => LessThan2.IN13
csr_f[3] => Equal0.IN4
csr_f[3] => Equal3.IN5
csr_f[4] => LessThan2.IN12
csr_f[4] => Equal0.IN3
csr_f[4] => Equal3.IN4
csr_f[5] => LessThan2.IN11
csr_f[5] => Equal0.IN2
csr_f[5] => Equal3.IN3
csr_f[6] => LessThan2.IN10
csr_f[6] => Equal0.IN1
csr_f[6] => Equal3.IN2
csr_f[7] => LessThan2.IN9
csr_f[7] => Equal0.IN0
csr_f[7] => Equal3.IN1
csr_k[0] => LessThan0.IN8
csr_k[0] => LessThan1.IN9
csr_k[0] => Equal5.IN4
csr_k[0] => prev_A_position.DATAB
csr_k[0] => Add3.IN5
csr_k[0] => Add1.IN10
csr_k[1] => LessThan0.IN7
csr_k[1] => LessThan1.IN8
csr_k[1] => Equal5.IN3
csr_k[1] => prev_A_position.DATAB
csr_k[1] => Add3.IN4
csr_k[1] => Add1.IN9
csr_k[2] => LessThan0.IN6
csr_k[2] => LessThan1.IN7
csr_k[2] => Equal5.IN2
csr_k[2] => prev_A_position.DATAB
csr_k[2] => Add3.IN3
csr_k[2] => Add1.IN8
csr_k[3] => LessThan0.IN5
csr_k[3] => LessThan1.IN6
csr_k[3] => Equal5.IN1
csr_k[3] => prev_A_position.DATAB
csr_k[3] => Add3.IN2
csr_k[3] => Add1.IN7
csr_k[4] => LessThan0.IN4
csr_k[4] => LessThan1.IN5
csr_k[4] => Equal5.IN0
csr_k[4] => prev_A_position.DATAB
csr_k[4] => Add3.IN1
csr_k[4] => Add1.IN6
csr_dis_lane_align => csr_lane_misaligned.IN1
csr_fs_state[0] => Equal7.IN1
csr_fs_state[1] => Equal7.IN0
ocounter[0] => LessThan2.IN18
ocounter[1] => LessThan2.IN17
ocounter[2] => Add5.IN12
ocounter[3] => Add5.IN11
ocounter[4] => Add5.IN10
ocounter[5] => Add5.IN9
ocounter[6] => Add5.IN8
ocounter[7] => Add5.IN7
csr_lane_misaligned <= csr_lane_misaligned~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store
clk => clk.IN1
rst_n => csr_ilas_cfg_data_started.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d0.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => valid_q_marker_d1.OUTPUTSELECT
rst_n => any_valid_q_marker.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_valid_q.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => ilas_cfg_fifo_din.OUTPUTSELECT
rst_n => start_ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => ilas_cfg.OUTPUTSELECT
rst_n => flush_fifo.OUTPUTSELECT
rst_n => sclr.OUTPUTSELECT
rst_n => start_write.OUTPUTSELECT
rst_n => next_clk_write.OUTPUTSELECT
rst_n => next_clk_write_d0.OUTPUTSELECT
rst_n => first_A_n.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => achar_position.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => fifo_din.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => char_replace_data_in_d0.OUTPUTSELECT
rst_n => rbd_release_d0.OUTPUTSELECT
rst_n => rbd_release_d1.OUTPUTSELECT
rst_n => alignment_ready_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => fifo_out_d0.OUTPUTSELECT
rst_n => all_valid_k_d0.OUTPUTSELECT
rst_n => ilas_unexp_k.OUTPUTSELECT
rst_n => user_unexp_k.OUTPUTSELECT
rst_n => unexp_k.OUTPUTSELECT
rst_n => csr_unexpected_kchar.OUTPUTSELECT
rst_n => csr_missing_ilas.OUTPUTSELECT
rst_n => rchar_found.OUTPUTSELECT
rst_n => rchar_check.OUTPUTSELECT
char_replace_data_in[0] => char_replace_data_in_d0.DATAA
char_replace_data_in[0] => n_fifo_din.DATAB
char_replace_data_in[0] => ilas_cfg_valid_q.DATAB
char_replace_data_in[1] => char_replace_data_in_d0.DATAA
char_replace_data_in[1] => n_fifo_din.DATAB
char_replace_data_in[1] => ilas_cfg_valid_q.DATAB
char_replace_data_in[2] => char_replace_data_in_d0.DATAA
char_replace_data_in[2] => n_fifo_din.DATAB
char_replace_data_in[2] => ilas_cfg_valid_q.DATAB
char_replace_data_in[3] => char_replace_data_in_d0.DATAA
char_replace_data_in[3] => n_fifo_din.DATAB
char_replace_data_in[3] => ilas_cfg_valid_q.DATAB
char_replace_data_in[4] => char_replace_data_in_d0.DATAA
char_replace_data_in[4] => n_fifo_din.DATAB
char_replace_data_in[4] => ilas_cfg_valid_q.DATAB
char_replace_data_in[5] => char_replace_data_in_d0.DATAA
char_replace_data_in[5] => n_fifo_din.DATAB
char_replace_data_in[5] => ilas_cfg_valid_q.DATAB
char_replace_data_in[6] => char_replace_data_in_d0.DATAA
char_replace_data_in[6] => n_fifo_din.DATAB
char_replace_data_in[6] => ilas_cfg_valid_q.DATAB
char_replace_data_in[7] => char_replace_data_in_d0.DATAA
char_replace_data_in[7] => n_fifo_din.DATAB
char_replace_data_in[7] => ilas_cfg_valid_q.DATAB
char_replace_data_in[8] => char_replace_data_in_d0.DATAA
char_replace_data_in[8] => n_fifo_din.DATAB
char_replace_data_in[8] => n_fifo_din.DATAB
char_replace_data_in[8] => ilas_cfg_valid_q.DATAB
char_replace_data_in[8] => ilas_cfg_valid_q.DATAB
char_replace_data_in[9] => char_replace_data_in_d0.DATAA
char_replace_data_in[9] => n_fifo_din.DATAB
char_replace_data_in[9] => n_fifo_din.DATAB
char_replace_data_in[9] => ilas_cfg_valid_q.DATAB
char_replace_data_in[9] => ilas_cfg_valid_q.DATAB
char_replace_data_in[10] => char_replace_data_in_d0.DATAA
char_replace_data_in[10] => n_fifo_din.DATAB
char_replace_data_in[10] => n_fifo_din.DATAB
char_replace_data_in[10] => ilas_cfg_valid_q.DATAB
char_replace_data_in[10] => ilas_cfg_valid_q.DATAB
char_replace_data_in[11] => char_replace_data_in_d0.DATAA
char_replace_data_in[11] => n_fifo_din.DATAB
char_replace_data_in[11] => n_fifo_din.DATAB
char_replace_data_in[11] => ilas_cfg_valid_q.DATAB
char_replace_data_in[11] => ilas_cfg_valid_q.DATAB
char_replace_data_in[12] => char_replace_data_in_d0.DATAA
char_replace_data_in[12] => n_fifo_din.DATAB
char_replace_data_in[12] => n_fifo_din.DATAB
char_replace_data_in[12] => ilas_cfg_valid_q.DATAB
char_replace_data_in[12] => ilas_cfg_valid_q.DATAB
char_replace_data_in[13] => char_replace_data_in_d0.DATAA
char_replace_data_in[13] => n_fifo_din.DATAB
char_replace_data_in[13] => n_fifo_din.DATAB
char_replace_data_in[13] => ilas_cfg_valid_q.DATAB
char_replace_data_in[13] => ilas_cfg_valid_q.DATAB
char_replace_data_in[14] => char_replace_data_in_d0.DATAA
char_replace_data_in[14] => n_fifo_din.DATAB
char_replace_data_in[14] => n_fifo_din.DATAB
char_replace_data_in[14] => ilas_cfg_valid_q.DATAB
char_replace_data_in[14] => ilas_cfg_valid_q.DATAB
char_replace_data_in[15] => char_replace_data_in_d0.DATAA
char_replace_data_in[15] => n_fifo_din.DATAB
char_replace_data_in[15] => n_fifo_din.DATAB
char_replace_data_in[15] => ilas_cfg_valid_q.DATAB
char_replace_data_in[15] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => char_replace_data_in_d0.DATAA
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => n_fifo_din.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[16] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => char_replace_data_in_d0.DATAA
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => n_fifo_din.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[17] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => char_replace_data_in_d0.DATAA
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => n_fifo_din.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[18] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => char_replace_data_in_d0.DATAA
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => n_fifo_din.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[19] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => char_replace_data_in_d0.DATAA
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => n_fifo_din.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[20] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => char_replace_data_in_d0.DATAA
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => n_fifo_din.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[21] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => char_replace_data_in_d0.DATAA
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => n_fifo_din.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[22] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => char_replace_data_in_d0.DATAA
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => n_fifo_din.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[23] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din.DATAB
char_replace_data_in[24] => n_fifo_din[0].DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[24] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din.DATAB
char_replace_data_in[25] => n_fifo_din[1].DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[25] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din.DATAB
char_replace_data_in[26] => n_fifo_din[2].DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[26] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din.DATAB
char_replace_data_in[27] => n_fifo_din[3].DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[27] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din.DATAB
char_replace_data_in[28] => n_fifo_din[4].DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[28] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din.DATAB
char_replace_data_in[29] => n_fifo_din[5].DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[29] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din.DATAB
char_replace_data_in[30] => n_fifo_din[6].DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[30] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din.DATAB
char_replace_data_in[31] => n_fifo_din[7].DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
char_replace_data_in[31] => ilas_cfg_valid_q.DATAB
n_valid_marker[0] => n_n_valid_k_marker[0].IN0
n_valid_marker[1] => n_n_valid_k_marker[1].IN0
n_valid_marker[2] => n_n_valid_k_marker[2].IN0
n_valid_marker[3] => n_n_valid_k_marker[3].IN0
n_achar_marker[0] => ~NO_FANOUT~
n_achar_marker[1] => ~NO_FANOUT~
n_achar_marker[2] => ~NO_FANOUT~
n_achar_marker[3] => ~NO_FANOUT~
n_kchar_marker[0] => n_n_valid_k_marker[0].IN1
n_kchar_marker[1] => n_n_valid_k_marker[1].IN1
n_kchar_marker[2] => n_n_valid_k_marker[2].IN1
n_kchar_marker[3] => n_n_valid_k_marker[3].IN1
valid_marker[0] => n_new_valid_a_marker.IN0
valid_marker[0] => n_valid_q_marker[0].IN0
valid_marker[0] => n_user_unexp_k.IN0
valid_marker[1] => n_new_valid_a_marker.IN0
valid_marker[1] => n_valid_q_marker[1].IN0
valid_marker[1] => n_user_unexp_k.IN0
valid_marker[2] => n_new_valid_a_marker.IN0
valid_marker[2] => n_valid_q_marker[2].IN0
valid_marker[2] => n_user_unexp_k.IN0
valid_marker[3] => n_new_valid_a_marker.IN0
valid_marker[3] => n_valid_q_marker[3].IN0
valid_marker[3] => n_user_unexp_k.IN0
valid_kchar_marker[0] => n_new_kchar_marker[0].DATAB
valid_kchar_marker[1] => n_new_kchar_marker[1].DATAB
valid_kchar_marker[2] => n_new_kchar_marker[2].DATAB
valid_kchar_marker[3] => n_new_kchar_marker[3].DATAB
all_valid_kchar => rchar_found.OUTPUTSELECT
all_valid_kchar => rchar_check.OUTPUTSELECT
all_valid_kchar => csr_missing_ilas.OUTPUTSELECT
all_valid_kchar => all_valid_k_d0.DATAA
all_valid_kchar => alignment_ready.IN1
all_valid_kchar => n_unexp_k.IN1
any_valid_kchar => alignment_ready.IN0
any_valid_kchar => n_unexp_k.IN1
any_valid_rchar => alignment_ready.IN1
any_valid_rchar => n_flush_fifo.IN0
any_valid_rchar => rchar_found.OUTPUTSELECT
any_valid_rchar => rchar_check.OUTPUTSELECT
any_valid_rchar => csr_missing_ilas.OUTPUTSELECT
valid_rchar_marker[0] => ~NO_FANOUT~
valid_rchar_marker[1] => ~NO_FANOUT~
valid_rchar_marker[2] => ~NO_FANOUT~
valid_rchar_marker[3] => ~NO_FANOUT~
af_char_marker[0] => n_user_unexp_k[0].IN1
af_char_marker[0] => n_ilas_unexp_k.IN1
af_char_marker[1] => n_user_unexp_k[1].IN1
af_char_marker[1] => n_ilas_unexp_k.IN1
af_char_marker[2] => n_user_unexp_k[2].IN1
af_char_marker[2] => n_ilas_unexp_k.IN1
af_char_marker[3] => n_user_unexp_k[3].IN1
af_char_marker[3] => n_ilas_unexp_k.IN1
achar_marker[0] => n_new_valid_a_marker.IN1
achar_marker[1] => n_new_valid_a_marker.IN1
achar_marker[2] => n_new_valid_a_marker.IN1
achar_marker[3] => n_new_valid_a_marker.IN1
kchar_marker[0] => ~NO_FANOUT~
kchar_marker[1] => ~NO_FANOUT~
kchar_marker[2] => ~NO_FANOUT~
kchar_marker[3] => ~NO_FANOUT~
rchar_marker[0] => n_ilas_unexp_k.IN1
rchar_marker[1] => n_ilas_unexp_k.IN1
rchar_marker[2] => n_ilas_unexp_k.IN1
rchar_marker[3] => n_ilas_unexp_k.IN1
qchar_marker[0] => n_valid_q_marker[0].IN1
qchar_marker[0] => n_ilas_unexp_k.IN1
qchar_marker[1] => n_valid_q_marker[1].IN1
qchar_marker[1] => n_ilas_unexp_k.IN1
qchar_marker[2] => n_valid_q_marker[2].IN1
qchar_marker[2] => n_ilas_unexp_k.IN1
qchar_marker[3] => n_valid_q_marker[3].IN1
qchar_marker[3] => n_ilas_unexp_k.IN1
non_k_ctl_marker[0] => n_user_unexp_k.IN1
non_k_ctl_marker[1] => n_user_unexp_k.IN1
non_k_ctl_marker[2] => n_user_unexp_k.IN1
non_k_ctl_marker[3] => n_user_unexp_k.IN1
rbd_release => rbd_release.IN1
dev_sync_n => alignment_ready.IN1
dev_sync_n => n_unexp_k.IN1
dev_sync_n => csr_ilas_cfg_data_started.OUTPUTSELECT
dev_sync_n => csr_missing_ilas.OUTPUTSELECT
dev_sync_n => rchar_found.OUTPUTSELECT
dev_sync_n => rchar_check.OUTPUTSELECT
dev_sync_n => ilas_cfg.IN0
dev_sync_n => start_ilas_cfg.IN0
dev_sync_n => n_flush_fifo.IN1
csr_lane_sync_en => alignment_ready.IN1
csr_lane_sync_en => n_flush_fifo.IN1
csr_lane_sync_en => n_next_clk_write.OUTPUTSELECT
csr_lane_sync_en => n_achar_position[3].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[2].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[1].OUTPUTSELECT
csr_lane_sync_en => n_achar_position[0].OUTPUTSELECT
csr_lane_sync_en => always6.IN1
csr_lane_sync_en => n_ilas_unexp_k[3].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[2].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[1].OUTPUTSELECT
csr_lane_sync_en => n_ilas_unexp_k[0].OUTPUTSELECT
csr_lane_sync_en => ilas_cfg.IN1
csr_lane_sync_en => start_ilas_cfg.IN1
alignment_ready <= alignment_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[0] <= fifo_out_d0[0].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[1] <= fifo_out_d0[1].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[2] <= fifo_out_d0[2].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[3] <= fifo_out_d0[3].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[4] <= fifo_out_d0[4].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[5] <= fifo_out_d0[5].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[6] <= fifo_out_d0[6].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[7] <= fifo_out_d0[7].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[8] <= fifo_out_d0[8].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[9] <= fifo_out_d0[9].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[10] <= fifo_out_d0[10].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[11] <= fifo_out_d0[11].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[12] <= fifo_out_d0[12].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[13] <= fifo_out_d0[13].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[14] <= fifo_out_d0[14].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[15] <= fifo_out_d0[15].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[16] <= fifo_out_d0[16].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[17] <= fifo_out_d0[17].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[18] <= fifo_out_d0[18].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[19] <= fifo_out_d0[19].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[20] <= fifo_out_d0[20].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[21] <= fifo_out_d0[21].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[22] <= fifo_out_d0[22].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[23] <= fifo_out_d0[23].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[24] <= fifo_out_d0[24].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[25] <= fifo_out_d0[25].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[26] <= fifo_out_d0[26].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[27] <= fifo_out_d0[27].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[28] <= fifo_out_d0[28].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[29] <= fifo_out_d0[29].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[30] <= fifo_out_d0[30].DB_MAX_OUTPUT_PORT_TYPE
rx_dll_data_out[31] <= fifo_out_d0[31].DB_MAX_OUTPUT_PORT_TYPE
achar_position[0] <= achar_position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[1] <= achar_position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[2] <= achar_position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
achar_position[3] <= achar_position[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= <GND>
err_detected <= <GND>
err_fatal <= <GND>
syn_e <= <GND>
dbg_rx_fifo_empty <= altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo.empty
dbg_rx_fifo_full <= altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo.full
csr_ilas_cfg[0] <= ilas_cfg[0].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[1] <= ilas_cfg[1].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[2] <= ilas_cfg[2].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[3] <= ilas_cfg[3].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[4] <= ilas_cfg[4].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[5] <= ilas_cfg[5].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[6] <= ilas_cfg[6].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[7] <= ilas_cfg[7].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[8] <= ilas_cfg[8].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[9] <= ilas_cfg[9].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[10] <= ilas_cfg[10].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[11] <= ilas_cfg[11].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[12] <= ilas_cfg[12].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[13] <= ilas_cfg[13].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[14] <= ilas_cfg[14].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[15] <= ilas_cfg[15].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[16] <= ilas_cfg[16].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[17] <= ilas_cfg[17].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[18] <= ilas_cfg[18].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[19] <= ilas_cfg[19].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[20] <= ilas_cfg[20].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[21] <= ilas_cfg[21].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[22] <= ilas_cfg[22].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[23] <= ilas_cfg[23].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[24] <= ilas_cfg[24].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[25] <= ilas_cfg[25].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[26] <= ilas_cfg[26].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[27] <= ilas_cfg[27].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[28] <= ilas_cfg[28].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[29] <= ilas_cfg[29].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[30] <= ilas_cfg[30].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[31] <= ilas_cfg[31].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[32] <= ilas_cfg[32].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[33] <= ilas_cfg[33].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[34] <= ilas_cfg[34].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[35] <= ilas_cfg[35].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[36] <= ilas_cfg[36].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[37] <= ilas_cfg[37].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[38] <= ilas_cfg[38].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[39] <= ilas_cfg[39].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[40] <= ilas_cfg[40].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[41] <= ilas_cfg[41].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[42] <= ilas_cfg[42].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[43] <= ilas_cfg[43].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[44] <= ilas_cfg[44].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[45] <= ilas_cfg[45].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[46] <= ilas_cfg[46].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[47] <= ilas_cfg[47].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[48] <= ilas_cfg[48].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[49] <= ilas_cfg[49].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[50] <= ilas_cfg[50].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[51] <= ilas_cfg[51].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[52] <= ilas_cfg[52].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[53] <= ilas_cfg[53].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[54] <= ilas_cfg[54].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[55] <= ilas_cfg[55].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[56] <= ilas_cfg[56].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[57] <= ilas_cfg[57].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[58] <= ilas_cfg[58].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[59] <= ilas_cfg[59].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[60] <= ilas_cfg[60].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[61] <= ilas_cfg[61].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[62] <= ilas_cfg[62].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[63] <= ilas_cfg[63].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[64] <= ilas_cfg[64].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[65] <= ilas_cfg[65].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[66] <= ilas_cfg[66].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[67] <= ilas_cfg[67].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[68] <= ilas_cfg[68].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[69] <= ilas_cfg[69].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[70] <= ilas_cfg[70].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[71] <= ilas_cfg[71].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[72] <= ilas_cfg[72].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[73] <= ilas_cfg[73].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[74] <= ilas_cfg[74].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[75] <= ilas_cfg[75].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[76] <= ilas_cfg[76].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[77] <= ilas_cfg[77].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[78] <= ilas_cfg[78].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[79] <= ilas_cfg[79].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[80] <= ilas_cfg[80].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[81] <= ilas_cfg[81].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[82] <= ilas_cfg[82].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[83] <= ilas_cfg[83].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[84] <= ilas_cfg[84].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[85] <= ilas_cfg[85].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[86] <= ilas_cfg[86].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[87] <= ilas_cfg[87].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[88] <= ilas_cfg[88].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[89] <= ilas_cfg[89].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[90] <= ilas_cfg[90].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[91] <= ilas_cfg[91].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[92] <= ilas_cfg[92].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[93] <= ilas_cfg[93].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[94] <= ilas_cfg[94].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[95] <= ilas_cfg[95].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[96] <= ilas_cfg[96].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[97] <= ilas_cfg[97].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[98] <= ilas_cfg[98].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[99] <= ilas_cfg[99].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[100] <= ilas_cfg[100].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[101] <= ilas_cfg[101].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[102] <= ilas_cfg[102].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[103] <= ilas_cfg[103].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[104] <= ilas_cfg[104].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[105] <= ilas_cfg[105].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[106] <= ilas_cfg[106].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[107] <= ilas_cfg[107].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[108] <= ilas_cfg[108].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[109] <= ilas_cfg[109].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[110] <= ilas_cfg[110].DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg[111] <= ilas_cfg[111].DB_MAX_OUTPUT_PORT_TYPE
csr_unexpected_kchar <= csr_unexpected_kchar~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_missing_ilas <= csr_missing_ilas~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_ilas_cfg_data_started <= csr_ilas_cfg_data_started~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component
data[0] => scfifo_uv81:auto_generated.data[0]
data[1] => scfifo_uv81:auto_generated.data[1]
data[2] => scfifo_uv81:auto_generated.data[2]
data[3] => scfifo_uv81:auto_generated.data[3]
data[4] => scfifo_uv81:auto_generated.data[4]
data[5] => scfifo_uv81:auto_generated.data[5]
data[6] => scfifo_uv81:auto_generated.data[6]
data[7] => scfifo_uv81:auto_generated.data[7]
data[8] => scfifo_uv81:auto_generated.data[8]
data[9] => scfifo_uv81:auto_generated.data[9]
data[10] => scfifo_uv81:auto_generated.data[10]
data[11] => scfifo_uv81:auto_generated.data[11]
data[12] => scfifo_uv81:auto_generated.data[12]
data[13] => scfifo_uv81:auto_generated.data[13]
data[14] => scfifo_uv81:auto_generated.data[14]
data[15] => scfifo_uv81:auto_generated.data[15]
data[16] => scfifo_uv81:auto_generated.data[16]
data[17] => scfifo_uv81:auto_generated.data[17]
data[18] => scfifo_uv81:auto_generated.data[18]
data[19] => scfifo_uv81:auto_generated.data[19]
data[20] => scfifo_uv81:auto_generated.data[20]
data[21] => scfifo_uv81:auto_generated.data[21]
data[22] => scfifo_uv81:auto_generated.data[22]
data[23] => scfifo_uv81:auto_generated.data[23]
data[24] => scfifo_uv81:auto_generated.data[24]
data[25] => scfifo_uv81:auto_generated.data[25]
data[26] => scfifo_uv81:auto_generated.data[26]
data[27] => scfifo_uv81:auto_generated.data[27]
data[28] => scfifo_uv81:auto_generated.data[28]
data[29] => scfifo_uv81:auto_generated.data[29]
data[30] => scfifo_uv81:auto_generated.data[30]
data[31] => scfifo_uv81:auto_generated.data[31]
q[0] <= scfifo_uv81:auto_generated.q[0]
q[1] <= scfifo_uv81:auto_generated.q[1]
q[2] <= scfifo_uv81:auto_generated.q[2]
q[3] <= scfifo_uv81:auto_generated.q[3]
q[4] <= scfifo_uv81:auto_generated.q[4]
q[5] <= scfifo_uv81:auto_generated.q[5]
q[6] <= scfifo_uv81:auto_generated.q[6]
q[7] <= scfifo_uv81:auto_generated.q[7]
q[8] <= scfifo_uv81:auto_generated.q[8]
q[9] <= scfifo_uv81:auto_generated.q[9]
q[10] <= scfifo_uv81:auto_generated.q[10]
q[11] <= scfifo_uv81:auto_generated.q[11]
q[12] <= scfifo_uv81:auto_generated.q[12]
q[13] <= scfifo_uv81:auto_generated.q[13]
q[14] <= scfifo_uv81:auto_generated.q[14]
q[15] <= scfifo_uv81:auto_generated.q[15]
q[16] <= scfifo_uv81:auto_generated.q[16]
q[17] <= scfifo_uv81:auto_generated.q[17]
q[18] <= scfifo_uv81:auto_generated.q[18]
q[19] <= scfifo_uv81:auto_generated.q[19]
q[20] <= scfifo_uv81:auto_generated.q[20]
q[21] <= scfifo_uv81:auto_generated.q[21]
q[22] <= scfifo_uv81:auto_generated.q[22]
q[23] <= scfifo_uv81:auto_generated.q[23]
q[24] <= scfifo_uv81:auto_generated.q[24]
q[25] <= scfifo_uv81:auto_generated.q[25]
q[26] <= scfifo_uv81:auto_generated.q[26]
q[27] <= scfifo_uv81:auto_generated.q[27]
q[28] <= scfifo_uv81:auto_generated.q[28]
q[29] <= scfifo_uv81:auto_generated.q[29]
q[30] <= scfifo_uv81:auto_generated.q[30]
q[31] <= scfifo_uv81:auto_generated.q[31]
wrreq => scfifo_uv81:auto_generated.wrreq
rdreq => scfifo_uv81:auto_generated.rdreq
clock => scfifo_uv81:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_uv81:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_uv81:auto_generated.empty
full <= scfifo_uv81:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated
clock => a_dpfifo_hn81:dpfifo.clock
data[0] => a_dpfifo_hn81:dpfifo.data[0]
data[1] => a_dpfifo_hn81:dpfifo.data[1]
data[2] => a_dpfifo_hn81:dpfifo.data[2]
data[3] => a_dpfifo_hn81:dpfifo.data[3]
data[4] => a_dpfifo_hn81:dpfifo.data[4]
data[5] => a_dpfifo_hn81:dpfifo.data[5]
data[6] => a_dpfifo_hn81:dpfifo.data[6]
data[7] => a_dpfifo_hn81:dpfifo.data[7]
data[8] => a_dpfifo_hn81:dpfifo.data[8]
data[9] => a_dpfifo_hn81:dpfifo.data[9]
data[10] => a_dpfifo_hn81:dpfifo.data[10]
data[11] => a_dpfifo_hn81:dpfifo.data[11]
data[12] => a_dpfifo_hn81:dpfifo.data[12]
data[13] => a_dpfifo_hn81:dpfifo.data[13]
data[14] => a_dpfifo_hn81:dpfifo.data[14]
data[15] => a_dpfifo_hn81:dpfifo.data[15]
data[16] => a_dpfifo_hn81:dpfifo.data[16]
data[17] => a_dpfifo_hn81:dpfifo.data[17]
data[18] => a_dpfifo_hn81:dpfifo.data[18]
data[19] => a_dpfifo_hn81:dpfifo.data[19]
data[20] => a_dpfifo_hn81:dpfifo.data[20]
data[21] => a_dpfifo_hn81:dpfifo.data[21]
data[22] => a_dpfifo_hn81:dpfifo.data[22]
data[23] => a_dpfifo_hn81:dpfifo.data[23]
data[24] => a_dpfifo_hn81:dpfifo.data[24]
data[25] => a_dpfifo_hn81:dpfifo.data[25]
data[26] => a_dpfifo_hn81:dpfifo.data[26]
data[27] => a_dpfifo_hn81:dpfifo.data[27]
data[28] => a_dpfifo_hn81:dpfifo.data[28]
data[29] => a_dpfifo_hn81:dpfifo.data[29]
data[30] => a_dpfifo_hn81:dpfifo.data[30]
data[31] => a_dpfifo_hn81:dpfifo.data[31]
empty <= a_dpfifo_hn81:dpfifo.empty
full <= a_dpfifo_hn81:dpfifo.full
q[0] <= a_dpfifo_hn81:dpfifo.q[0]
q[1] <= a_dpfifo_hn81:dpfifo.q[1]
q[2] <= a_dpfifo_hn81:dpfifo.q[2]
q[3] <= a_dpfifo_hn81:dpfifo.q[3]
q[4] <= a_dpfifo_hn81:dpfifo.q[4]
q[5] <= a_dpfifo_hn81:dpfifo.q[5]
q[6] <= a_dpfifo_hn81:dpfifo.q[6]
q[7] <= a_dpfifo_hn81:dpfifo.q[7]
q[8] <= a_dpfifo_hn81:dpfifo.q[8]
q[9] <= a_dpfifo_hn81:dpfifo.q[9]
q[10] <= a_dpfifo_hn81:dpfifo.q[10]
q[11] <= a_dpfifo_hn81:dpfifo.q[11]
q[12] <= a_dpfifo_hn81:dpfifo.q[12]
q[13] <= a_dpfifo_hn81:dpfifo.q[13]
q[14] <= a_dpfifo_hn81:dpfifo.q[14]
q[15] <= a_dpfifo_hn81:dpfifo.q[15]
q[16] <= a_dpfifo_hn81:dpfifo.q[16]
q[17] <= a_dpfifo_hn81:dpfifo.q[17]
q[18] <= a_dpfifo_hn81:dpfifo.q[18]
q[19] <= a_dpfifo_hn81:dpfifo.q[19]
q[20] <= a_dpfifo_hn81:dpfifo.q[20]
q[21] <= a_dpfifo_hn81:dpfifo.q[21]
q[22] <= a_dpfifo_hn81:dpfifo.q[22]
q[23] <= a_dpfifo_hn81:dpfifo.q[23]
q[24] <= a_dpfifo_hn81:dpfifo.q[24]
q[25] <= a_dpfifo_hn81:dpfifo.q[25]
q[26] <= a_dpfifo_hn81:dpfifo.q[26]
q[27] <= a_dpfifo_hn81:dpfifo.q[27]
q[28] <= a_dpfifo_hn81:dpfifo.q[28]
q[29] <= a_dpfifo_hn81:dpfifo.q[29]
q[30] <= a_dpfifo_hn81:dpfifo.q[30]
q[31] <= a_dpfifo_hn81:dpfifo.q[31]
rdreq => a_dpfifo_hn81:dpfifo.rreq
sclr => a_dpfifo_hn81:dpfifo.sclr
wrreq => a_dpfifo_hn81:dpfifo.wreq


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo
clock => altsyncram_89n1:FIFOram.clock0
clock => altsyncram_89n1:FIFOram.clock1
clock => cntr_sqa:rd_ptr_msb.clock
clock => cntr_9r6:usedw_counter.clock
clock => cntr_tqa:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_89n1:FIFOram.data_a[0]
data[1] => altsyncram_89n1:FIFOram.data_a[1]
data[2] => altsyncram_89n1:FIFOram.data_a[2]
data[3] => altsyncram_89n1:FIFOram.data_a[3]
data[4] => altsyncram_89n1:FIFOram.data_a[4]
data[5] => altsyncram_89n1:FIFOram.data_a[5]
data[6] => altsyncram_89n1:FIFOram.data_a[6]
data[7] => altsyncram_89n1:FIFOram.data_a[7]
data[8] => altsyncram_89n1:FIFOram.data_a[8]
data[9] => altsyncram_89n1:FIFOram.data_a[9]
data[10] => altsyncram_89n1:FIFOram.data_a[10]
data[11] => altsyncram_89n1:FIFOram.data_a[11]
data[12] => altsyncram_89n1:FIFOram.data_a[12]
data[13] => altsyncram_89n1:FIFOram.data_a[13]
data[14] => altsyncram_89n1:FIFOram.data_a[14]
data[15] => altsyncram_89n1:FIFOram.data_a[15]
data[16] => altsyncram_89n1:FIFOram.data_a[16]
data[17] => altsyncram_89n1:FIFOram.data_a[17]
data[18] => altsyncram_89n1:FIFOram.data_a[18]
data[19] => altsyncram_89n1:FIFOram.data_a[19]
data[20] => altsyncram_89n1:FIFOram.data_a[20]
data[21] => altsyncram_89n1:FIFOram.data_a[21]
data[22] => altsyncram_89n1:FIFOram.data_a[22]
data[23] => altsyncram_89n1:FIFOram.data_a[23]
data[24] => altsyncram_89n1:FIFOram.data_a[24]
data[25] => altsyncram_89n1:FIFOram.data_a[25]
data[26] => altsyncram_89n1:FIFOram.data_a[26]
data[27] => altsyncram_89n1:FIFOram.data_a[27]
data[28] => altsyncram_89n1:FIFOram.data_a[28]
data[29] => altsyncram_89n1:FIFOram.data_a[29]
data[30] => altsyncram_89n1:FIFOram.data_a[30]
data[31] => altsyncram_89n1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_89n1:FIFOram.q_b[0]
q[1] <= altsyncram_89n1:FIFOram.q_b[1]
q[2] <= altsyncram_89n1:FIFOram.q_b[2]
q[3] <= altsyncram_89n1:FIFOram.q_b[3]
q[4] <= altsyncram_89n1:FIFOram.q_b[4]
q[5] <= altsyncram_89n1:FIFOram.q_b[5]
q[6] <= altsyncram_89n1:FIFOram.q_b[6]
q[7] <= altsyncram_89n1:FIFOram.q_b[7]
q[8] <= altsyncram_89n1:FIFOram.q_b[8]
q[9] <= altsyncram_89n1:FIFOram.q_b[9]
q[10] <= altsyncram_89n1:FIFOram.q_b[10]
q[11] <= altsyncram_89n1:FIFOram.q_b[11]
q[12] <= altsyncram_89n1:FIFOram.q_b[12]
q[13] <= altsyncram_89n1:FIFOram.q_b[13]
q[14] <= altsyncram_89n1:FIFOram.q_b[14]
q[15] <= altsyncram_89n1:FIFOram.q_b[15]
q[16] <= altsyncram_89n1:FIFOram.q_b[16]
q[17] <= altsyncram_89n1:FIFOram.q_b[17]
q[18] <= altsyncram_89n1:FIFOram.q_b[18]
q[19] <= altsyncram_89n1:FIFOram.q_b[19]
q[20] <= altsyncram_89n1:FIFOram.q_b[20]
q[21] <= altsyncram_89n1:FIFOram.q_b[21]
q[22] <= altsyncram_89n1:FIFOram.q_b[22]
q[23] <= altsyncram_89n1:FIFOram.q_b[23]
q[24] <= altsyncram_89n1:FIFOram.q_b[24]
q[25] <= altsyncram_89n1:FIFOram.q_b[25]
q[26] <= altsyncram_89n1:FIFOram.q_b[26]
q[27] <= altsyncram_89n1:FIFOram.q_b[27]
q[28] <= altsyncram_89n1:FIFOram.q_b[28]
q[29] <= altsyncram_89n1:FIFOram.q_b[29]
q[30] <= altsyncram_89n1:FIFOram.q_b[30]
q[31] <= altsyncram_89n1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_sqa:rd_ptr_msb.sclr
sclr => cntr_9r6:usedw_counter.sclr
sclr => cntr_tqa:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|altsyncram_89n1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cmpr_hd8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cmpr_hd8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_sqa:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_9r6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|altera_jesd204_rx_base:inst_rx|altera_jesd204_rx_dll:rx_link_inst[1].altera_jesd204_rx_dll_inst|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo|scfifo:scfifo_component|scfifo_uv81:auto_generated|a_dpfifo_hn81:dpfifo|cntr_tqa:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy
pll_ref_clk => pll_ref_clk.IN1
rxlink_clk => rxlink_clk.IN1
rxlink_rst_n => rxlink_rst_n.IN1
csr_lane_polarity[0] => csr_lane_polarity[0].IN1
csr_lane_polarity[1] => csr_lane_polarity[1].IN1
csr_bit_reversal => csr_bit_reversal.IN1
csr_byte_reversal => csr_byte_reversal.IN1
csr_lane_powerdown[0] => csr_lane_powerdown[0].IN1
csr_lane_powerdown[1] => csr_lane_powerdown[1].IN1
patternalign_en[0] => patternalign_en[0].IN1
patternalign_en[1] => patternalign_en[1].IN1
jesd204_rx_pcs_data[0] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[1] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[2] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[3] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[4] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[5] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[6] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[7] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[8] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[9] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[10] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[11] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[12] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[13] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[14] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[15] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[16] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[17] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[18] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[19] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[20] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[21] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[22] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[23] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[24] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[25] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[26] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[27] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[28] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[29] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[30] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[31] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[32] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[33] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[34] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[35] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[36] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[37] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[38] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[39] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[40] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[41] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[42] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[43] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[44] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[45] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[46] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[47] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[48] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[49] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[50] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[51] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[52] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[53] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[54] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[55] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[56] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[57] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[58] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[59] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[60] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[61] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[62] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data[63] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data
jesd204_rx_pcs_data_valid[0] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data_valid
jesd204_rx_pcs_data_valid[1] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_data_valid
jesd204_rx_pcs_kchar_data[0] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[1] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[2] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[3] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[4] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[5] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[6] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_kchar_data[7] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_kchar_data
jesd204_rx_pcs_errdetect[0] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[1] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[2] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[3] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[4] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[5] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[6] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_errdetect[7] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_errdetect
jesd204_rx_pcs_disperr[0] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[1] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[2] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[3] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[4] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[5] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[6] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
jesd204_rx_pcs_disperr[7] <= altera_jesd204_rx_mlpcs:inst_rx_mlpcs.jesd204_rx_pcs_disperr
phy_csr_rx_locked_to_data[0] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_locked_to_data
phy_csr_rx_locked_to_data[1] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_locked_to_data
phy_csr_rx_cal_busy[0] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_cal_busy
phy_csr_rx_cal_busy[1] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_cal_busy
phy_csr_rx_pcfifo_full[0] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_pcfifo_full
phy_csr_rx_pcfifo_full[1] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_pcfifo_full
phy_csr_rx_pcfifo_empty[0] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_pcfifo_empty
phy_csr_rx_pcfifo_empty[1] <= altera_jesd204_phy_adapter_xs:inst_phy_adapter.phy_csr_rx_pcfifo_empty
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_analogreset[1] => rx_analogreset[1].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_digitalreset[1] => rx_digitalreset[1].IN1
rxphy_clk[0] <= rxphy_clk[0].DB_MAX_OUTPUT_PORT_TYPE
rxphy_clk[1] <= rxphy_clk[1].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|altera_jesd204_rx_mlpcs:inst_rx_mlpcs
rxlink_clk => rxlink_clk.IN2
rxphy_clk[0] => rxphy_clk[0].IN1
rxphy_clk[1] => rxphy_clk[1].IN1
rxlink_rst_n => rxlink_rst_n.IN2
rx_parallel_data[0] => rx_parallel_data[0].IN1
rx_parallel_data[1] => rx_parallel_data[1].IN1
rx_parallel_data[2] => rx_parallel_data[2].IN1
rx_parallel_data[3] => rx_parallel_data[3].IN1
rx_parallel_data[4] => rx_parallel_data[4].IN1
rx_parallel_data[5] => rx_parallel_data[5].IN1
rx_parallel_data[6] => rx_parallel_data[6].IN1
rx_parallel_data[7] => rx_parallel_data[7].IN1
rx_parallel_data[8] => rx_parallel_data[8].IN1
rx_parallel_data[9] => rx_parallel_data[9].IN1
rx_parallel_data[10] => rx_parallel_data[10].IN1
rx_parallel_data[11] => rx_parallel_data[11].IN1
rx_parallel_data[12] => rx_parallel_data[12].IN1
rx_parallel_data[13] => rx_parallel_data[13].IN1
rx_parallel_data[14] => rx_parallel_data[14].IN1
rx_parallel_data[15] => rx_parallel_data[15].IN1
rx_parallel_data[16] => rx_parallel_data[16].IN1
rx_parallel_data[17] => rx_parallel_data[17].IN1
rx_parallel_data[18] => rx_parallel_data[18].IN1
rx_parallel_data[19] => rx_parallel_data[19].IN1
rx_parallel_data[20] => rx_parallel_data[20].IN1
rx_parallel_data[21] => rx_parallel_data[21].IN1
rx_parallel_data[22] => rx_parallel_data[22].IN1
rx_parallel_data[23] => rx_parallel_data[23].IN1
rx_parallel_data[24] => rx_parallel_data[24].IN1
rx_parallel_data[25] => rx_parallel_data[25].IN1
rx_parallel_data[26] => rx_parallel_data[26].IN1
rx_parallel_data[27] => rx_parallel_data[27].IN1
rx_parallel_data[28] => rx_parallel_data[28].IN1
rx_parallel_data[29] => rx_parallel_data[29].IN1
rx_parallel_data[30] => rx_parallel_data[30].IN1
rx_parallel_data[31] => rx_parallel_data[31].IN1
rx_parallel_data[32] => rx_parallel_data[32].IN1
rx_parallel_data[33] => rx_parallel_data[33].IN1
rx_parallel_data[34] => rx_parallel_data[34].IN1
rx_parallel_data[35] => rx_parallel_data[35].IN1
rx_parallel_data[36] => rx_parallel_data[36].IN1
rx_parallel_data[37] => rx_parallel_data[37].IN1
rx_parallel_data[38] => rx_parallel_data[38].IN1
rx_parallel_data[39] => rx_parallel_data[39].IN1
rx_parallel_data[40] => rx_parallel_data[40].IN1
rx_parallel_data[41] => rx_parallel_data[41].IN1
rx_parallel_data[42] => rx_parallel_data[42].IN1
rx_parallel_data[43] => rx_parallel_data[43].IN1
rx_parallel_data[44] => rx_parallel_data[44].IN1
rx_parallel_data[45] => rx_parallel_data[45].IN1
rx_parallel_data[46] => rx_parallel_data[46].IN1
rx_parallel_data[47] => rx_parallel_data[47].IN1
rx_parallel_data[48] => rx_parallel_data[48].IN1
rx_parallel_data[49] => rx_parallel_data[49].IN1
rx_parallel_data[50] => rx_parallel_data[50].IN1
rx_parallel_data[51] => rx_parallel_data[51].IN1
rx_parallel_data[52] => rx_parallel_data[52].IN1
rx_parallel_data[53] => rx_parallel_data[53].IN1
rx_parallel_data[54] => rx_parallel_data[54].IN1
rx_parallel_data[55] => rx_parallel_data[55].IN1
rx_parallel_data[56] => rx_parallel_data[56].IN1
rx_parallel_data[57] => rx_parallel_data[57].IN1
rx_parallel_data[58] => rx_parallel_data[58].IN1
rx_parallel_data[59] => rx_parallel_data[59].IN1
rx_parallel_data[60] => rx_parallel_data[60].IN1
rx_parallel_data[61] => rx_parallel_data[61].IN1
rx_parallel_data[62] => rx_parallel_data[62].IN1
rx_parallel_data[63] => rx_parallel_data[63].IN1
phy_kchar_data[0] => phy_kchar_data[0].IN1
phy_kchar_data[1] => phy_kchar_data[1].IN1
phy_kchar_data[2] => phy_kchar_data[2].IN1
phy_kchar_data[3] => phy_kchar_data[3].IN1
phy_kchar_data[4] => phy_kchar_data[4].IN1
phy_kchar_data[5] => phy_kchar_data[5].IN1
phy_kchar_data[6] => phy_kchar_data[6].IN1
phy_kchar_data[7] => phy_kchar_data[7].IN1
phy_code_err[0] => phy_code_err[0].IN1
phy_code_err[1] => phy_code_err[1].IN1
phy_code_err[2] => phy_code_err[2].IN1
phy_code_err[3] => phy_code_err[3].IN1
phy_code_err[4] => phy_code_err[4].IN1
phy_code_err[5] => phy_code_err[5].IN1
phy_code_err[6] => phy_code_err[6].IN1
phy_code_err[7] => phy_code_err[7].IN1
phy_rd_err[0] => phy_rd_err[0].IN1
phy_rd_err[1] => phy_rd_err[1].IN1
phy_rd_err[2] => phy_rd_err[2].IN1
phy_rd_err[3] => phy_rd_err[3].IN1
phy_rd_err[4] => phy_rd_err[4].IN1
phy_rd_err[5] => phy_rd_err[5].IN1
phy_rd_err[6] => phy_rd_err[6].IN1
phy_rd_err[7] => phy_rd_err[7].IN1
phy_sync_status[0] => phy_sync_status[0].IN1
phy_sync_status[1] => phy_sync_status[1].IN1
phy_sync_status[2] => phy_sync_status[2].IN1
phy_sync_status[3] => phy_sync_status[3].IN1
phy_sync_status[4] => phy_sync_status[4].IN1
phy_sync_status[5] => phy_sync_status[5].IN1
phy_sync_status[6] => phy_sync_status[6].IN1
phy_sync_status[7] => phy_sync_status[7].IN1
csr_lane_polarity[0] => csr_lane_polarity[0].IN1
csr_lane_polarity[1] => csr_lane_polarity[1].IN1
csr_bit_reversal => csr_bit_reversal.IN2
csr_byte_reversal => csr_byte_reversal.IN2
patternalign_en[0] => patternalign_en[0].IN1
patternalign_en[1] => patternalign_en[1].IN1
csr_lane_powerdown[0] => ~NO_FANOUT~
csr_lane_powerdown[1] => ~NO_FANOUT~
jesd204_rx_pcs_data[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[2] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[3] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[4] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[5] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[6] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[7] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[8] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[9] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[10] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[11] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[12] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[13] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[14] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[15] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[16] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[17] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[18] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[19] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[20] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[21] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[22] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[23] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[24] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[25] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[26] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[27] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[28] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[29] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[30] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[31] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[32] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[33] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[34] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[35] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[36] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[37] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[38] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[39] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[40] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[41] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[42] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[43] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[44] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[45] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[46] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[47] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[48] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[49] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[50] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[51] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[52] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[53] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[54] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[55] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[56] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[57] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[58] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[59] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[60] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[61] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[62] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_data[63] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_parallel_data
jesd204_rx_pcs_kchar_data[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[2] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[3] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[4] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[5] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[6] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_kchar_data[7] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_kchar_data
jesd204_rx_pcs_errdetect[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[2] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[3] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[4] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[5] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[6] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_errdetect[7] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_code_err
jesd204_rx_pcs_disperr[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[2] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[3] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[4] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[5] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[6] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_disperr[7] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_rd_err
jesd204_rx_pcs_data_valid[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.dll_data_valid
jesd204_rx_pcs_data_valid[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.dll_data_valid
phy_lane_polarity[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.phy_csr_lane_polarity
phy_lane_polarity[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.phy_csr_lane_polarity
phy_bit_reversal[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.phy_csr_bit_reversal
phy_bit_reversal[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.phy_csr_bit_reversal
phy_byte_reversal[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.phy_csr_byte_reversal
phy_byte_reversal[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.phy_csr_byte_reversal
phy_patternalign_en[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.phy_patternalign_en
phy_patternalign_en[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.phy_patternalign_en
csr_pcfifo_full[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.csr_pcfifo_full
csr_pcfifo_full[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.csr_pcfifo_full
csr_pcfifo_empty[0] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst.csr_pcfifo_empty
csr_pcfifo_empty[1] <= altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst.csr_pcfifo_empty


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|altera_jesd204_rx_mlpcs:inst_rx_mlpcs|altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[0].altera_jesd204_rx_pcs_inst
rxlink_clk => r_phy_rd_err[0].CLK
rxlink_clk => r_phy_rd_err[1].CLK
rxlink_clk => r_phy_rd_err[2].CLK
rxlink_clk => r_phy_rd_err[3].CLK
rxlink_clk => r_phy_code_err[0].CLK
rxlink_clk => r_phy_code_err[1].CLK
rxlink_clk => r_phy_code_err[2].CLK
rxlink_clk => r_phy_code_err[3].CLK
rxlink_clk => r_phy_kchar_data[0].CLK
rxlink_clk => r_phy_kchar_data[1].CLK
rxlink_clk => r_phy_kchar_data[2].CLK
rxlink_clk => r_phy_kchar_data[3].CLK
rxlink_clk => r_data_valid.CLK
rxlink_clk => r_data_valid_d1.CLK
rxlink_clk => r_phy_parallel_data[0].CLK
rxlink_clk => r_phy_parallel_data[1].CLK
rxlink_clk => r_phy_parallel_data[2].CLK
rxlink_clk => r_phy_parallel_data[3].CLK
rxlink_clk => r_phy_parallel_data[4].CLK
rxlink_clk => r_phy_parallel_data[5].CLK
rxlink_clk => r_phy_parallel_data[6].CLK
rxlink_clk => r_phy_parallel_data[7].CLK
rxlink_clk => r_phy_parallel_data[8].CLK
rxlink_clk => r_phy_parallel_data[9].CLK
rxlink_clk => r_phy_parallel_data[10].CLK
rxlink_clk => r_phy_parallel_data[11].CLK
rxlink_clk => r_phy_parallel_data[12].CLK
rxlink_clk => r_phy_parallel_data[13].CLK
rxlink_clk => r_phy_parallel_data[14].CLK
rxlink_clk => r_phy_parallel_data[15].CLK
rxlink_clk => r_phy_parallel_data[16].CLK
rxlink_clk => r_phy_parallel_data[17].CLK
rxlink_clk => r_phy_parallel_data[18].CLK
rxlink_clk => r_phy_parallel_data[19].CLK
rxlink_clk => r_phy_parallel_data[20].CLK
rxlink_clk => r_phy_parallel_data[21].CLK
rxlink_clk => r_phy_parallel_data[22].CLK
rxlink_clk => r_phy_parallel_data[23].CLK
rxlink_clk => r_phy_parallel_data[24].CLK
rxlink_clk => r_phy_parallel_data[25].CLK
rxlink_clk => r_phy_parallel_data[26].CLK
rxlink_clk => r_phy_parallel_data[27].CLK
rxlink_clk => r_phy_parallel_data[28].CLK
rxlink_clk => r_phy_parallel_data[29].CLK
rxlink_clk => r_phy_parallel_data[30].CLK
rxlink_clk => r_phy_parallel_data[31].CLK
rxphy_clk => ~NO_FANOUT~
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_data_valid_d1.OUTPUTSELECT
rst_n => r_data_valid.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rxphy_rst_n => ~NO_FANOUT~
phy_parallel_data[0] => r_phy_parallel_data.DATAA
phy_parallel_data[1] => r_phy_parallel_data.DATAA
phy_parallel_data[2] => r_phy_parallel_data.DATAA
phy_parallel_data[3] => r_phy_parallel_data.DATAA
phy_parallel_data[4] => r_phy_parallel_data.DATAA
phy_parallel_data[5] => r_phy_parallel_data.DATAA
phy_parallel_data[6] => r_phy_parallel_data.DATAA
phy_parallel_data[7] => r_phy_parallel_data.DATAA
phy_parallel_data[8] => r_phy_parallel_data.DATAA
phy_parallel_data[9] => r_phy_parallel_data.DATAA
phy_parallel_data[10] => r_phy_parallel_data.DATAA
phy_parallel_data[11] => r_phy_parallel_data.DATAA
phy_parallel_data[12] => r_phy_parallel_data.DATAA
phy_parallel_data[13] => r_phy_parallel_data.DATAA
phy_parallel_data[14] => r_phy_parallel_data.DATAA
phy_parallel_data[15] => r_phy_parallel_data.DATAA
phy_parallel_data[16] => r_phy_parallel_data.DATAA
phy_parallel_data[17] => r_phy_parallel_data.DATAA
phy_parallel_data[18] => r_phy_parallel_data.DATAA
phy_parallel_data[19] => r_phy_parallel_data.DATAA
phy_parallel_data[20] => r_phy_parallel_data.DATAA
phy_parallel_data[21] => r_phy_parallel_data.DATAA
phy_parallel_data[22] => r_phy_parallel_data.DATAA
phy_parallel_data[23] => r_phy_parallel_data.DATAA
phy_parallel_data[24] => r_phy_parallel_data.DATAA
phy_parallel_data[25] => r_phy_parallel_data.DATAA
phy_parallel_data[26] => r_phy_parallel_data.DATAA
phy_parallel_data[27] => r_phy_parallel_data.DATAA
phy_parallel_data[28] => r_phy_parallel_data.DATAA
phy_parallel_data[29] => r_phy_parallel_data.DATAA
phy_parallel_data[30] => r_phy_parallel_data.DATAA
phy_parallel_data[31] => r_phy_parallel_data.DATAA
phy_kchar_data[0] => r_phy_kchar_data.DATAA
phy_kchar_data[1] => r_phy_kchar_data.DATAA
phy_kchar_data[2] => r_phy_kchar_data.DATAA
phy_kchar_data[3] => r_phy_kchar_data.DATAA
phy_code_err[0] => r_phy_code_err.DATAA
phy_code_err[1] => r_phy_code_err.DATAA
phy_code_err[2] => r_phy_code_err.DATAA
phy_code_err[3] => r_phy_code_err.DATAA
phy_rd_err[0] => r_phy_rd_err.DATAA
phy_rd_err[1] => r_phy_rd_err.DATAA
phy_rd_err[2] => r_phy_rd_err.DATAA
phy_rd_err[3] => r_phy_rd_err.DATAA
phy_sync_status[0] => WideAnd0.IN0
phy_sync_status[1] => WideAnd0.IN1
phy_sync_status[2] => WideAnd0.IN2
phy_sync_status[3] => WideAnd0.IN3
csr_lane_polarity => phy_csr_lane_polarity.DATAIN
csr_bit_reversal => phy_csr_bit_reversal.DATAIN
csr_byte_reversal => phy_csr_byte_reversal.DATAIN
patternalign_en => phy_patternalign_en.DATAIN
allch_pcfifo_rdrdy => ~NO_FANOUT~
dll_parallel_data[0] <= r_phy_parallel_data[0].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[1] <= r_phy_parallel_data[1].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[2] <= r_phy_parallel_data[2].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[3] <= r_phy_parallel_data[3].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[4] <= r_phy_parallel_data[4].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[5] <= r_phy_parallel_data[5].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[6] <= r_phy_parallel_data[6].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[7] <= r_phy_parallel_data[7].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[8] <= r_phy_parallel_data[8].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[9] <= r_phy_parallel_data[9].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[10] <= r_phy_parallel_data[10].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[11] <= r_phy_parallel_data[11].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[12] <= r_phy_parallel_data[12].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[13] <= r_phy_parallel_data[13].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[14] <= r_phy_parallel_data[14].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[15] <= r_phy_parallel_data[15].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[16] <= r_phy_parallel_data[16].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[17] <= r_phy_parallel_data[17].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[18] <= r_phy_parallel_data[18].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[19] <= r_phy_parallel_data[19].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[20] <= r_phy_parallel_data[20].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[21] <= r_phy_parallel_data[21].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[22] <= r_phy_parallel_data[22].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[23] <= r_phy_parallel_data[23].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[24] <= r_phy_parallel_data[24].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[25] <= r_phy_parallel_data[25].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[26] <= r_phy_parallel_data[26].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[27] <= r_phy_parallel_data[27].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[28] <= r_phy_parallel_data[28].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[29] <= r_phy_parallel_data[29].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[30] <= r_phy_parallel_data[30].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[31] <= r_phy_parallel_data[31].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[0] <= r_phy_kchar_data[0].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[1] <= r_phy_kchar_data[1].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[2] <= r_phy_kchar_data[2].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[3] <= r_phy_kchar_data[3].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[0] <= r_phy_code_err[0].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[1] <= r_phy_code_err[1].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[2] <= r_phy_code_err[2].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[3] <= r_phy_code_err[3].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[0] <= r_phy_rd_err[0].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[1] <= r_phy_rd_err[1].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[2] <= r_phy_rd_err[2].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[3] <= r_phy_rd_err[3].DB_MAX_OUTPUT_PORT_TYPE
dll_data_valid <= dll_data_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_lane_polarity <= csr_lane_polarity.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_bit_reversal <= csr_bit_reversal.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_byte_reversal <= csr_byte_reversal.DB_MAX_OUTPUT_PORT_TYPE
phy_patternalign_en <= patternalign_en.DB_MAX_OUTPUT_PORT_TYPE
csr_pcfifo_full <= <GND>
csr_pcfifo_empty <= <GND>
ch_pcfifo_rdrdy <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|altera_jesd204_rx_mlpcs:inst_rx_mlpcs|altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst[1].altera_jesd204_rx_pcs_inst
rxlink_clk => r_phy_rd_err[0].CLK
rxlink_clk => r_phy_rd_err[1].CLK
rxlink_clk => r_phy_rd_err[2].CLK
rxlink_clk => r_phy_rd_err[3].CLK
rxlink_clk => r_phy_code_err[0].CLK
rxlink_clk => r_phy_code_err[1].CLK
rxlink_clk => r_phy_code_err[2].CLK
rxlink_clk => r_phy_code_err[3].CLK
rxlink_clk => r_phy_kchar_data[0].CLK
rxlink_clk => r_phy_kchar_data[1].CLK
rxlink_clk => r_phy_kchar_data[2].CLK
rxlink_clk => r_phy_kchar_data[3].CLK
rxlink_clk => r_data_valid.CLK
rxlink_clk => r_data_valid_d1.CLK
rxlink_clk => r_phy_parallel_data[0].CLK
rxlink_clk => r_phy_parallel_data[1].CLK
rxlink_clk => r_phy_parallel_data[2].CLK
rxlink_clk => r_phy_parallel_data[3].CLK
rxlink_clk => r_phy_parallel_data[4].CLK
rxlink_clk => r_phy_parallel_data[5].CLK
rxlink_clk => r_phy_parallel_data[6].CLK
rxlink_clk => r_phy_parallel_data[7].CLK
rxlink_clk => r_phy_parallel_data[8].CLK
rxlink_clk => r_phy_parallel_data[9].CLK
rxlink_clk => r_phy_parallel_data[10].CLK
rxlink_clk => r_phy_parallel_data[11].CLK
rxlink_clk => r_phy_parallel_data[12].CLK
rxlink_clk => r_phy_parallel_data[13].CLK
rxlink_clk => r_phy_parallel_data[14].CLK
rxlink_clk => r_phy_parallel_data[15].CLK
rxlink_clk => r_phy_parallel_data[16].CLK
rxlink_clk => r_phy_parallel_data[17].CLK
rxlink_clk => r_phy_parallel_data[18].CLK
rxlink_clk => r_phy_parallel_data[19].CLK
rxlink_clk => r_phy_parallel_data[20].CLK
rxlink_clk => r_phy_parallel_data[21].CLK
rxlink_clk => r_phy_parallel_data[22].CLK
rxlink_clk => r_phy_parallel_data[23].CLK
rxlink_clk => r_phy_parallel_data[24].CLK
rxlink_clk => r_phy_parallel_data[25].CLK
rxlink_clk => r_phy_parallel_data[26].CLK
rxlink_clk => r_phy_parallel_data[27].CLK
rxlink_clk => r_phy_parallel_data[28].CLK
rxlink_clk => r_phy_parallel_data[29].CLK
rxlink_clk => r_phy_parallel_data[30].CLK
rxlink_clk => r_phy_parallel_data[31].CLK
rxphy_clk => ~NO_FANOUT~
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_phy_parallel_data.OUTPUTSELECT
rst_n => r_data_valid_d1.OUTPUTSELECT
rst_n => r_data_valid.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_kchar_data.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_code_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rst_n => r_phy_rd_err.OUTPUTSELECT
rxphy_rst_n => ~NO_FANOUT~
phy_parallel_data[0] => r_phy_parallel_data.DATAA
phy_parallel_data[1] => r_phy_parallel_data.DATAA
phy_parallel_data[2] => r_phy_parallel_data.DATAA
phy_parallel_data[3] => r_phy_parallel_data.DATAA
phy_parallel_data[4] => r_phy_parallel_data.DATAA
phy_parallel_data[5] => r_phy_parallel_data.DATAA
phy_parallel_data[6] => r_phy_parallel_data.DATAA
phy_parallel_data[7] => r_phy_parallel_data.DATAA
phy_parallel_data[8] => r_phy_parallel_data.DATAA
phy_parallel_data[9] => r_phy_parallel_data.DATAA
phy_parallel_data[10] => r_phy_parallel_data.DATAA
phy_parallel_data[11] => r_phy_parallel_data.DATAA
phy_parallel_data[12] => r_phy_parallel_data.DATAA
phy_parallel_data[13] => r_phy_parallel_data.DATAA
phy_parallel_data[14] => r_phy_parallel_data.DATAA
phy_parallel_data[15] => r_phy_parallel_data.DATAA
phy_parallel_data[16] => r_phy_parallel_data.DATAA
phy_parallel_data[17] => r_phy_parallel_data.DATAA
phy_parallel_data[18] => r_phy_parallel_data.DATAA
phy_parallel_data[19] => r_phy_parallel_data.DATAA
phy_parallel_data[20] => r_phy_parallel_data.DATAA
phy_parallel_data[21] => r_phy_parallel_data.DATAA
phy_parallel_data[22] => r_phy_parallel_data.DATAA
phy_parallel_data[23] => r_phy_parallel_data.DATAA
phy_parallel_data[24] => r_phy_parallel_data.DATAA
phy_parallel_data[25] => r_phy_parallel_data.DATAA
phy_parallel_data[26] => r_phy_parallel_data.DATAA
phy_parallel_data[27] => r_phy_parallel_data.DATAA
phy_parallel_data[28] => r_phy_parallel_data.DATAA
phy_parallel_data[29] => r_phy_parallel_data.DATAA
phy_parallel_data[30] => r_phy_parallel_data.DATAA
phy_parallel_data[31] => r_phy_parallel_data.DATAA
phy_kchar_data[0] => r_phy_kchar_data.DATAA
phy_kchar_data[1] => r_phy_kchar_data.DATAA
phy_kchar_data[2] => r_phy_kchar_data.DATAA
phy_kchar_data[3] => r_phy_kchar_data.DATAA
phy_code_err[0] => r_phy_code_err.DATAA
phy_code_err[1] => r_phy_code_err.DATAA
phy_code_err[2] => r_phy_code_err.DATAA
phy_code_err[3] => r_phy_code_err.DATAA
phy_rd_err[0] => r_phy_rd_err.DATAA
phy_rd_err[1] => r_phy_rd_err.DATAA
phy_rd_err[2] => r_phy_rd_err.DATAA
phy_rd_err[3] => r_phy_rd_err.DATAA
phy_sync_status[0] => WideAnd0.IN0
phy_sync_status[1] => WideAnd0.IN1
phy_sync_status[2] => WideAnd0.IN2
phy_sync_status[3] => WideAnd0.IN3
csr_lane_polarity => phy_csr_lane_polarity.DATAIN
csr_bit_reversal => phy_csr_bit_reversal.DATAIN
csr_byte_reversal => phy_csr_byte_reversal.DATAIN
patternalign_en => phy_patternalign_en.DATAIN
allch_pcfifo_rdrdy => ~NO_FANOUT~
dll_parallel_data[0] <= r_phy_parallel_data[0].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[1] <= r_phy_parallel_data[1].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[2] <= r_phy_parallel_data[2].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[3] <= r_phy_parallel_data[3].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[4] <= r_phy_parallel_data[4].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[5] <= r_phy_parallel_data[5].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[6] <= r_phy_parallel_data[6].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[7] <= r_phy_parallel_data[7].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[8] <= r_phy_parallel_data[8].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[9] <= r_phy_parallel_data[9].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[10] <= r_phy_parallel_data[10].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[11] <= r_phy_parallel_data[11].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[12] <= r_phy_parallel_data[12].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[13] <= r_phy_parallel_data[13].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[14] <= r_phy_parallel_data[14].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[15] <= r_phy_parallel_data[15].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[16] <= r_phy_parallel_data[16].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[17] <= r_phy_parallel_data[17].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[18] <= r_phy_parallel_data[18].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[19] <= r_phy_parallel_data[19].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[20] <= r_phy_parallel_data[20].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[21] <= r_phy_parallel_data[21].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[22] <= r_phy_parallel_data[22].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[23] <= r_phy_parallel_data[23].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[24] <= r_phy_parallel_data[24].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[25] <= r_phy_parallel_data[25].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[26] <= r_phy_parallel_data[26].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[27] <= r_phy_parallel_data[27].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[28] <= r_phy_parallel_data[28].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[29] <= r_phy_parallel_data[29].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[30] <= r_phy_parallel_data[30].DB_MAX_OUTPUT_PORT_TYPE
dll_parallel_data[31] <= r_phy_parallel_data[31].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[0] <= r_phy_kchar_data[0].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[1] <= r_phy_kchar_data[1].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[2] <= r_phy_kchar_data[2].DB_MAX_OUTPUT_PORT_TYPE
dll_kchar_data[3] <= r_phy_kchar_data[3].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[0] <= r_phy_code_err[0].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[1] <= r_phy_code_err[1].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[2] <= r_phy_code_err[2].DB_MAX_OUTPUT_PORT_TYPE
dll_code_err[3] <= r_phy_code_err[3].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[0] <= r_phy_rd_err[0].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[1] <= r_phy_rd_err[1].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[2] <= r_phy_rd_err[2].DB_MAX_OUTPUT_PORT_TYPE
dll_rd_err[3] <= r_phy_rd_err[3].DB_MAX_OUTPUT_PORT_TYPE
dll_data_valid <= dll_data_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_lane_polarity <= csr_lane_polarity.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_bit_reversal <= csr_bit_reversal.DB_MAX_OUTPUT_PORT_TYPE
phy_csr_byte_reversal <= csr_byte_reversal.DB_MAX_OUTPUT_PORT_TYPE
phy_patternalign_en <= patternalign_en.DB_MAX_OUTPUT_PORT_TYPE
csr_pcfifo_full <= <GND>
csr_pcfifo_empty <= <GND>
ch_pcfifo_rdrdy <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|altera_jesd204_phy_adapter_xs:inst_phy_adapter
tx_serial_clk0[0] => phy_tx_serial_clk0[0].DATAIN
tx_serial_clk0[1] => phy_tx_serial_clk0[1].DATAIN
phy_tx_serial_clk0[0] <= tx_serial_clk0[0].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_serial_clk0[1] <= tx_serial_clk0[1].DB_MAX_OUTPUT_PORT_TYPE
tx_bonding_clocks[0] => phy_tx_bonding_clocks[0].DATAIN
tx_bonding_clocks[1] => phy_tx_bonding_clocks[1].DATAIN
tx_bonding_clocks[2] => phy_tx_bonding_clocks[2].DATAIN
tx_bonding_clocks[3] => phy_tx_bonding_clocks[3].DATAIN
tx_bonding_clocks[4] => phy_tx_bonding_clocks[4].DATAIN
tx_bonding_clocks[5] => phy_tx_bonding_clocks[5].DATAIN
tx_bonding_clocks[6] => phy_tx_bonding_clocks[6].DATAIN
tx_bonding_clocks[7] => phy_tx_bonding_clocks[7].DATAIN
tx_bonding_clocks[8] => phy_tx_bonding_clocks[8].DATAIN
tx_bonding_clocks[9] => phy_tx_bonding_clocks[9].DATAIN
tx_bonding_clocks[10] => phy_tx_bonding_clocks[10].DATAIN
tx_bonding_clocks[11] => phy_tx_bonding_clocks[11].DATAIN
phy_tx_bonding_clocks[0] <= tx_bonding_clocks[0].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[1] <= tx_bonding_clocks[1].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[2] <= tx_bonding_clocks[2].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[3] <= tx_bonding_clocks[3].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[4] <= tx_bonding_clocks[4].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[5] <= tx_bonding_clocks[5].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[6] <= tx_bonding_clocks[6].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[7] <= tx_bonding_clocks[7].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[8] <= tx_bonding_clocks[8].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[9] <= tx_bonding_clocks[9].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[10] <= tx_bonding_clocks[10].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_bonding_clocks[11] <= tx_bonding_clocks[11].DB_MAX_OUTPUT_PORT_TYPE
txlink_clk => phy_tx_coreclkin[0].DATAIN
txlink_clk => phy_txlink_clk.DATAIN
txlink_clk => phy_tx_coreclkin[1].DATAIN
txlink_rst_n => phy_txlink_rst_n.DATAIN
phy_txlink_rst_n <= txlink_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_txlink_clk <= txlink_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_tx_coreclkin[0] <= txlink_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_tx_coreclkin[1] <= txlink_clk.DB_MAX_OUTPUT_PORT_TYPE
tx_clkout[0] => txphy_clk[0].DATAIN
tx_clkout[1] => txphy_clk[1].DATAIN
txphy_clk[0] <= tx_clkout[0].DB_MAX_OUTPUT_PORT_TYPE
txphy_clk[1] <= tx_clkout[1].DB_MAX_OUTPUT_PORT_TYPE
phy_tx_elecidle[0] => tx_elecidle[0].DATAIN
phy_tx_elecidle[1] => tx_elecidle[1].DATAIN
tx_cal_busy[0] => phy_csr_tx_cal_busy[0].DATAIN
tx_cal_busy[1] => phy_csr_tx_cal_busy[1].DATAIN
tx_pcfifo_full[0] => phy_csr_tx_pcfifo_full[0].DATAIN
tx_pcfifo_full[1] => phy_csr_tx_pcfifo_full[1].DATAIN
tx_pcfifo_empty[0] => phy_csr_tx_pcfifo_empty[0].DATAIN
tx_pcfifo_empty[1] => phy_csr_tx_pcfifo_empty[1].DATAIN
phy_csr_tx_cal_busy[0] <= tx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_tx_cal_busy[1] <= tx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_tx_pcfifo_full[0] <= tx_pcfifo_full[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_tx_pcfifo_full[1] <= tx_pcfifo_full[1].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_tx_pcfifo_empty[0] <= tx_pcfifo_empty[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_tx_pcfifo_empty[1] <= tx_pcfifo_empty[1].DB_MAX_OUTPUT_PORT_TYPE
tx_elecidle[0] <= phy_tx_elecidle[0].DB_MAX_OUTPUT_PORT_TYPE
tx_elecidle[1] <= phy_tx_elecidle[1].DB_MAX_OUTPUT_PORT_TYPE
unused_tx_parallel_data[0] <= <GND>
unused_tx_parallel_data[1] <= <GND>
unused_tx_parallel_data[2] <= <GND>
unused_tx_parallel_data[3] <= <GND>
unused_tx_parallel_data[4] <= <GND>
unused_tx_parallel_data[5] <= <GND>
unused_tx_parallel_data[6] <= <GND>
unused_tx_parallel_data[7] <= <GND>
unused_tx_parallel_data[8] <= <GND>
unused_tx_parallel_data[9] <= <GND>
unused_tx_parallel_data[10] <= <GND>
unused_tx_parallel_data[11] <= <GND>
unused_tx_parallel_data[12] <= <GND>
unused_tx_parallel_data[13] <= <GND>
unused_tx_parallel_data[14] <= <GND>
unused_tx_parallel_data[15] <= <GND>
unused_tx_parallel_data[16] <= <GND>
unused_tx_parallel_data[17] <= <GND>
unused_tx_parallel_data[18] <= <GND>
unused_tx_parallel_data[19] <= <GND>
unused_tx_parallel_data[20] <= <GND>
unused_tx_parallel_data[21] <= <GND>
unused_tx_parallel_data[22] <= <GND>
unused_tx_parallel_data[23] <= <GND>
unused_tx_parallel_data[24] <= <GND>
unused_tx_parallel_data[25] <= <GND>
unused_tx_parallel_data[26] <= <GND>
unused_tx_parallel_data[27] <= <GND>
unused_tx_parallel_data[28] <= <GND>
unused_tx_parallel_data[29] <= <GND>
unused_tx_parallel_data[30] <= <GND>
unused_tx_parallel_data[31] <= <GND>
unused_tx_parallel_data[32] <= <GND>
unused_tx_parallel_data[33] <= <GND>
unused_tx_parallel_data[34] <= <GND>
unused_tx_parallel_data[35] <= <GND>
unused_tx_parallel_data[36] <= <GND>
unused_tx_parallel_data[37] <= <GND>
unused_tx_parallel_data[38] <= <GND>
unused_tx_parallel_data[39] <= <GND>
unused_tx_parallel_data[40] <= <GND>
unused_tx_parallel_data[41] <= <GND>
unused_tx_parallel_data[42] <= <GND>
unused_tx_parallel_data[43] <= <GND>
unused_tx_parallel_data[44] <= <GND>
unused_tx_parallel_data[45] <= <GND>
unused_tx_parallel_data[46] <= <GND>
unused_tx_parallel_data[47] <= <GND>
unused_tx_parallel_data[48] <= <GND>
unused_tx_parallel_data[49] <= <GND>
unused_tx_parallel_data[50] <= <GND>
unused_tx_parallel_data[51] <= <GND>
unused_tx_parallel_data[52] <= <GND>
unused_tx_parallel_data[53] <= <GND>
unused_tx_parallel_data[54] <= <GND>
unused_tx_parallel_data[55] <= <GND>
unused_tx_parallel_data[56] <= <GND>
unused_tx_parallel_data[57] <= <GND>
unused_tx_parallel_data[58] <= <GND>
unused_tx_parallel_data[59] <= <GND>
unused_tx_parallel_data[60] <= <GND>
unused_tx_parallel_data[61] <= <GND>
unused_tx_parallel_data[62] <= <GND>
unused_tx_parallel_data[63] <= <GND>
unused_tx_parallel_data[64] <= <GND>
unused_tx_parallel_data[65] <= <GND>
unused_tx_parallel_data[66] <= <GND>
unused_tx_parallel_data[67] <= <GND>
unused_tx_parallel_data[68] <= <GND>
unused_tx_parallel_data[69] <= <GND>
unused_tx_parallel_data[70] <= <GND>
unused_tx_parallel_data[71] <= <GND>
unused_tx_parallel_data[72] <= <GND>
unused_tx_parallel_data[73] <= <GND>
unused_tx_parallel_data[74] <= <GND>
unused_tx_parallel_data[75] <= <GND>
unused_tx_parallel_data[76] <= <GND>
unused_tx_parallel_data[77] <= <GND>
unused_tx_parallel_data[78] <= <GND>
unused_tx_parallel_data[79] <= <GND>
unused_tx_parallel_data[80] <= <GND>
unused_tx_parallel_data[81] <= <GND>
unused_tx_parallel_data[82] <= <GND>
unused_tx_parallel_data[83] <= <GND>
unused_tx_parallel_data[84] <= <GND>
unused_tx_parallel_data[85] <= <GND>
unused_tx_parallel_data[86] <= <GND>
unused_tx_parallel_data[87] <= <GND>
unused_tx_parallel_data[88] <= <GND>
unused_tx_parallel_data[89] <= <GND>
unused_tx_parallel_data[90] <= <GND>
unused_tx_parallel_data[91] <= <GND>
unused_tx_parallel_data[92] <= <GND>
unused_tx_parallel_data[93] <= <GND>
unused_tx_parallel_data[94] <= <GND>
unused_tx_parallel_data[95] <= <GND>
unused_tx_parallel_data[96] <= <GND>
unused_tx_parallel_data[97] <= <GND>
unused_tx_parallel_data[98] <= <GND>
unused_tx_parallel_data[99] <= <GND>
unused_tx_parallel_data[100] <= <GND>
unused_tx_parallel_data[101] <= <GND>
unused_tx_parallel_data[102] <= <GND>
unused_tx_parallel_data[103] <= <GND>
unused_tx_parallel_data[104] <= <GND>
unused_tx_parallel_data[105] <= <GND>
unused_tx_parallel_data[106] <= <GND>
unused_tx_parallel_data[107] <= <GND>
unused_tx_parallel_data[108] <= <GND>
unused_tx_parallel_data[109] <= <GND>
unused_tx_parallel_data[110] <= <GND>
unused_tx_parallel_data[111] <= <GND>
unused_tx_parallel_data[112] <= <GND>
unused_tx_parallel_data[113] <= <GND>
unused_tx_parallel_data[114] <= <GND>
unused_tx_parallel_data[115] <= <GND>
unused_tx_parallel_data[116] <= <GND>
unused_tx_parallel_data[117] <= <GND>
unused_tx_parallel_data[118] <= <GND>
unused_tx_parallel_data[119] <= <GND>
unused_tx_parallel_data[120] <= <GND>
unused_tx_parallel_data[121] <= <GND>
unused_tx_parallel_data[122] <= <GND>
unused_tx_parallel_data[123] <= <GND>
unused_tx_parallel_data[124] <= <GND>
unused_tx_parallel_data[125] <= <GND>
unused_tx_parallel_data[126] <= <GND>
unused_tx_parallel_data[127] <= <GND>
unused_tx_parallel_data[128] <= <GND>
unused_tx_parallel_data[129] <= <GND>
unused_tx_parallel_data[130] <= <GND>
unused_tx_parallel_data[131] <= <GND>
unused_tx_parallel_data[132] <= <GND>
unused_tx_parallel_data[133] <= <GND>
unused_tx_parallel_data[134] <= <GND>
unused_tx_parallel_data[135] <= <GND>
unused_tx_parallel_data[136] <= <GND>
unused_tx_parallel_data[137] <= <GND>
unused_tx_parallel_data[138] <= <GND>
unused_tx_parallel_data[139] <= <GND>
unused_tx_parallel_data[140] <= <GND>
unused_tx_parallel_data[141] <= <GND>
unused_tx_parallel_data[142] <= <GND>
unused_tx_parallel_data[143] <= <GND>
unused_tx_parallel_data[144] <= <GND>
unused_tx_parallel_data[145] <= <GND>
unused_tx_parallel_data[146] <= <GND>
unused_tx_parallel_data[147] <= <GND>
unused_tx_parallel_data[148] <= <GND>
unused_tx_parallel_data[149] <= <GND>
unused_tx_parallel_data[150] <= <GND>
unused_tx_parallel_data[151] <= <GND>
unused_tx_parallel_data[152] <= <GND>
unused_tx_parallel_data[153] <= <GND>
unused_tx_parallel_data[154] <= <GND>
unused_tx_parallel_data[155] <= <GND>
unused_tx_parallel_data[156] <= <GND>
unused_tx_parallel_data[157] <= <GND>
unused_tx_parallel_data[158] <= <GND>
unused_tx_parallel_data[159] <= <GND>
unused_tx_parallel_data[160] <= <GND>
unused_tx_parallel_data[161] <= <GND>
unused_tx_parallel_data[162] <= <GND>
unused_tx_parallel_data[163] <= <GND>
unused_tx_parallel_data[164] <= <GND>
unused_tx_parallel_data[165] <= <GND>
unused_tx_parallel_data[166] <= <GND>
unused_tx_parallel_data[167] <= <GND>
unused_tx_parallel_data[168] <= <GND>
unused_tx_parallel_data[169] <= <GND>
unused_tx_parallel_data[170] <= <GND>
unused_tx_parallel_data[171] <= <GND>
unused_tx_parallel_data[172] <= <GND>
unused_tx_parallel_data[173] <= <GND>
unused_tx_parallel_data[174] <= <GND>
unused_tx_parallel_data[175] <= <GND>
unused_tx_parallel_data[176] <= <GND>
unused_tx_parallel_data[177] <= <GND>
unused_tx_parallel_data[178] <= <GND>
unused_tx_parallel_data[179] <= <GND>
unused_tx_parallel_data[180] <= <GND>
unused_tx_parallel_data[181] <= <GND>
unused_tx_parallel_data[182] <= <GND>
unused_tx_parallel_data[183] <= <GND>
unused_tx_enh_data_valid[0] <= <GND>
unused_tx_enh_data_valid[1] <= <GND>
rxlink_clk => phy_rx_coreclkin[0].DATAIN
rxlink_clk => phy_rxlink_clk.DATAIN
rxlink_clk => phy_rx_coreclkin[1].DATAIN
rxlink_rst_n => phy_rxlink_rst_n.DATAIN
phy_rxlink_rst_n <= rxlink_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_rxlink_clk <= rxlink_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_rx_coreclkin[0] <= rxlink_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_rx_coreclkin[1] <= rxlink_clk.DB_MAX_OUTPUT_PORT_TYPE
rx_clkout[0] => rxphy_clk[0].DATAIN
rx_clkout[1] => rxphy_clk[1].DATAIN
rxphy_clk[0] <= rx_clkout[0].DB_MAX_OUTPUT_PORT_TYPE
rxphy_clk[1] <= rx_clkout[1].DB_MAX_OUTPUT_PORT_TYPE
rx_refclk => rx_refclk_phy.DATAIN
rx_refclk_phy <= rx_refclk.DB_MAX_OUTPUT_PORT_TYPE
unused_rx_runningdisp[0] => ~NO_FANOUT~
unused_rx_runningdisp[1] => ~NO_FANOUT~
unused_rx_runningdisp[2] => ~NO_FANOUT~
unused_rx_runningdisp[3] => ~NO_FANOUT~
unused_rx_runningdisp[4] => ~NO_FANOUT~
unused_rx_runningdisp[5] => ~NO_FANOUT~
unused_rx_runningdisp[6] => ~NO_FANOUT~
unused_rx_runningdisp[7] => ~NO_FANOUT~
unused_rx_parallel_data[0] => ~NO_FANOUT~
unused_rx_parallel_data[1] => ~NO_FANOUT~
unused_rx_parallel_data[2] => ~NO_FANOUT~
unused_rx_parallel_data[3] => ~NO_FANOUT~
unused_rx_parallel_data[4] => ~NO_FANOUT~
unused_rx_parallel_data[5] => ~NO_FANOUT~
unused_rx_parallel_data[6] => ~NO_FANOUT~
unused_rx_parallel_data[7] => ~NO_FANOUT~
unused_rx_parallel_data[8] => ~NO_FANOUT~
unused_rx_parallel_data[9] => ~NO_FANOUT~
unused_rx_parallel_data[10] => ~NO_FANOUT~
unused_rx_parallel_data[11] => ~NO_FANOUT~
unused_rx_parallel_data[12] => ~NO_FANOUT~
unused_rx_parallel_data[13] => ~NO_FANOUT~
unused_rx_parallel_data[14] => ~NO_FANOUT~
unused_rx_parallel_data[15] => ~NO_FANOUT~
unused_rx_parallel_data[16] => ~NO_FANOUT~
unused_rx_parallel_data[17] => ~NO_FANOUT~
unused_rx_parallel_data[18] => ~NO_FANOUT~
unused_rx_parallel_data[19] => ~NO_FANOUT~
unused_rx_parallel_data[20] => ~NO_FANOUT~
unused_rx_parallel_data[21] => ~NO_FANOUT~
unused_rx_parallel_data[22] => ~NO_FANOUT~
unused_rx_parallel_data[23] => ~NO_FANOUT~
unused_rx_parallel_data[24] => ~NO_FANOUT~
unused_rx_parallel_data[25] => ~NO_FANOUT~
unused_rx_parallel_data[26] => ~NO_FANOUT~
unused_rx_parallel_data[27] => ~NO_FANOUT~
unused_rx_parallel_data[28] => ~NO_FANOUT~
unused_rx_parallel_data[29] => ~NO_FANOUT~
unused_rx_parallel_data[30] => ~NO_FANOUT~
unused_rx_parallel_data[31] => ~NO_FANOUT~
unused_rx_parallel_data[32] => ~NO_FANOUT~
unused_rx_parallel_data[33] => ~NO_FANOUT~
unused_rx_parallel_data[34] => ~NO_FANOUT~
unused_rx_parallel_data[35] => ~NO_FANOUT~
unused_rx_parallel_data[36] => ~NO_FANOUT~
unused_rx_parallel_data[37] => ~NO_FANOUT~
unused_rx_parallel_data[38] => ~NO_FANOUT~
unused_rx_parallel_data[39] => ~NO_FANOUT~
unused_rx_parallel_data[40] => ~NO_FANOUT~
unused_rx_parallel_data[41] => ~NO_FANOUT~
unused_rx_parallel_data[42] => ~NO_FANOUT~
unused_rx_parallel_data[43] => ~NO_FANOUT~
unused_rx_parallel_data[44] => ~NO_FANOUT~
unused_rx_parallel_data[45] => ~NO_FANOUT~
unused_rx_parallel_data[46] => ~NO_FANOUT~
unused_rx_parallel_data[47] => ~NO_FANOUT~
unused_rx_parallel_data[48] => ~NO_FANOUT~
unused_rx_parallel_data[49] => ~NO_FANOUT~
unused_rx_parallel_data[50] => ~NO_FANOUT~
unused_rx_parallel_data[51] => ~NO_FANOUT~
unused_rx_parallel_data[52] => ~NO_FANOUT~
unused_rx_parallel_data[53] => ~NO_FANOUT~
unused_rx_parallel_data[54] => ~NO_FANOUT~
unused_rx_parallel_data[55] => ~NO_FANOUT~
unused_rx_parallel_data[56] => ~NO_FANOUT~
unused_rx_parallel_data[57] => ~NO_FANOUT~
unused_rx_parallel_data[58] => ~NO_FANOUT~
unused_rx_parallel_data[59] => ~NO_FANOUT~
unused_rx_parallel_data[60] => ~NO_FANOUT~
unused_rx_parallel_data[61] => ~NO_FANOUT~
unused_rx_parallel_data[62] => ~NO_FANOUT~
unused_rx_parallel_data[63] => ~NO_FANOUT~
unused_rx_parallel_data[64] => ~NO_FANOUT~
unused_rx_parallel_data[65] => ~NO_FANOUT~
unused_rx_parallel_data[66] => ~NO_FANOUT~
unused_rx_parallel_data[67] => ~NO_FANOUT~
unused_rx_parallel_data[68] => ~NO_FANOUT~
unused_rx_parallel_data[69] => ~NO_FANOUT~
unused_rx_parallel_data[70] => ~NO_FANOUT~
unused_rx_parallel_data[71] => ~NO_FANOUT~
unused_rx_parallel_data[72] => ~NO_FANOUT~
unused_rx_parallel_data[73] => ~NO_FANOUT~
unused_rx_parallel_data[74] => ~NO_FANOUT~
unused_rx_parallel_data[75] => ~NO_FANOUT~
unused_rx_parallel_data[76] => ~NO_FANOUT~
unused_rx_parallel_data[77] => ~NO_FANOUT~
unused_rx_parallel_data[78] => ~NO_FANOUT~
unused_rx_parallel_data[79] => ~NO_FANOUT~
unused_rx_parallel_data[80] => ~NO_FANOUT~
unused_rx_parallel_data[81] => ~NO_FANOUT~
unused_rx_parallel_data[82] => ~NO_FANOUT~
unused_rx_parallel_data[83] => ~NO_FANOUT~
unused_rx_parallel_data[84] => ~NO_FANOUT~
unused_rx_parallel_data[85] => ~NO_FANOUT~
unused_rx_parallel_data[86] => ~NO_FANOUT~
unused_rx_parallel_data[87] => ~NO_FANOUT~
unused_rx_parallel_data[88] => ~NO_FANOUT~
unused_rx_parallel_data[89] => ~NO_FANOUT~
unused_rx_parallel_data[90] => ~NO_FANOUT~
unused_rx_parallel_data[91] => ~NO_FANOUT~
unused_rx_parallel_data[92] => ~NO_FANOUT~
unused_rx_parallel_data[93] => ~NO_FANOUT~
unused_rx_parallel_data[94] => ~NO_FANOUT~
unused_rx_parallel_data[95] => ~NO_FANOUT~
unused_rx_parallel_data[96] => ~NO_FANOUT~
unused_rx_parallel_data[97] => ~NO_FANOUT~
unused_rx_parallel_data[98] => ~NO_FANOUT~
unused_rx_parallel_data[99] => ~NO_FANOUT~
unused_rx_parallel_data[100] => ~NO_FANOUT~
unused_rx_parallel_data[101] => ~NO_FANOUT~
unused_rx_parallel_data[102] => ~NO_FANOUT~
unused_rx_parallel_data[103] => ~NO_FANOUT~
unused_rx_parallel_data[104] => ~NO_FANOUT~
unused_rx_parallel_data[105] => ~NO_FANOUT~
unused_rx_parallel_data[106] => ~NO_FANOUT~
unused_rx_parallel_data[107] => ~NO_FANOUT~
unused_rx_parallel_data[108] => ~NO_FANOUT~
unused_rx_parallel_data[109] => ~NO_FANOUT~
unused_rx_parallel_data[110] => ~NO_FANOUT~
unused_rx_parallel_data[111] => ~NO_FANOUT~
unused_rx_parallel_data[112] => ~NO_FANOUT~
unused_rx_parallel_data[113] => ~NO_FANOUT~
unused_rx_parallel_data[114] => ~NO_FANOUT~
unused_rx_parallel_data[115] => ~NO_FANOUT~
unused_rx_parallel_data[116] => ~NO_FANOUT~
unused_rx_parallel_data[117] => ~NO_FANOUT~
unused_rx_parallel_data[118] => ~NO_FANOUT~
unused_rx_parallel_data[119] => ~NO_FANOUT~
unused_rx_parallel_data[120] => ~NO_FANOUT~
unused_rx_parallel_data[121] => ~NO_FANOUT~
unused_rx_parallel_data[122] => ~NO_FANOUT~
unused_rx_parallel_data[123] => ~NO_FANOUT~
unused_rx_parallel_data[124] => ~NO_FANOUT~
unused_rx_parallel_data[125] => ~NO_FANOUT~
unused_rx_parallel_data[126] => ~NO_FANOUT~
unused_rx_parallel_data[127] => ~NO_FANOUT~
unused_rx_parallel_data[128] => ~NO_FANOUT~
unused_rx_parallel_data[129] => ~NO_FANOUT~
unused_rx_parallel_data[130] => ~NO_FANOUT~
unused_rx_parallel_data[131] => ~NO_FANOUT~
unused_rx_parallel_data[132] => ~NO_FANOUT~
unused_rx_parallel_data[133] => ~NO_FANOUT~
unused_rx_parallel_data[134] => ~NO_FANOUT~
unused_rx_parallel_data[135] => ~NO_FANOUT~
unused_rx_parallel_data[136] => ~NO_FANOUT~
unused_rx_parallel_data[137] => ~NO_FANOUT~
unused_rx_parallel_data[138] => ~NO_FANOUT~
unused_rx_parallel_data[139] => ~NO_FANOUT~
unused_rx_parallel_data[140] => ~NO_FANOUT~
unused_rx_parallel_data[141] => ~NO_FANOUT~
unused_rx_parallel_data[142] => ~NO_FANOUT~
unused_rx_parallel_data[143] => ~NO_FANOUT~
unused_rx_patterndetect[0] => ~NO_FANOUT~
unused_rx_patterndetect[1] => ~NO_FANOUT~
unused_rx_patterndetect[2] => ~NO_FANOUT~
unused_rx_patterndetect[3] => ~NO_FANOUT~
unused_rx_patterndetect[4] => ~NO_FANOUT~
unused_rx_patterndetect[5] => ~NO_FANOUT~
unused_rx_patterndetect[6] => ~NO_FANOUT~
unused_rx_patterndetect[7] => ~NO_FANOUT~
rx_locked_to_data[0] => phy_csr_rx_locked_to_data[0].DATAIN
rx_locked_to_data[1] => phy_csr_rx_locked_to_data[1].DATAIN
rx_cal_busy[0] => phy_csr_rx_cal_busy[0].DATAIN
rx_cal_busy[1] => phy_csr_rx_cal_busy[1].DATAIN
rx_pcfifo_full[0] => phy_csr_rx_pcfifo_full[0].DATAIN
rx_pcfifo_full[1] => phy_csr_rx_pcfifo_full[1].DATAIN
rx_pcfifo_empty[0] => phy_csr_rx_pcfifo_empty[0].DATAIN
rx_pcfifo_empty[1] => phy_csr_rx_pcfifo_empty[1].DATAIN
phy_csr_rx_locked_to_data[0] <= rx_locked_to_data[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_locked_to_data[1] <= rx_locked_to_data[1].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_cal_busy[0] <= rx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_cal_busy[1] <= rx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_pcfifo_full[0] <= rx_pcfifo_full[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_pcfifo_full[1] <= rx_pcfifo_full[1].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_pcfifo_empty[0] <= rx_pcfifo_empty[0].DB_MAX_OUTPUT_PORT_TYPE
phy_csr_rx_pcfifo_empty[1] <= rx_pcfifo_empty[1].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_clk <= reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_reset <= reconfig_reset.DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[0] <= reconfig_avmm_address[0].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[1] <= reconfig_avmm_address[1].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[2] <= reconfig_avmm_address[2].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[3] <= reconfig_avmm_address[3].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[4] <= reconfig_avmm_address[4].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[5] <= reconfig_avmm_address[5].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[6] <= reconfig_avmm_address[6].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[7] <= reconfig_avmm_address[7].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[8] <= reconfig_avmm_address[8].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[9] <= reconfig_avmm_address[9].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_address[10] <= reconfig_avmm_address[10].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_read <= reconfig_avmm_read.DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_readdata[0] => reconfig_avmm_readdata[0].DATAIN
phy_reconfig_avmm_readdata[1] => reconfig_avmm_readdata[1].DATAIN
phy_reconfig_avmm_readdata[2] => reconfig_avmm_readdata[2].DATAIN
phy_reconfig_avmm_readdata[3] => reconfig_avmm_readdata[3].DATAIN
phy_reconfig_avmm_readdata[4] => reconfig_avmm_readdata[4].DATAIN
phy_reconfig_avmm_readdata[5] => reconfig_avmm_readdata[5].DATAIN
phy_reconfig_avmm_readdata[6] => reconfig_avmm_readdata[6].DATAIN
phy_reconfig_avmm_readdata[7] => reconfig_avmm_readdata[7].DATAIN
phy_reconfig_avmm_readdata[8] => reconfig_avmm_readdata[8].DATAIN
phy_reconfig_avmm_readdata[9] => reconfig_avmm_readdata[9].DATAIN
phy_reconfig_avmm_readdata[10] => reconfig_avmm_readdata[10].DATAIN
phy_reconfig_avmm_readdata[11] => reconfig_avmm_readdata[11].DATAIN
phy_reconfig_avmm_readdata[12] => reconfig_avmm_readdata[12].DATAIN
phy_reconfig_avmm_readdata[13] => reconfig_avmm_readdata[13].DATAIN
phy_reconfig_avmm_readdata[14] => reconfig_avmm_readdata[14].DATAIN
phy_reconfig_avmm_readdata[15] => reconfig_avmm_readdata[15].DATAIN
phy_reconfig_avmm_readdata[16] => reconfig_avmm_readdata[16].DATAIN
phy_reconfig_avmm_readdata[17] => reconfig_avmm_readdata[17].DATAIN
phy_reconfig_avmm_readdata[18] => reconfig_avmm_readdata[18].DATAIN
phy_reconfig_avmm_readdata[19] => reconfig_avmm_readdata[19].DATAIN
phy_reconfig_avmm_readdata[20] => reconfig_avmm_readdata[20].DATAIN
phy_reconfig_avmm_readdata[21] => reconfig_avmm_readdata[21].DATAIN
phy_reconfig_avmm_readdata[22] => reconfig_avmm_readdata[22].DATAIN
phy_reconfig_avmm_readdata[23] => reconfig_avmm_readdata[23].DATAIN
phy_reconfig_avmm_readdata[24] => reconfig_avmm_readdata[24].DATAIN
phy_reconfig_avmm_readdata[25] => reconfig_avmm_readdata[25].DATAIN
phy_reconfig_avmm_readdata[26] => reconfig_avmm_readdata[26].DATAIN
phy_reconfig_avmm_readdata[27] => reconfig_avmm_readdata[27].DATAIN
phy_reconfig_avmm_readdata[28] => reconfig_avmm_readdata[28].DATAIN
phy_reconfig_avmm_readdata[29] => reconfig_avmm_readdata[29].DATAIN
phy_reconfig_avmm_readdata[30] => reconfig_avmm_readdata[30].DATAIN
phy_reconfig_avmm_readdata[31] => reconfig_avmm_readdata[31].DATAIN
phy_reconfig_avmm_waitrequest => reconfig_avmm_waitrequest.DATAIN
phy_reconfig_avmm_write <= reconfig_avmm_write.DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[0] <= reconfig_avmm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[1] <= reconfig_avmm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[2] <= reconfig_avmm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[3] <= reconfig_avmm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[4] <= reconfig_avmm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[5] <= reconfig_avmm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[6] <= reconfig_avmm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[7] <= reconfig_avmm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[8] <= reconfig_avmm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[9] <= reconfig_avmm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[10] <= reconfig_avmm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[11] <= reconfig_avmm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[12] <= reconfig_avmm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[13] <= reconfig_avmm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[14] <= reconfig_avmm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[15] <= reconfig_avmm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[16] <= reconfig_avmm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[17] <= reconfig_avmm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[18] <= reconfig_avmm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[19] <= reconfig_avmm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[20] <= reconfig_avmm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[21] <= reconfig_avmm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[22] <= reconfig_avmm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[23] <= reconfig_avmm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[24] <= reconfig_avmm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[25] <= reconfig_avmm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[26] <= reconfig_avmm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[27] <= reconfig_avmm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[28] <= reconfig_avmm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[29] <= reconfig_avmm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[30] <= reconfig_avmm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
phy_reconfig_avmm_writedata[31] <= reconfig_avmm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_clk => phy_reconfig_clk.DATAIN
reconfig_reset => phy_reconfig_reset.DATAIN
reconfig_avmm_address[0] => phy_reconfig_avmm_address[0].DATAIN
reconfig_avmm_address[1] => phy_reconfig_avmm_address[1].DATAIN
reconfig_avmm_address[2] => phy_reconfig_avmm_address[2].DATAIN
reconfig_avmm_address[3] => phy_reconfig_avmm_address[3].DATAIN
reconfig_avmm_address[4] => phy_reconfig_avmm_address[4].DATAIN
reconfig_avmm_address[5] => phy_reconfig_avmm_address[5].DATAIN
reconfig_avmm_address[6] => phy_reconfig_avmm_address[6].DATAIN
reconfig_avmm_address[7] => phy_reconfig_avmm_address[7].DATAIN
reconfig_avmm_address[8] => phy_reconfig_avmm_address[8].DATAIN
reconfig_avmm_address[9] => phy_reconfig_avmm_address[9].DATAIN
reconfig_avmm_address[10] => phy_reconfig_avmm_address[10].DATAIN
reconfig_avmm_read => phy_reconfig_avmm_read.DATAIN
reconfig_avmm_readdata[0] <= phy_reconfig_avmm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[1] <= phy_reconfig_avmm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[2] <= phy_reconfig_avmm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[3] <= phy_reconfig_avmm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[4] <= phy_reconfig_avmm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[5] <= phy_reconfig_avmm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[6] <= phy_reconfig_avmm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[7] <= phy_reconfig_avmm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[8] <= phy_reconfig_avmm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[9] <= phy_reconfig_avmm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[10] <= phy_reconfig_avmm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[11] <= phy_reconfig_avmm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[12] <= phy_reconfig_avmm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[13] <= phy_reconfig_avmm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[14] <= phy_reconfig_avmm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[15] <= phy_reconfig_avmm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[16] <= phy_reconfig_avmm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[17] <= phy_reconfig_avmm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[18] <= phy_reconfig_avmm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[19] <= phy_reconfig_avmm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[20] <= phy_reconfig_avmm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[21] <= phy_reconfig_avmm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[22] <= phy_reconfig_avmm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[23] <= phy_reconfig_avmm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[24] <= phy_reconfig_avmm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[25] <= phy_reconfig_avmm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[26] <= phy_reconfig_avmm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[27] <= phy_reconfig_avmm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[28] <= phy_reconfig_avmm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[29] <= phy_reconfig_avmm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[30] <= phy_reconfig_avmm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_readdata[31] <= phy_reconfig_avmm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_waitrequest <= phy_reconfig_avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
reconfig_avmm_write => phy_reconfig_avmm_write.DATAIN
reconfig_avmm_writedata[0] => phy_reconfig_avmm_writedata[0].DATAIN
reconfig_avmm_writedata[1] => phy_reconfig_avmm_writedata[1].DATAIN
reconfig_avmm_writedata[2] => phy_reconfig_avmm_writedata[2].DATAIN
reconfig_avmm_writedata[3] => phy_reconfig_avmm_writedata[3].DATAIN
reconfig_avmm_writedata[4] => phy_reconfig_avmm_writedata[4].DATAIN
reconfig_avmm_writedata[5] => phy_reconfig_avmm_writedata[5].DATAIN
reconfig_avmm_writedata[6] => phy_reconfig_avmm_writedata[6].DATAIN
reconfig_avmm_writedata[7] => phy_reconfig_avmm_writedata[7].DATAIN
reconfig_avmm_writedata[8] => phy_reconfig_avmm_writedata[8].DATAIN
reconfig_avmm_writedata[9] => phy_reconfig_avmm_writedata[9].DATAIN
reconfig_avmm_writedata[10] => phy_reconfig_avmm_writedata[10].DATAIN
reconfig_avmm_writedata[11] => phy_reconfig_avmm_writedata[11].DATAIN
reconfig_avmm_writedata[12] => phy_reconfig_avmm_writedata[12].DATAIN
reconfig_avmm_writedata[13] => phy_reconfig_avmm_writedata[13].DATAIN
reconfig_avmm_writedata[14] => phy_reconfig_avmm_writedata[14].DATAIN
reconfig_avmm_writedata[15] => phy_reconfig_avmm_writedata[15].DATAIN
reconfig_avmm_writedata[16] => phy_reconfig_avmm_writedata[16].DATAIN
reconfig_avmm_writedata[17] => phy_reconfig_avmm_writedata[17].DATAIN
reconfig_avmm_writedata[18] => phy_reconfig_avmm_writedata[18].DATAIN
reconfig_avmm_writedata[19] => phy_reconfig_avmm_writedata[19].DATAIN
reconfig_avmm_writedata[20] => phy_reconfig_avmm_writedata[20].DATAIN
reconfig_avmm_writedata[21] => phy_reconfig_avmm_writedata[21].DATAIN
reconfig_avmm_writedata[22] => phy_reconfig_avmm_writedata[22].DATAIN
reconfig_avmm_writedata[23] => phy_reconfig_avmm_writedata[23].DATAIN
reconfig_avmm_writedata[24] => phy_reconfig_avmm_writedata[24].DATAIN
reconfig_avmm_writedata[25] => phy_reconfig_avmm_writedata[25].DATAIN
reconfig_avmm_writedata[26] => phy_reconfig_avmm_writedata[26].DATAIN
reconfig_avmm_writedata[27] => phy_reconfig_avmm_writedata[27].DATAIN
reconfig_avmm_writedata[28] => phy_reconfig_avmm_writedata[28].DATAIN
reconfig_avmm_writedata[29] => phy_reconfig_avmm_writedata[29].DATAIN
reconfig_avmm_writedata[30] => phy_reconfig_avmm_writedata[30].DATAIN
reconfig_avmm_writedata[31] => phy_reconfig_avmm_writedata[31].DATAIN


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr
tx_analogreset[0] => tx_analogreset_input[0].IN1
tx_analogreset[1] => tx_analogreset_input[1].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_digitalreset[1] => tx_digitalreset[1].IN1
rx_analogreset[0] => rx_analogreset_input[0].IN1
rx_analogreset[1] => rx_analogreset_input[1].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_digitalreset[1] => rx_digitalreset[1].IN1
tx_cal_busy[0] <= tx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy[1] <= tx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[0] <= rx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[1] <= rx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_busy[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[1] <= avmm_busy[1].DB_MAX_OUTPUT_PORT_TYPE
tx_serial_clk0[0] => tx_serial_clk0[0].IN1
tx_serial_clk0[1] => tx_serial_clk0[1].IN1
tx_serial_clk1[0] => tx_serial_clk1[0].IN1
tx_serial_clk1[1] => tx_serial_clk1[1].IN1
tx_serial_clk2[0] => tx_serial_clk2[0].IN1
tx_serial_clk2[1] => tx_serial_clk2[1].IN1
tx_serial_clk3[0] => tx_serial_clk3[0].IN1
tx_serial_clk3[1] => tx_serial_clk3[1].IN1
tx_bonding_clocks[0] => tx_bonding_clocks[0].IN1
tx_bonding_clocks[1] => tx_bonding_clocks[1].IN1
tx_bonding_clocks[2] => tx_bonding_clocks[2].IN1
tx_bonding_clocks[3] => tx_bonding_clocks[3].IN1
tx_bonding_clocks[4] => tx_bonding_clocks[4].IN1
tx_bonding_clocks[5] => tx_bonding_clocks[5].IN1
tx_bonding_clocks[6] => tx_bonding_clocks[6].IN1
tx_bonding_clocks[7] => tx_bonding_clocks[7].IN1
tx_bonding_clocks[8] => tx_bonding_clocks[8].IN1
tx_bonding_clocks[9] => tx_bonding_clocks[9].IN1
tx_bonding_clocks[10] => tx_bonding_clocks[10].IN1
tx_bonding_clocks[11] => tx_bonding_clocks[11].IN1
tx_bonding_clocks1[0] => tx_bonding_clocks1[0].IN1
tx_bonding_clocks1[1] => tx_bonding_clocks1[1].IN1
tx_bonding_clocks1[2] => tx_bonding_clocks1[2].IN1
tx_bonding_clocks1[3] => tx_bonding_clocks1[3].IN1
tx_bonding_clocks1[4] => tx_bonding_clocks1[4].IN1
tx_bonding_clocks1[5] => tx_bonding_clocks1[5].IN1
tx_bonding_clocks1[6] => tx_bonding_clocks1[6].IN1
tx_bonding_clocks1[7] => tx_bonding_clocks1[7].IN1
tx_bonding_clocks1[8] => tx_bonding_clocks1[8].IN1
tx_bonding_clocks1[9] => tx_bonding_clocks1[9].IN1
tx_bonding_clocks1[10] => tx_bonding_clocks1[10].IN1
tx_bonding_clocks1[11] => tx_bonding_clocks1[11].IN1
tx_bonding_clocks2[0] => tx_bonding_clocks2[0].IN1
tx_bonding_clocks2[1] => tx_bonding_clocks2[1].IN1
tx_bonding_clocks2[2] => tx_bonding_clocks2[2].IN1
tx_bonding_clocks2[3] => tx_bonding_clocks2[3].IN1
tx_bonding_clocks2[4] => tx_bonding_clocks2[4].IN1
tx_bonding_clocks2[5] => tx_bonding_clocks2[5].IN1
tx_bonding_clocks2[6] => tx_bonding_clocks2[6].IN1
tx_bonding_clocks2[7] => tx_bonding_clocks2[7].IN1
tx_bonding_clocks2[8] => tx_bonding_clocks2[8].IN1
tx_bonding_clocks2[9] => tx_bonding_clocks2[9].IN1
tx_bonding_clocks2[10] => tx_bonding_clocks2[10].IN1
tx_bonding_clocks2[11] => tx_bonding_clocks2[11].IN1
tx_bonding_clocks3[0] => tx_bonding_clocks3[0].IN1
tx_bonding_clocks3[1] => tx_bonding_clocks3[1].IN1
tx_bonding_clocks3[2] => tx_bonding_clocks3[2].IN1
tx_bonding_clocks3[3] => tx_bonding_clocks3[3].IN1
tx_bonding_clocks3[4] => tx_bonding_clocks3[4].IN1
tx_bonding_clocks3[5] => tx_bonding_clocks3[5].IN1
tx_bonding_clocks3[6] => tx_bonding_clocks3[6].IN1
tx_bonding_clocks3[7] => tx_bonding_clocks3[7].IN1
tx_bonding_clocks3[8] => tx_bonding_clocks3[8].IN1
tx_bonding_clocks3[9] => tx_bonding_clocks3[9].IN1
tx_bonding_clocks3[10] => tx_bonding_clocks3[10].IN1
tx_bonding_clocks3[11] => tx_bonding_clocks3[11].IN1
rx_cdr_refclk0 => rx_cdr_refclk0.IN2
rx_cdr_refclk1 => rx_cdr_refclk1.IN2
rx_cdr_refclk2 => rx_cdr_refclk2.IN2
rx_cdr_refclk3 => rx_cdr_refclk3.IN2
rx_cdr_refclk4 => rx_cdr_refclk4.IN2
tx_serial_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_tx_p
tx_serial_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_tx_p
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rx_pma_clkslip[0] => rx_pma_clkslip[0].IN1
rx_pma_clkslip[1] => rx_pma_clkslip[1].IN1
rx_seriallpbken[0] => rx_seriallpbken[0].IN1
rx_seriallpbken[1] => rx_seriallpbken[1].IN1
rx_set_locktodata[0] => rx_set_locktodata[0].IN1
rx_set_locktodata[1] => rx_set_locktodata[1].IN1
rx_set_locktoref[0] => rx_set_locktoref[0].IN1
rx_set_locktoref[1] => rx_set_locktoref[1].IN1
rx_is_lockedtoref[0] <= rx_is_lockedtoref[0].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtoref[1] <= rx_is_lockedtoref[1].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[0] <= rx_is_lockedtodata[0].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[1] <= rx_is_lockedtodata[1].DB_MAX_OUTPUT_PORT_TYPE
rx_pma_qpipulldn[0] => _.IN1
rx_pma_qpipulldn[1] => _.IN1
tx_pma_qpipulldn[0] => _.IN1
tx_pma_qpipulldn[1] => _.IN1
tx_pma_qpipullup[0] => _.IN1
tx_pma_qpipullup[1] => _.IN1
tx_pma_txdetectrx[0] => tx_pma_txdetectrx[0].IN1
tx_pma_txdetectrx[1] => tx_pma_txdetectrx[1].IN1
tx_pma_elecidle[0] => tx_pma_elecidle[0].IN1
tx_pma_elecidle[1] => tx_pma_elecidle[1].IN1
tx_pma_rxfound[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_rx_found
tx_pma_rxfound[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_rx_found
rx_clklow[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_clklow[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_fref[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_fref
rx_fref[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_fref
tx_coreclkin[0] => tx_coreclkin[0].IN1
tx_coreclkin[1] => tx_coreclkin[1].IN1
rx_coreclkin[0] => rx_coreclkin[0].IN1
rx_coreclkin[1] => rx_coreclkin[1].IN1
tx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
tx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
rx_clkout[0] <= rx_clkout[0].DB_MAX_OUTPUT_PORT_TYPE
rx_clkout[1] <= rx_clkout[1].DB_MAX_OUTPUT_PORT_TYPE
tx_pma_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
tx_pma_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
rx_pma_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
rx_pma_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
tx_pma_div_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
tx_pma_div_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
rx_pma_div_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
rx_pma_div_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
tx_pma_iqtxrx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
tx_pma_iqtxrx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
rx_pma_iqtxrx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
rx_pma_iqtxrx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
tx_parallel_data[0] => tx_parallel_data[0].IN1
tx_parallel_data[1] => tx_parallel_data[1].IN1
tx_parallel_data[2] => tx_parallel_data[2].IN1
tx_parallel_data[3] => tx_parallel_data[3].IN1
tx_parallel_data[4] => tx_parallel_data[4].IN1
tx_parallel_data[5] => tx_parallel_data[5].IN1
tx_parallel_data[6] => tx_parallel_data[6].IN1
tx_parallel_data[7] => tx_parallel_data[7].IN1
tx_parallel_data[8] => tx_parallel_data[8].IN1
tx_parallel_data[9] => tx_parallel_data[9].IN1
tx_parallel_data[10] => tx_parallel_data[10].IN1
tx_parallel_data[11] => tx_parallel_data[11].IN1
tx_parallel_data[12] => tx_parallel_data[12].IN1
tx_parallel_data[13] => tx_parallel_data[13].IN1
tx_parallel_data[14] => tx_parallel_data[14].IN1
tx_parallel_data[15] => tx_parallel_data[15].IN1
tx_parallel_data[16] => tx_parallel_data[16].IN1
tx_parallel_data[17] => tx_parallel_data[17].IN1
tx_parallel_data[18] => tx_parallel_data[18].IN1
tx_parallel_data[19] => tx_parallel_data[19].IN1
tx_parallel_data[20] => tx_parallel_data[20].IN1
tx_parallel_data[21] => tx_parallel_data[21].IN1
tx_parallel_data[22] => tx_parallel_data[22].IN1
tx_parallel_data[23] => tx_parallel_data[23].IN1
tx_parallel_data[24] => tx_parallel_data[24].IN1
tx_parallel_data[25] => tx_parallel_data[25].IN1
tx_parallel_data[26] => tx_parallel_data[26].IN1
tx_parallel_data[27] => tx_parallel_data[27].IN1
tx_parallel_data[28] => tx_parallel_data[28].IN1
tx_parallel_data[29] => tx_parallel_data[29].IN1
tx_parallel_data[30] => tx_parallel_data[30].IN1
tx_parallel_data[31] => tx_parallel_data[31].IN1
tx_parallel_data[32] => tx_parallel_data[32].IN1
tx_parallel_data[33] => tx_parallel_data[33].IN1
tx_parallel_data[34] => tx_parallel_data[34].IN1
tx_parallel_data[35] => tx_parallel_data[35].IN1
tx_parallel_data[36] => tx_parallel_data[36].IN1
tx_parallel_data[37] => tx_parallel_data[37].IN1
tx_parallel_data[38] => tx_parallel_data[38].IN1
tx_parallel_data[39] => tx_parallel_data[39].IN1
tx_parallel_data[40] => tx_parallel_data[40].IN1
tx_parallel_data[41] => tx_parallel_data[41].IN1
tx_parallel_data[42] => tx_parallel_data[42].IN1
tx_parallel_data[43] => tx_parallel_data[43].IN1
tx_parallel_data[44] => tx_parallel_data[44].IN1
tx_parallel_data[45] => tx_parallel_data[45].IN1
tx_parallel_data[46] => tx_parallel_data[46].IN1
tx_parallel_data[47] => tx_parallel_data[47].IN1
tx_parallel_data[48] => tx_parallel_data[48].IN1
tx_parallel_data[49] => tx_parallel_data[49].IN1
tx_parallel_data[50] => tx_parallel_data[50].IN1
tx_parallel_data[51] => tx_parallel_data[51].IN1
tx_parallel_data[52] => tx_parallel_data[52].IN1
tx_parallel_data[53] => tx_parallel_data[53].IN1
tx_parallel_data[54] => tx_parallel_data[54].IN1
tx_parallel_data[55] => tx_parallel_data[55].IN1
tx_parallel_data[56] => tx_parallel_data[56].IN1
tx_parallel_data[57] => tx_parallel_data[57].IN1
tx_parallel_data[58] => tx_parallel_data[58].IN1
tx_parallel_data[59] => tx_parallel_data[59].IN1
tx_parallel_data[60] => tx_parallel_data[60].IN1
tx_parallel_data[61] => tx_parallel_data[61].IN1
tx_parallel_data[62] => tx_parallel_data[62].IN1
tx_parallel_data[63] => tx_parallel_data[63].IN1
tx_parallel_data[64] => tx_parallel_data[64].IN1
tx_parallel_data[65] => tx_parallel_data[65].IN1
tx_parallel_data[66] => tx_parallel_data[66].IN1
tx_parallel_data[67] => tx_parallel_data[67].IN1
tx_parallel_data[68] => tx_parallel_data[68].IN1
tx_parallel_data[69] => tx_parallel_data[69].IN1
tx_parallel_data[70] => tx_parallel_data[70].IN1
tx_parallel_data[71] => tx_parallel_data[71].IN1
tx_parallel_data[72] => tx_parallel_data[72].IN1
tx_parallel_data[73] => tx_parallel_data[73].IN1
tx_parallel_data[74] => tx_parallel_data[74].IN1
tx_parallel_data[75] => tx_parallel_data[75].IN1
tx_parallel_data[76] => tx_parallel_data[76].IN1
tx_parallel_data[77] => tx_parallel_data[77].IN1
tx_parallel_data[78] => tx_parallel_data[78].IN1
tx_parallel_data[79] => tx_parallel_data[79].IN1
tx_parallel_data[80] => tx_parallel_data[80].IN1
tx_parallel_data[81] => tx_parallel_data[81].IN1
tx_parallel_data[82] => tx_parallel_data[82].IN1
tx_parallel_data[83] => tx_parallel_data[83].IN1
tx_parallel_data[84] => tx_parallel_data[84].IN1
tx_parallel_data[85] => tx_parallel_data[85].IN1
tx_parallel_data[86] => tx_parallel_data[86].IN1
tx_parallel_data[87] => tx_parallel_data[87].IN1
tx_parallel_data[88] => tx_parallel_data[88].IN1
tx_parallel_data[89] => tx_parallel_data[89].IN1
tx_parallel_data[90] => tx_parallel_data[90].IN1
tx_parallel_data[91] => tx_parallel_data[91].IN1
tx_parallel_data[92] => tx_parallel_data[92].IN1
tx_parallel_data[93] => tx_parallel_data[93].IN1
tx_parallel_data[94] => tx_parallel_data[94].IN1
tx_parallel_data[95] => tx_parallel_data[95].IN1
tx_parallel_data[96] => tx_parallel_data[96].IN1
tx_parallel_data[97] => tx_parallel_data[97].IN1
tx_parallel_data[98] => tx_parallel_data[98].IN1
tx_parallel_data[99] => tx_parallel_data[99].IN1
tx_parallel_data[100] => tx_parallel_data[100].IN1
tx_parallel_data[101] => tx_parallel_data[101].IN1
tx_parallel_data[102] => tx_parallel_data[102].IN1
tx_parallel_data[103] => tx_parallel_data[103].IN1
tx_parallel_data[104] => tx_parallel_data[104].IN1
tx_parallel_data[105] => tx_parallel_data[105].IN1
tx_parallel_data[106] => tx_parallel_data[106].IN1
tx_parallel_data[107] => tx_parallel_data[107].IN1
tx_parallel_data[108] => tx_parallel_data[108].IN1
tx_parallel_data[109] => tx_parallel_data[109].IN1
tx_parallel_data[110] => tx_parallel_data[110].IN1
tx_parallel_data[111] => tx_parallel_data[111].IN1
tx_parallel_data[112] => tx_parallel_data[112].IN1
tx_parallel_data[113] => tx_parallel_data[113].IN1
tx_parallel_data[114] => tx_parallel_data[114].IN1
tx_parallel_data[115] => tx_parallel_data[115].IN1
tx_parallel_data[116] => tx_parallel_data[116].IN1
tx_parallel_data[117] => tx_parallel_data[117].IN1
tx_parallel_data[118] => tx_parallel_data[118].IN1
tx_parallel_data[119] => tx_parallel_data[119].IN1
tx_parallel_data[120] => tx_parallel_data[120].IN1
tx_parallel_data[121] => tx_parallel_data[121].IN1
tx_parallel_data[122] => tx_parallel_data[122].IN1
tx_parallel_data[123] => tx_parallel_data[123].IN1
tx_parallel_data[124] => tx_parallel_data[124].IN1
tx_parallel_data[125] => tx_parallel_data[125].IN1
tx_parallel_data[126] => tx_parallel_data[126].IN1
tx_parallel_data[127] => tx_parallel_data[127].IN1
tx_parallel_data[128] => tx_parallel_data[128].IN1
tx_parallel_data[129] => tx_parallel_data[129].IN1
tx_parallel_data[130] => tx_parallel_data[130].IN1
tx_parallel_data[131] => tx_parallel_data[131].IN1
tx_parallel_data[132] => tx_parallel_data[132].IN1
tx_parallel_data[133] => tx_parallel_data[133].IN1
tx_parallel_data[134] => tx_parallel_data[134].IN1
tx_parallel_data[135] => tx_parallel_data[135].IN1
tx_parallel_data[136] => tx_parallel_data[136].IN1
tx_parallel_data[137] => tx_parallel_data[137].IN1
tx_parallel_data[138] => tx_parallel_data[138].IN1
tx_parallel_data[139] => tx_parallel_data[139].IN1
tx_parallel_data[140] => tx_parallel_data[140].IN1
tx_parallel_data[141] => tx_parallel_data[141].IN1
tx_parallel_data[142] => tx_parallel_data[142].IN1
tx_parallel_data[143] => tx_parallel_data[143].IN1
tx_parallel_data[144] => tx_parallel_data[144].IN1
tx_parallel_data[145] => tx_parallel_data[145].IN1
tx_parallel_data[146] => tx_parallel_data[146].IN1
tx_parallel_data[147] => tx_parallel_data[147].IN1
tx_parallel_data[148] => tx_parallel_data[148].IN1
tx_parallel_data[149] => tx_parallel_data[149].IN1
tx_parallel_data[150] => tx_parallel_data[150].IN1
tx_parallel_data[151] => tx_parallel_data[151].IN1
tx_parallel_data[152] => tx_parallel_data[152].IN1
tx_parallel_data[153] => tx_parallel_data[153].IN1
tx_parallel_data[154] => tx_parallel_data[154].IN1
tx_parallel_data[155] => tx_parallel_data[155].IN1
tx_parallel_data[156] => tx_parallel_data[156].IN1
tx_parallel_data[157] => tx_parallel_data[157].IN1
tx_parallel_data[158] => tx_parallel_data[158].IN1
tx_parallel_data[159] => tx_parallel_data[159].IN1
tx_parallel_data[160] => tx_parallel_data[160].IN1
tx_parallel_data[161] => tx_parallel_data[161].IN1
tx_parallel_data[162] => tx_parallel_data[162].IN1
tx_parallel_data[163] => tx_parallel_data[163].IN1
tx_parallel_data[164] => tx_parallel_data[164].IN1
tx_parallel_data[165] => tx_parallel_data[165].IN1
tx_parallel_data[166] => tx_parallel_data[166].IN1
tx_parallel_data[167] => tx_parallel_data[167].IN1
tx_parallel_data[168] => tx_parallel_data[168].IN1
tx_parallel_data[169] => tx_parallel_data[169].IN1
tx_parallel_data[170] => tx_parallel_data[170].IN1
tx_parallel_data[171] => tx_parallel_data[171].IN1
tx_parallel_data[172] => tx_parallel_data[172].IN1
tx_parallel_data[173] => tx_parallel_data[173].IN1
tx_parallel_data[174] => tx_parallel_data[174].IN1
tx_parallel_data[175] => tx_parallel_data[175].IN1
tx_parallel_data[176] => tx_parallel_data[176].IN1
tx_parallel_data[177] => tx_parallel_data[177].IN1
tx_parallel_data[178] => tx_parallel_data[178].IN1
tx_parallel_data[179] => tx_parallel_data[179].IN1
tx_parallel_data[180] => tx_parallel_data[180].IN1
tx_parallel_data[181] => tx_parallel_data[181].IN1
tx_parallel_data[182] => tx_parallel_data[182].IN1
tx_parallel_data[183] => tx_parallel_data[183].IN1
tx_parallel_data[184] => tx_parallel_data[184].IN1
tx_parallel_data[185] => tx_parallel_data[185].IN1
tx_parallel_data[186] => tx_parallel_data[186].IN1
tx_parallel_data[187] => tx_parallel_data[187].IN1
tx_parallel_data[188] => tx_parallel_data[188].IN1
tx_parallel_data[189] => tx_parallel_data[189].IN1
tx_parallel_data[190] => tx_parallel_data[190].IN1
tx_parallel_data[191] => tx_parallel_data[191].IN1
tx_parallel_data[192] => tx_parallel_data[192].IN1
tx_parallel_data[193] => tx_parallel_data[193].IN1
tx_parallel_data[194] => tx_parallel_data[194].IN1
tx_parallel_data[195] => tx_parallel_data[195].IN1
tx_parallel_data[196] => tx_parallel_data[196].IN1
tx_parallel_data[197] => tx_parallel_data[197].IN1
tx_parallel_data[198] => tx_parallel_data[198].IN1
tx_parallel_data[199] => tx_parallel_data[199].IN1
tx_parallel_data[200] => tx_parallel_data[200].IN1
tx_parallel_data[201] => tx_parallel_data[201].IN1
tx_parallel_data[202] => tx_parallel_data[202].IN1
tx_parallel_data[203] => tx_parallel_data[203].IN1
tx_parallel_data[204] => tx_parallel_data[204].IN1
tx_parallel_data[205] => tx_parallel_data[205].IN1
tx_parallel_data[206] => tx_parallel_data[206].IN1
tx_parallel_data[207] => tx_parallel_data[207].IN1
tx_parallel_data[208] => tx_parallel_data[208].IN1
tx_parallel_data[209] => tx_parallel_data[209].IN1
tx_parallel_data[210] => tx_parallel_data[210].IN1
tx_parallel_data[211] => tx_parallel_data[211].IN1
tx_parallel_data[212] => tx_parallel_data[212].IN1
tx_parallel_data[213] => tx_parallel_data[213].IN1
tx_parallel_data[214] => tx_parallel_data[214].IN1
tx_parallel_data[215] => tx_parallel_data[215].IN1
tx_parallel_data[216] => tx_parallel_data[216].IN1
tx_parallel_data[217] => tx_parallel_data[217].IN1
tx_parallel_data[218] => tx_parallel_data[218].IN1
tx_parallel_data[219] => tx_parallel_data[219].IN1
tx_parallel_data[220] => tx_parallel_data[220].IN1
tx_parallel_data[221] => tx_parallel_data[221].IN1
tx_parallel_data[222] => tx_parallel_data[222].IN1
tx_parallel_data[223] => tx_parallel_data[223].IN1
tx_parallel_data[224] => tx_parallel_data[224].IN1
tx_parallel_data[225] => tx_parallel_data[225].IN1
tx_parallel_data[226] => tx_parallel_data[226].IN1
tx_parallel_data[227] => tx_parallel_data[227].IN1
tx_parallel_data[228] => tx_parallel_data[228].IN1
tx_parallel_data[229] => tx_parallel_data[229].IN1
tx_parallel_data[230] => tx_parallel_data[230].IN1
tx_parallel_data[231] => tx_parallel_data[231].IN1
tx_parallel_data[232] => tx_parallel_data[232].IN1
tx_parallel_data[233] => tx_parallel_data[233].IN1
tx_parallel_data[234] => tx_parallel_data[234].IN1
tx_parallel_data[235] => tx_parallel_data[235].IN1
tx_parallel_data[236] => tx_parallel_data[236].IN1
tx_parallel_data[237] => tx_parallel_data[237].IN1
tx_parallel_data[238] => tx_parallel_data[238].IN1
tx_parallel_data[239] => tx_parallel_data[239].IN1
tx_parallel_data[240] => tx_parallel_data[240].IN1
tx_parallel_data[241] => tx_parallel_data[241].IN1
tx_parallel_data[242] => tx_parallel_data[242].IN1
tx_parallel_data[243] => tx_parallel_data[243].IN1
tx_parallel_data[244] => tx_parallel_data[244].IN1
tx_parallel_data[245] => tx_parallel_data[245].IN1
tx_parallel_data[246] => tx_parallel_data[246].IN1
tx_parallel_data[247] => tx_parallel_data[247].IN1
tx_parallel_data[248] => tx_parallel_data[248].IN1
tx_parallel_data[249] => tx_parallel_data[249].IN1
tx_parallel_data[250] => tx_parallel_data[250].IN1
tx_parallel_data[251] => tx_parallel_data[251].IN1
tx_parallel_data[252] => tx_parallel_data[252].IN1
tx_parallel_data[253] => tx_parallel_data[253].IN1
tx_parallel_data[254] => tx_parallel_data[254].IN1
tx_parallel_data[255] => tx_parallel_data[255].IN1
rx_parallel_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[20] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[21] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[22] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[23] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[24] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[25] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[26] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[27] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[28] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[29] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[30] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[31] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[32] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[33] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[34] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[35] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[36] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[37] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[38] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[39] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[40] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[41] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[42] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[43] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[44] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[45] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[46] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[47] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[48] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[49] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[50] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[51] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[52] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[53] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[54] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[55] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[56] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[57] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[58] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[59] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[60] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[61] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[62] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[63] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[64] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[65] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[66] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[67] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[68] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[69] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[70] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[71] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[72] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[73] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[74] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[75] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[76] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[77] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[78] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[79] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[80] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[81] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[82] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[83] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[84] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[85] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[86] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[87] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[88] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[89] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[90] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[91] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[92] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[93] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[94] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[95] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[96] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[97] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[98] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[99] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[100] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[101] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[102] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[103] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[104] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[105] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[106] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[107] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[108] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[109] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[110] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[111] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[112] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[113] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[114] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[115] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[116] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[117] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[118] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[119] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[120] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[121] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[122] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[123] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[124] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[125] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[126] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[127] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[128] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[129] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[130] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[131] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[132] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[133] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[134] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[135] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[136] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[137] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[138] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[139] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[140] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[141] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[142] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[143] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[144] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[145] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[146] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[147] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[148] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[149] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[150] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[151] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[152] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[153] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[154] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[155] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[156] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[157] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[158] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[159] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[160] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[161] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[162] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[163] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[164] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[165] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[166] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[167] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[168] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[169] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[170] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[171] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[172] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[173] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[174] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[175] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[176] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[177] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[178] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[179] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[180] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[181] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[182] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[183] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[184] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[185] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[186] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[187] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[188] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[189] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[190] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[191] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[192] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[193] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[194] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[195] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[196] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[197] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[198] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[199] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[200] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[201] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[202] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[203] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[204] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[205] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[206] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[207] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[208] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[209] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[210] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[211] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[212] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[213] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[214] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[215] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[216] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[217] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[218] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[219] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[220] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[221] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[222] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[223] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[224] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[225] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[226] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[227] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[228] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[229] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[230] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[231] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[232] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[233] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[234] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[235] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[236] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[237] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[238] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[239] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[240] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[241] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[242] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[243] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[244] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[245] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[246] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[247] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[248] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[249] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[250] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[251] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[252] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[253] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[254] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[255] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
tx_control[0] => tx_control[0].IN1
tx_control[1] => tx_control[1].IN1
tx_control[2] => tx_control[2].IN1
tx_control[3] => tx_control[3].IN1
tx_control[4] => tx_control[4].IN1
tx_control[5] => tx_control[5].IN1
tx_control[6] => tx_control[6].IN1
tx_control[7] => tx_control[7].IN1
tx_control[8] => tx_control[8].IN1
tx_control[9] => tx_control[9].IN1
tx_control[10] => tx_control[10].IN1
tx_control[11] => tx_control[11].IN1
tx_control[12] => tx_control[12].IN1
tx_control[13] => tx_control[13].IN1
tx_control[14] => tx_control[14].IN1
tx_control[15] => tx_control[15].IN1
tx_control[16] => tx_control[16].IN1
tx_control[17] => tx_control[17].IN1
tx_control[18] => tx_control[18].IN1
tx_control[19] => tx_control[19].IN1
tx_control[20] => tx_control[20].IN1
tx_control[21] => tx_control[21].IN1
tx_control[22] => tx_control[22].IN1
tx_control[23] => tx_control[23].IN1
tx_control[24] => tx_control[24].IN1
tx_control[25] => tx_control[25].IN1
tx_control[26] => tx_control[26].IN1
tx_control[27] => tx_control[27].IN1
tx_control[28] => tx_control[28].IN1
tx_control[29] => tx_control[29].IN1
tx_control[30] => tx_control[30].IN1
tx_control[31] => tx_control[31].IN1
tx_control[32] => tx_control[32].IN1
tx_control[33] => tx_control[33].IN1
tx_control[34] => tx_control[34].IN1
tx_control[35] => tx_control[35].IN1
rx_control[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[20] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[21] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[22] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[23] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[24] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[25] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[26] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[27] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[28] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[29] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[30] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[31] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[32] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[33] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[34] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[35] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[36] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[37] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[38] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[39] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
tx_polinv[0] => tx_polinv[0].IN1
tx_polinv[1] => tx_polinv[1].IN1
rx_polinv[0] => rx_polinv[0].IN1
rx_polinv[1] => rx_polinv[1].IN1
rx_bitslip[0] => rx_bitslip[0].IN1
rx_bitslip[1] => rx_bitslip[1].IN1
rx_adapt_reset[0] => _.IN1
rx_adapt_reset[1] => _.IN1
rx_adapt_start[0] => rx_adapt_start[0].IN1
rx_adapt_start[1] => rx_adapt_start[1].IN1
rx_prbs_err_clr[0] => rx_prbs_err_clr[0].IN1
rx_prbs_err_clr[1] => rx_prbs_err_clr[1].IN1
rx_prbs_done[0] <= rx_prbs_done[0].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_done[1] <= rx_prbs_done[1].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[0] <= rx_prbs_err[0].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[1] <= rx_prbs_err[1].DB_MAX_OUTPUT_PORT_TYPE
tx_uhsif_clk[0] => tx_uhsif_clk[0].IN1
tx_uhsif_clk[1] => tx_uhsif_clk[1].IN1
tx_uhsif_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_uhsif_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_std_pcfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
tx_std_pcfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
rx_std_pcfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_pcfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_bitrev_ena[0] => rx_std_bitrev_ena[0].IN1
rx_std_bitrev_ena[1] => rx_std_bitrev_ena[1].IN1
rx_std_byterev_ena[0] => rx_std_byterev_ena[0].IN1
rx_std_byterev_ena[1] => rx_std_byterev_ena[1].IN1
tx_std_bitslipboundarysel[0] => tx_std_bitslipboundarysel[0].IN1
tx_std_bitslipboundarysel[1] => tx_std_bitslipboundarysel[1].IN1
tx_std_bitslipboundarysel[2] => tx_std_bitslipboundarysel[2].IN1
tx_std_bitslipboundarysel[3] => tx_std_bitslipboundarysel[3].IN1
tx_std_bitslipboundarysel[4] => tx_std_bitslipboundarysel[4].IN1
tx_std_bitslipboundarysel[5] => tx_std_bitslipboundarysel[5].IN1
tx_std_bitslipboundarysel[6] => tx_std_bitslipboundarysel[6].IN1
tx_std_bitslipboundarysel[7] => tx_std_bitslipboundarysel[7].IN1
tx_std_bitslipboundarysel[8] => tx_std_bitslipboundarysel[8].IN1
tx_std_bitslipboundarysel[9] => tx_std_bitslipboundarysel[9].IN1
rx_std_bitslipboundarysel[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_wa_patternalign[0] => rx_std_wa_patternalign[0].IN1
rx_std_wa_patternalign[1] => rx_std_wa_patternalign[1].IN1
rx_std_wa_a1a2size[0] => rx_std_wa_a1a2size[0].IN1
rx_std_wa_a1a2size[1] => rx_std_wa_a1a2size[1].IN1
rx_std_rmfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_rmfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_signaldetect[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
rx_std_signaldetect[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
tx_enh_data_valid[0] => tx_enh_data_valid[0].IN1
tx_enh_data_valid[1] => tx_enh_data_valid[1].IN1
tx_enh_fifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_pfull[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_pfull[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_pempty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_pempty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_cnt[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[4] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
rx_enh_fifo_rd_en[0] => rx_enh_fifo_rd_en[0].IN1
rx_enh_fifo_rd_en[1] => rx_enh_fifo_rd_en[1].IN1
rx_enh_data_valid[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_data_valid[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_fifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_pfull[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_pfull[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_pempty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_pempty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_del[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_del[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_insert[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_insert[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_cnt[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_align_val[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_val[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_clr[0] => rx_enh_fifo_align_clr[0].IN1
rx_enh_fifo_align_clr[1] => rx_enh_fifo_align_clr[1].IN1
tx_enh_frame[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame_burst_en[0] => tx_enh_frame_burst_en[0].IN1
tx_enh_frame_burst_en[1] => tx_enh_frame_burst_en[1].IN1
tx_enh_frame_diag_status[0] => tx_enh_frame_diag_status[0].IN1
tx_enh_frame_diag_status[1] => tx_enh_frame_diag_status[1].IN1
tx_enh_frame_diag_status[2] => tx_enh_frame_diag_status[2].IN1
tx_enh_frame_diag_status[3] => tx_enh_frame_diag_status[3].IN1
rx_enh_frame[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_diag_status[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[2] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[3] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_crc32_err[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_crc32_err[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_highber[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber_clr_cnt[0] => rx_enh_highber_clr_cnt[0].IN1
rx_enh_highber_clr_cnt[1] => rx_enh_highber_clr_cnt[1].IN1
rx_enh_clr_errblk_count[0] => rx_enh_clr_errblk_count[0].IN1
rx_enh_clr_errblk_count[1] => rx_enh_clr_errblk_count[1].IN1
rx_enh_blk_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
rx_enh_blk_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
tx_enh_bitslip[0] => tx_enh_bitslip[0].IN1
tx_enh_bitslip[1] => tx_enh_bitslip[1].IN1
tx_enh_bitslip[2] => tx_enh_bitslip[2].IN1
tx_enh_bitslip[3] => tx_enh_bitslip[3].IN1
tx_enh_bitslip[4] => tx_enh_bitslip[4].IN1
tx_enh_bitslip[5] => tx_enh_bitslip[5].IN1
tx_enh_bitslip[6] => tx_enh_bitslip[6].IN1
tx_enh_bitslip[7] => tx_enh_bitslip[7].IN1
tx_enh_bitslip[8] => tx_enh_bitslip[8].IN1
tx_enh_bitslip[9] => tx_enh_bitslip[9].IN1
tx_enh_bitslip[10] => tx_enh_bitslip[10].IN1
tx_enh_bitslip[11] => tx_enh_bitslip[11].IN1
tx_enh_bitslip[12] => tx_enh_bitslip[12].IN1
tx_enh_bitslip[13] => tx_enh_bitslip[13].IN1
tx_hip_data[0] => tx_hip_data[0].IN1
tx_hip_data[1] => tx_hip_data[1].IN1
tx_hip_data[2] => tx_hip_data[2].IN1
tx_hip_data[3] => tx_hip_data[3].IN1
tx_hip_data[4] => tx_hip_data[4].IN1
tx_hip_data[5] => tx_hip_data[5].IN1
tx_hip_data[6] => tx_hip_data[6].IN1
tx_hip_data[7] => tx_hip_data[7].IN1
tx_hip_data[8] => tx_hip_data[8].IN1
tx_hip_data[9] => tx_hip_data[9].IN1
tx_hip_data[10] => tx_hip_data[10].IN1
tx_hip_data[11] => tx_hip_data[11].IN1
tx_hip_data[12] => tx_hip_data[12].IN1
tx_hip_data[13] => tx_hip_data[13].IN1
tx_hip_data[14] => tx_hip_data[14].IN1
tx_hip_data[15] => tx_hip_data[15].IN1
tx_hip_data[16] => tx_hip_data[16].IN1
tx_hip_data[17] => tx_hip_data[17].IN1
tx_hip_data[18] => tx_hip_data[18].IN1
tx_hip_data[19] => tx_hip_data[19].IN1
tx_hip_data[20] => tx_hip_data[20].IN1
tx_hip_data[21] => tx_hip_data[21].IN1
tx_hip_data[22] => tx_hip_data[22].IN1
tx_hip_data[23] => tx_hip_data[23].IN1
tx_hip_data[24] => tx_hip_data[24].IN1
tx_hip_data[25] => tx_hip_data[25].IN1
tx_hip_data[26] => tx_hip_data[26].IN1
tx_hip_data[27] => tx_hip_data[27].IN1
tx_hip_data[28] => tx_hip_data[28].IN1
tx_hip_data[29] => tx_hip_data[29].IN1
tx_hip_data[30] => tx_hip_data[30].IN1
tx_hip_data[31] => tx_hip_data[31].IN1
tx_hip_data[32] => tx_hip_data[32].IN1
tx_hip_data[33] => tx_hip_data[33].IN1
tx_hip_data[34] => tx_hip_data[34].IN1
tx_hip_data[35] => tx_hip_data[35].IN1
tx_hip_data[36] => tx_hip_data[36].IN1
tx_hip_data[37] => tx_hip_data[37].IN1
tx_hip_data[38] => tx_hip_data[38].IN1
tx_hip_data[39] => tx_hip_data[39].IN1
tx_hip_data[40] => tx_hip_data[40].IN1
tx_hip_data[41] => tx_hip_data[41].IN1
tx_hip_data[42] => tx_hip_data[42].IN1
tx_hip_data[43] => tx_hip_data[43].IN1
tx_hip_data[44] => tx_hip_data[44].IN1
tx_hip_data[45] => tx_hip_data[45].IN1
tx_hip_data[46] => tx_hip_data[46].IN1
tx_hip_data[47] => tx_hip_data[47].IN1
tx_hip_data[48] => tx_hip_data[48].IN1
tx_hip_data[49] => tx_hip_data[49].IN1
tx_hip_data[50] => tx_hip_data[50].IN1
tx_hip_data[51] => tx_hip_data[51].IN1
tx_hip_data[52] => tx_hip_data[52].IN1
tx_hip_data[53] => tx_hip_data[53].IN1
tx_hip_data[54] => tx_hip_data[54].IN1
tx_hip_data[55] => tx_hip_data[55].IN1
tx_hip_data[56] => tx_hip_data[56].IN1
tx_hip_data[57] => tx_hip_data[57].IN1
tx_hip_data[58] => tx_hip_data[58].IN1
tx_hip_data[59] => tx_hip_data[59].IN1
tx_hip_data[60] => tx_hip_data[60].IN1
tx_hip_data[61] => tx_hip_data[61].IN1
tx_hip_data[62] => tx_hip_data[62].IN1
tx_hip_data[63] => tx_hip_data[63].IN1
tx_hip_data[64] => tx_hip_data[64].IN1
tx_hip_data[65] => tx_hip_data[65].IN1
tx_hip_data[66] => tx_hip_data[66].IN1
tx_hip_data[67] => tx_hip_data[67].IN1
tx_hip_data[68] => tx_hip_data[68].IN1
tx_hip_data[69] => tx_hip_data[69].IN1
tx_hip_data[70] => tx_hip_data[70].IN1
tx_hip_data[71] => tx_hip_data[71].IN1
tx_hip_data[72] => tx_hip_data[72].IN1
tx_hip_data[73] => tx_hip_data[73].IN1
tx_hip_data[74] => tx_hip_data[74].IN1
tx_hip_data[75] => tx_hip_data[75].IN1
tx_hip_data[76] => tx_hip_data[76].IN1
tx_hip_data[77] => tx_hip_data[77].IN1
tx_hip_data[78] => tx_hip_data[78].IN1
tx_hip_data[79] => tx_hip_data[79].IN1
tx_hip_data[80] => tx_hip_data[80].IN1
tx_hip_data[81] => tx_hip_data[81].IN1
tx_hip_data[82] => tx_hip_data[82].IN1
tx_hip_data[83] => tx_hip_data[83].IN1
tx_hip_data[84] => tx_hip_data[84].IN1
tx_hip_data[85] => tx_hip_data[85].IN1
tx_hip_data[86] => tx_hip_data[86].IN1
tx_hip_data[87] => tx_hip_data[87].IN1
tx_hip_data[88] => tx_hip_data[88].IN1
tx_hip_data[89] => tx_hip_data[89].IN1
tx_hip_data[90] => tx_hip_data[90].IN1
tx_hip_data[91] => tx_hip_data[91].IN1
tx_hip_data[92] => tx_hip_data[92].IN1
tx_hip_data[93] => tx_hip_data[93].IN1
tx_hip_data[94] => tx_hip_data[94].IN1
tx_hip_data[95] => tx_hip_data[95].IN1
tx_hip_data[96] => tx_hip_data[96].IN1
tx_hip_data[97] => tx_hip_data[97].IN1
tx_hip_data[98] => tx_hip_data[98].IN1
tx_hip_data[99] => tx_hip_data[99].IN1
tx_hip_data[100] => tx_hip_data[100].IN1
tx_hip_data[101] => tx_hip_data[101].IN1
tx_hip_data[102] => tx_hip_data[102].IN1
tx_hip_data[103] => tx_hip_data[103].IN1
tx_hip_data[104] => tx_hip_data[104].IN1
tx_hip_data[105] => tx_hip_data[105].IN1
tx_hip_data[106] => tx_hip_data[106].IN1
tx_hip_data[107] => tx_hip_data[107].IN1
tx_hip_data[108] => tx_hip_data[108].IN1
tx_hip_data[109] => tx_hip_data[109].IN1
tx_hip_data[110] => tx_hip_data[110].IN1
tx_hip_data[111] => tx_hip_data[111].IN1
tx_hip_data[112] => tx_hip_data[112].IN1
tx_hip_data[113] => tx_hip_data[113].IN1
tx_hip_data[114] => tx_hip_data[114].IN1
tx_hip_data[115] => tx_hip_data[115].IN1
tx_hip_data[116] => tx_hip_data[116].IN1
tx_hip_data[117] => tx_hip_data[117].IN1
tx_hip_data[118] => tx_hip_data[118].IN1
tx_hip_data[119] => tx_hip_data[119].IN1
tx_hip_data[120] => tx_hip_data[120].IN1
tx_hip_data[121] => tx_hip_data[121].IN1
tx_hip_data[122] => tx_hip_data[122].IN1
tx_hip_data[123] => tx_hip_data[123].IN1
tx_hip_data[124] => tx_hip_data[124].IN1
tx_hip_data[125] => tx_hip_data[125].IN1
tx_hip_data[126] => tx_hip_data[126].IN1
tx_hip_data[127] => tx_hip_data[127].IN1
rx_hip_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[20] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[21] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[22] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[23] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[24] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[25] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[26] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[27] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[28] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[29] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[30] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[31] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[32] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[33] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[34] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[35] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[36] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[37] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[38] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[39] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[40] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[41] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[42] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[43] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[44] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[45] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[46] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[47] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[48] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[49] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[50] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[51] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[52] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[53] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[54] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[55] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[56] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[57] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[58] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[59] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[60] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[61] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[62] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[63] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[64] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[65] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[66] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[67] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[68] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[69] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[70] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[71] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[72] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[73] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[74] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[75] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[76] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[77] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[78] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[79] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[80] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[81] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[82] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[83] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[84] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[85] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[86] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[87] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[88] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[89] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[90] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[91] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[92] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[93] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[94] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[95] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[96] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[97] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[98] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[99] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[100] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[101] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
hip_pipe_pclk <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_fixedclk <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_clk_out
hip_ctrl[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[10] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[11] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[12] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[13] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[14] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[15] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_cal_done[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.hip_cal_done
hip_cal_done[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.hip_cal_done
ltssm_detect_quiet => ltssm_detect_quiet.IN1
ltssm_detect_active => ltssm_detect_active.IN1
ltssm_rcvr_phase_two => ltssm_rcvr_phase_two.IN1
hip_reduce_counters => hip_reduce_counters.IN1
pcie_rate[0] => ~NO_FANOUT~
pcie_rate[1] => ~NO_FANOUT~
pipe_rate[0] => g_xcvr_native_insts[1].int_pipe_rate[0].IN2
pipe_rate[1] => g_xcvr_native_insts[1].int_pipe_rate[1].IN2
pipe_sw_done[0] => g_xcvr_native_insts[1].int_pipe_sw_done[0].IN1
pipe_sw_done[1] => g_xcvr_native_insts[1].int_pipe_sw_done[1].IN1
pipe_sw[0] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pcie_sw_master
pipe_sw[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pcie_sw_master
pipe_hclk_in => pipe_hclk_in.IN2
pipe_hclk_out <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_hclk
pipe_g3_txdeemph[0] => pipe_g3_txdeemph[0].IN1
pipe_g3_txdeemph[1] => pipe_g3_txdeemph[1].IN1
pipe_g3_txdeemph[2] => pipe_g3_txdeemph[2].IN1
pipe_g3_txdeemph[3] => pipe_g3_txdeemph[3].IN1
pipe_g3_txdeemph[4] => pipe_g3_txdeemph[4].IN1
pipe_g3_txdeemph[5] => pipe_g3_txdeemph[5].IN1
pipe_g3_txdeemph[6] => pipe_g3_txdeemph[6].IN1
pipe_g3_txdeemph[7] => pipe_g3_txdeemph[7].IN1
pipe_g3_txdeemph[8] => pipe_g3_txdeemph[8].IN1
pipe_g3_txdeemph[9] => pipe_g3_txdeemph[9].IN1
pipe_g3_txdeemph[10] => pipe_g3_txdeemph[10].IN1
pipe_g3_txdeemph[11] => pipe_g3_txdeemph[11].IN1
pipe_g3_txdeemph[12] => pipe_g3_txdeemph[12].IN1
pipe_g3_txdeemph[13] => pipe_g3_txdeemph[13].IN1
pipe_g3_txdeemph[14] => pipe_g3_txdeemph[14].IN1
pipe_g3_txdeemph[15] => pipe_g3_txdeemph[15].IN1
pipe_g3_txdeemph[16] => pipe_g3_txdeemph[16].IN1
pipe_g3_txdeemph[17] => pipe_g3_txdeemph[17].IN1
pipe_g3_txdeemph[18] => pipe_g3_txdeemph[18].IN1
pipe_g3_txdeemph[19] => pipe_g3_txdeemph[19].IN1
pipe_g3_txdeemph[20] => pipe_g3_txdeemph[20].IN1
pipe_g3_txdeemph[21] => pipe_g3_txdeemph[21].IN1
pipe_g3_txdeemph[22] => pipe_g3_txdeemph[22].IN1
pipe_g3_txdeemph[23] => pipe_g3_txdeemph[23].IN1
pipe_g3_txdeemph[24] => pipe_g3_txdeemph[24].IN1
pipe_g3_txdeemph[25] => pipe_g3_txdeemph[25].IN1
pipe_g3_txdeemph[26] => pipe_g3_txdeemph[26].IN1
pipe_g3_txdeemph[27] => pipe_g3_txdeemph[27].IN1
pipe_g3_txdeemph[28] => pipe_g3_txdeemph[28].IN1
pipe_g3_txdeemph[29] => pipe_g3_txdeemph[29].IN1
pipe_g3_txdeemph[30] => pipe_g3_txdeemph[30].IN1
pipe_g3_txdeemph[31] => pipe_g3_txdeemph[31].IN1
pipe_g3_txdeemph[32] => pipe_g3_txdeemph[32].IN1
pipe_g3_txdeemph[33] => pipe_g3_txdeemph[33].IN1
pipe_g3_txdeemph[34] => pipe_g3_txdeemph[34].IN1
pipe_g3_txdeemph[35] => pipe_g3_txdeemph[35].IN1
pipe_g3_rxpresethint[0] => pipe_g3_rxpresethint[0].IN1
pipe_g3_rxpresethint[1] => pipe_g3_rxpresethint[1].IN1
pipe_g3_rxpresethint[2] => pipe_g3_rxpresethint[2].IN1
pipe_g3_rxpresethint[3] => pipe_g3_rxpresethint[3].IN1
pipe_g3_rxpresethint[4] => pipe_g3_rxpresethint[4].IN1
pipe_g3_rxpresethint[5] => pipe_g3_rxpresethint[5].IN1
pipe_rx_eidleinfersel[0] => pipe_rx_eidleinfersel[0].IN1
pipe_rx_eidleinfersel[1] => pipe_rx_eidleinfersel[1].IN1
pipe_rx_eidleinfersel[2] => pipe_rx_eidleinfersel[2].IN1
pipe_rx_eidleinfersel[3] => pipe_rx_eidleinfersel[3].IN1
pipe_rx_eidleinfersel[4] => pipe_rx_eidleinfersel[4].IN1
pipe_rx_eidleinfersel[5] => pipe_rx_eidleinfersel[5].IN1
pipe_rx_elecidle[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_elecidle[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_polarity[0] => pipe_rx_polarity[0].IN1
pipe_rx_polarity[1] => pipe_rx_polarity[1].IN1
tx_analogreset_ack[0] <= <GND>
tx_analogreset_ack[1] <= <GND>
rx_analogreset_ack[0] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
rx_analogreset_ack[1] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
reconfig_clk[0] => reconfig_clk[0].IN1
reconfig_clk[1] => reconfig_clk[1].IN1
reconfig_reset[0] => reconfig_reset[0].IN1
reconfig_reset[1] => reconfig_reset[1].IN1
reconfig_write[0] => reconfig_write[0].IN1
reconfig_write[1] => reconfig_write[1].IN1
reconfig_read[0] => reconfig_read[0].IN1
reconfig_read[1] => reconfig_read[1].IN1
reconfig_address[0] => reconfig_address[0].IN1
reconfig_address[1] => reconfig_address[1].IN1
reconfig_address[2] => reconfig_address[2].IN1
reconfig_address[3] => reconfig_address[3].IN1
reconfig_address[4] => reconfig_address[4].IN1
reconfig_address[5] => reconfig_address[5].IN1
reconfig_address[6] => reconfig_address[6].IN1
reconfig_address[7] => reconfig_address[7].IN1
reconfig_address[8] => reconfig_address[8].IN1
reconfig_address[9] => reconfig_address[9].IN1
reconfig_address[10] => reconfig_address[10].IN1
reconfig_address[11] => reconfig_address[11].IN1
reconfig_address[12] => reconfig_address[12].IN1
reconfig_address[13] => reconfig_address[13].IN1
reconfig_address[14] => reconfig_address[14].IN1
reconfig_address[15] => reconfig_address[15].IN1
reconfig_address[16] => reconfig_address[16].IN1
reconfig_address[17] => reconfig_address[17].IN1
reconfig_address[18] => reconfig_address[18].IN1
reconfig_address[19] => reconfig_address[19].IN1
reconfig_writedata[0] => reconfig_writedata[0].IN1
reconfig_writedata[1] => reconfig_writedata[1].IN1
reconfig_writedata[2] => reconfig_writedata[2].IN1
reconfig_writedata[3] => reconfig_writedata[3].IN1
reconfig_writedata[4] => reconfig_writedata[4].IN1
reconfig_writedata[5] => reconfig_writedata[5].IN1
reconfig_writedata[6] => reconfig_writedata[6].IN1
reconfig_writedata[7] => reconfig_writedata[7].IN1
reconfig_writedata[8] => reconfig_writedata[8].IN1
reconfig_writedata[9] => reconfig_writedata[9].IN1
reconfig_writedata[10] => reconfig_writedata[10].IN1
reconfig_writedata[11] => reconfig_writedata[11].IN1
reconfig_writedata[12] => reconfig_writedata[12].IN1
reconfig_writedata[13] => reconfig_writedata[13].IN1
reconfig_writedata[14] => reconfig_writedata[14].IN1
reconfig_writedata[15] => reconfig_writedata[15].IN1
reconfig_writedata[16] => reconfig_writedata[16].IN1
reconfig_writedata[17] => reconfig_writedata[17].IN1
reconfig_writedata[18] => reconfig_writedata[18].IN1
reconfig_writedata[19] => reconfig_writedata[19].IN1
reconfig_writedata[20] => reconfig_writedata[20].IN1
reconfig_writedata[21] => reconfig_writedata[21].IN1
reconfig_writedata[22] => reconfig_writedata[22].IN1
reconfig_writedata[23] => reconfig_writedata[23].IN1
reconfig_writedata[24] => reconfig_writedata[24].IN1
reconfig_writedata[25] => reconfig_writedata[25].IN1
reconfig_writedata[26] => reconfig_writedata[26].IN1
reconfig_writedata[27] => reconfig_writedata[27].IN1
reconfig_writedata[28] => reconfig_writedata[28].IN1
reconfig_writedata[29] => reconfig_writedata[29].IN1
reconfig_writedata[30] => reconfig_writedata[30].IN1
reconfig_writedata[31] => reconfig_writedata[31].IN1
reconfig_writedata[32] => reconfig_writedata[32].IN1
reconfig_writedata[33] => reconfig_writedata[33].IN1
reconfig_writedata[34] => reconfig_writedata[34].IN1
reconfig_writedata[35] => reconfig_writedata[35].IN1
reconfig_writedata[36] => reconfig_writedata[36].IN1
reconfig_writedata[37] => reconfig_writedata[37].IN1
reconfig_writedata[38] => reconfig_writedata[38].IN1
reconfig_writedata[39] => reconfig_writedata[39].IN1
reconfig_writedata[40] => reconfig_writedata[40].IN1
reconfig_writedata[41] => reconfig_writedata[41].IN1
reconfig_writedata[42] => reconfig_writedata[42].IN1
reconfig_writedata[43] => reconfig_writedata[43].IN1
reconfig_writedata[44] => reconfig_writedata[44].IN1
reconfig_writedata[45] => reconfig_writedata[45].IN1
reconfig_writedata[46] => reconfig_writedata[46].IN1
reconfig_writedata[47] => reconfig_writedata[47].IN1
reconfig_writedata[48] => reconfig_writedata[48].IN1
reconfig_writedata[49] => reconfig_writedata[49].IN1
reconfig_writedata[50] => reconfig_writedata[50].IN1
reconfig_writedata[51] => reconfig_writedata[51].IN1
reconfig_writedata[52] => reconfig_writedata[52].IN1
reconfig_writedata[53] => reconfig_writedata[53].IN1
reconfig_writedata[54] => reconfig_writedata[54].IN1
reconfig_writedata[55] => reconfig_writedata[55].IN1
reconfig_writedata[56] => reconfig_writedata[56].IN1
reconfig_writedata[57] => reconfig_writedata[57].IN1
reconfig_writedata[58] => reconfig_writedata[58].IN1
reconfig_writedata[59] => reconfig_writedata[59].IN1
reconfig_writedata[60] => reconfig_writedata[60].IN1
reconfig_writedata[61] => reconfig_writedata[61].IN1
reconfig_writedata[62] => reconfig_writedata[62].IN1
reconfig_writedata[63] => reconfig_writedata[63].IN1
reconfig_readdata[0] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[1] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[2] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[3] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[4] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[5] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[6] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[7] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[8] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[9] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[10] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[11] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[12] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[13] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[14] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[15] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[16] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[17] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[18] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[19] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[20] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[21] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[22] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[23] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[24] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[25] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[26] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[27] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[28] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[29] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[30] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[31] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[32] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[33] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[34] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[35] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[36] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[37] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[38] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[39] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[40] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[41] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[42] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[43] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[44] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[45] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[46] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[47] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[48] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[49] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[50] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[51] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[52] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[53] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[54] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[55] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[56] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[57] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[58] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[59] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[60] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[61] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[62] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[63] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_waitrequest[0] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest
reconfig_waitrequest[1] <= alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic
reconfig_clk[0] => avmm_clk[0].DATAIN
reconfig_clk[1] => avmm_clk[1].DATAIN
reconfig_reset[0] => avmm_reset[0].DATAIN
reconfig_reset[1] => avmm_reset[1].DATAIN
reconfig_write[0] => avmm_write[0].DATAIN
reconfig_write[1] => avmm_write[1].DATAIN
reconfig_read[0] => avmm_read[0].DATAIN
reconfig_read[1] => avmm_read[1].DATAIN
reconfig_address[0] => avmm_address[0].DATAIN
reconfig_address[1] => avmm_address[1].DATAIN
reconfig_address[2] => avmm_address[2].DATAIN
reconfig_address[3] => avmm_address[3].DATAIN
reconfig_address[4] => avmm_address[4].DATAIN
reconfig_address[5] => avmm_address[5].DATAIN
reconfig_address[6] => avmm_address[6].DATAIN
reconfig_address[7] => avmm_address[7].DATAIN
reconfig_address[8] => avmm_address[8].DATAIN
reconfig_address[9] => avmm_address[9].DATAIN
reconfig_address[10] => avmm_address[10].DATAIN
reconfig_address[11] => avmm_address[11].DATAIN
reconfig_address[12] => avmm_address[12].DATAIN
reconfig_address[13] => avmm_address[13].DATAIN
reconfig_address[14] => avmm_address[14].DATAIN
reconfig_address[15] => avmm_address[15].DATAIN
reconfig_address[16] => avmm_address[16].DATAIN
reconfig_address[17] => avmm_address[17].DATAIN
reconfig_address[18] => avmm_address[18].DATAIN
reconfig_address[19] => avmm_address[19].DATAIN
reconfig_writedata[0] => avmm_writedata[0].DATAIN
reconfig_writedata[1] => avmm_writedata[1].DATAIN
reconfig_writedata[2] => avmm_writedata[2].DATAIN
reconfig_writedata[3] => avmm_writedata[3].DATAIN
reconfig_writedata[4] => avmm_writedata[4].DATAIN
reconfig_writedata[5] => avmm_writedata[5].DATAIN
reconfig_writedata[6] => avmm_writedata[6].DATAIN
reconfig_writedata[7] => avmm_writedata[7].DATAIN
reconfig_writedata[8] => ~NO_FANOUT~
reconfig_writedata[9] => ~NO_FANOUT~
reconfig_writedata[10] => ~NO_FANOUT~
reconfig_writedata[11] => ~NO_FANOUT~
reconfig_writedata[12] => ~NO_FANOUT~
reconfig_writedata[13] => ~NO_FANOUT~
reconfig_writedata[14] => ~NO_FANOUT~
reconfig_writedata[15] => ~NO_FANOUT~
reconfig_writedata[16] => ~NO_FANOUT~
reconfig_writedata[17] => ~NO_FANOUT~
reconfig_writedata[18] => ~NO_FANOUT~
reconfig_writedata[19] => ~NO_FANOUT~
reconfig_writedata[20] => ~NO_FANOUT~
reconfig_writedata[21] => ~NO_FANOUT~
reconfig_writedata[22] => ~NO_FANOUT~
reconfig_writedata[23] => ~NO_FANOUT~
reconfig_writedata[24] => ~NO_FANOUT~
reconfig_writedata[25] => ~NO_FANOUT~
reconfig_writedata[26] => ~NO_FANOUT~
reconfig_writedata[27] => ~NO_FANOUT~
reconfig_writedata[28] => ~NO_FANOUT~
reconfig_writedata[29] => ~NO_FANOUT~
reconfig_writedata[30] => ~NO_FANOUT~
reconfig_writedata[31] => ~NO_FANOUT~
reconfig_writedata[32] => avmm_writedata[8].DATAIN
reconfig_writedata[33] => avmm_writedata[9].DATAIN
reconfig_writedata[34] => avmm_writedata[10].DATAIN
reconfig_writedata[35] => avmm_writedata[11].DATAIN
reconfig_writedata[36] => avmm_writedata[12].DATAIN
reconfig_writedata[37] => avmm_writedata[13].DATAIN
reconfig_writedata[38] => avmm_writedata[14].DATAIN
reconfig_writedata[39] => avmm_writedata[15].DATAIN
reconfig_writedata[40] => ~NO_FANOUT~
reconfig_writedata[41] => ~NO_FANOUT~
reconfig_writedata[42] => ~NO_FANOUT~
reconfig_writedata[43] => ~NO_FANOUT~
reconfig_writedata[44] => ~NO_FANOUT~
reconfig_writedata[45] => ~NO_FANOUT~
reconfig_writedata[46] => ~NO_FANOUT~
reconfig_writedata[47] => ~NO_FANOUT~
reconfig_writedata[48] => ~NO_FANOUT~
reconfig_writedata[49] => ~NO_FANOUT~
reconfig_writedata[50] => ~NO_FANOUT~
reconfig_writedata[51] => ~NO_FANOUT~
reconfig_writedata[52] => ~NO_FANOUT~
reconfig_writedata[53] => ~NO_FANOUT~
reconfig_writedata[54] => ~NO_FANOUT~
reconfig_writedata[55] => ~NO_FANOUT~
reconfig_writedata[56] => ~NO_FANOUT~
reconfig_writedata[57] => ~NO_FANOUT~
reconfig_writedata[58] => ~NO_FANOUT~
reconfig_writedata[59] => ~NO_FANOUT~
reconfig_writedata[60] => ~NO_FANOUT~
reconfig_writedata[61] => ~NO_FANOUT~
reconfig_writedata[62] => ~NO_FANOUT~
reconfig_writedata[63] => ~NO_FANOUT~
reconfig_readdata[0] <= avmm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[1] <= avmm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[2] <= avmm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[3] <= avmm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[4] <= avmm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[5] <= avmm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[6] <= avmm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[7] <= avmm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[8] <= <GND>
reconfig_readdata[9] <= <GND>
reconfig_readdata[10] <= <GND>
reconfig_readdata[11] <= <GND>
reconfig_readdata[12] <= <GND>
reconfig_readdata[13] <= <GND>
reconfig_readdata[14] <= <GND>
reconfig_readdata[15] <= <GND>
reconfig_readdata[16] <= <GND>
reconfig_readdata[17] <= <GND>
reconfig_readdata[18] <= <GND>
reconfig_readdata[19] <= <GND>
reconfig_readdata[20] <= <GND>
reconfig_readdata[21] <= <GND>
reconfig_readdata[22] <= <GND>
reconfig_readdata[23] <= <GND>
reconfig_readdata[24] <= <GND>
reconfig_readdata[25] <= <GND>
reconfig_readdata[26] <= <GND>
reconfig_readdata[27] <= <GND>
reconfig_readdata[28] <= <GND>
reconfig_readdata[29] <= <GND>
reconfig_readdata[30] <= <GND>
reconfig_readdata[31] <= <GND>
reconfig_readdata[32] <= avmm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[33] <= avmm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[34] <= avmm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[35] <= avmm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[36] <= avmm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[37] <= avmm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[38] <= avmm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[39] <= avmm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[40] <= <GND>
reconfig_readdata[41] <= <GND>
reconfig_readdata[42] <= <GND>
reconfig_readdata[43] <= <GND>
reconfig_readdata[44] <= <GND>
reconfig_readdata[45] <= <GND>
reconfig_readdata[46] <= <GND>
reconfig_readdata[47] <= <GND>
reconfig_readdata[48] <= <GND>
reconfig_readdata[49] <= <GND>
reconfig_readdata[50] <= <GND>
reconfig_readdata[51] <= <GND>
reconfig_readdata[52] <= <GND>
reconfig_readdata[53] <= <GND>
reconfig_readdata[54] <= <GND>
reconfig_readdata[55] <= <GND>
reconfig_readdata[56] <= <GND>
reconfig_readdata[57] <= <GND>
reconfig_readdata[58] <= <GND>
reconfig_readdata[59] <= <GND>
reconfig_readdata[60] <= <GND>
reconfig_readdata[61] <= <GND>
reconfig_readdata[62] <= <GND>
reconfig_readdata[63] <= <GND>
reconfig_waitrequest[0] <= avmm_waitrequest[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_waitrequest[1] <= avmm_waitrequest[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[0] <= reconfig_clk[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[1] <= reconfig_clk[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[0] <= reconfig_reset[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[1] <= reconfig_reset[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[0] <= reconfig_write[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[1] <= reconfig_write[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[0] <= reconfig_read[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[1] <= reconfig_read[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[0] <= reconfig_address[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[1] <= reconfig_address[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[2] <= reconfig_address[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[3] <= reconfig_address[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[4] <= reconfig_address[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[5] <= reconfig_address[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[6] <= reconfig_address[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[7] <= reconfig_address[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[8] <= reconfig_address[8].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[9] <= reconfig_address[9].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[10] <= reconfig_address[10].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[11] <= reconfig_address[11].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[12] <= reconfig_address[12].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[13] <= reconfig_address[13].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[14] <= reconfig_address[14].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[15] <= reconfig_address[15].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[16] <= reconfig_address[16].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[17] <= reconfig_address[17].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[18] <= reconfig_address[18].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[19] <= reconfig_address[19].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[0] <= reconfig_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[1] <= reconfig_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[2] <= reconfig_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[3] <= reconfig_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[4] <= reconfig_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[5] <= reconfig_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[6] <= reconfig_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[7] <= reconfig_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[8] <= reconfig_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[9] <= reconfig_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[10] <= reconfig_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[11] <= reconfig_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[12] <= reconfig_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[13] <= reconfig_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[14] <= reconfig_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[15] <= reconfig_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
avmm_readdata[0] => reconfig_readdata[0].DATAIN
avmm_readdata[1] => reconfig_readdata[1].DATAIN
avmm_readdata[2] => reconfig_readdata[2].DATAIN
avmm_readdata[3] => reconfig_readdata[3].DATAIN
avmm_readdata[4] => reconfig_readdata[4].DATAIN
avmm_readdata[5] => reconfig_readdata[5].DATAIN
avmm_readdata[6] => reconfig_readdata[6].DATAIN
avmm_readdata[7] => reconfig_readdata[7].DATAIN
avmm_readdata[8] => reconfig_readdata[32].DATAIN
avmm_readdata[9] => reconfig_readdata[33].DATAIN
avmm_readdata[10] => reconfig_readdata[34].DATAIN
avmm_readdata[11] => reconfig_readdata[35].DATAIN
avmm_readdata[12] => reconfig_readdata[36].DATAIN
avmm_readdata[13] => reconfig_readdata[37].DATAIN
avmm_readdata[14] => reconfig_readdata[38].DATAIN
avmm_readdata[15] => reconfig_readdata[39].DATAIN
avmm_waitrequest[0] => reconfig_waitrequest[0].DATAIN
avmm_waitrequest[1] => reconfig_waitrequest[1].DATAIN
ltssm_detect_quiet => ~NO_FANOUT~
ltssm_detect_active => ~NO_FANOUT~
ltssm_rcvr_phase_two => ~NO_FANOUT~
pcie_rate[0] => ~NO_FANOUT~
pcie_rate[1] => ~NO_FANOUT~
hip_reduce_counters => ~NO_FANOUT~
prbs_err_signal[0] => ~NO_FANOUT~
prbs_err_signal[1] => ~NO_FANOUT~
prbs_done_signal[0] => ~NO_FANOUT~
prbs_done_signal[1] => ~NO_FANOUT~
in_rx_clkout[0] => ~NO_FANOUT~
in_rx_clkout[1] => ~NO_FANOUT~
in_rx_is_lockedtoref[0] => ~NO_FANOUT~
in_rx_is_lockedtoref[1] => ~NO_FANOUT~
in_rx_is_lockedtodata[0] => ~NO_FANOUT~
in_rx_is_lockedtodata[1] => ~NO_FANOUT~
in_tx_cal_busy[0] => ~NO_FANOUT~
in_tx_cal_busy[1] => ~NO_FANOUT~
in_rx_cal_busy[0] => ~NO_FANOUT~
in_rx_cal_busy[1] => ~NO_FANOUT~
in_avmm_busy[0] => ~NO_FANOUT~
in_avmm_busy[1] => ~NO_FANOUT~
in_rx_prbs_err_clr[0] => out_prbs_err_clr[0].DATAIN
in_rx_prbs_err_clr[1] => out_prbs_err_clr[1].DATAIN
in_set_rx_locktoref[0] => out_set_rx_locktoref[0].DATAIN
in_set_rx_locktoref[1] => out_set_rx_locktoref[1].DATAIN
in_set_rx_locktodata[0] => out_set_rx_locktodata[0].DATAIN
in_set_rx_locktodata[1] => out_set_rx_locktodata[1].DATAIN
in_en_serial_lpbk[0] => out_en_serial_lpbk[0].DATAIN
in_en_serial_lpbk[1] => out_en_serial_lpbk[1].DATAIN
in_rx_analogreset[0] => out_rx_analogreset[0].DATAIN
in_rx_analogreset[1] => out_rx_analogreset[1].DATAIN
in_rx_digitalreset[0] => out_rx_digitalreset[0].DATAIN
in_rx_digitalreset[1] => out_rx_digitalreset[1].DATAIN
in_tx_analogreset[0] => out_tx_analogreset[0].DATAIN
in_tx_analogreset[1] => out_tx_analogreset[1].DATAIN
in_tx_digitalreset[0] => out_tx_digitalreset[0].DATAIN
in_tx_digitalreset[1] => out_tx_digitalreset[1].DATAIN
out_prbs_err_clr[0] <= in_rx_prbs_err_clr[0].DB_MAX_OUTPUT_PORT_TYPE
out_prbs_err_clr[1] <= in_rx_prbs_err_clr[1].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[0] <= in_set_rx_locktoref[0].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[1] <= in_set_rx_locktoref[1].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[0] <= in_set_rx_locktodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[1] <= in_set_rx_locktodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[0] <= in_en_serial_lpbk[0].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[1] <= in_en_serial_lpbk[1].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[0] <= in_rx_analogreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[1] <= in_rx_analogreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[0] <= in_rx_digitalreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[1] <= in_rx_digitalreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[0] <= in_tx_analogreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[1] <= in_tx_analogreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[0] <= in_tx_digitalreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[1] <= in_tx_digitalreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_tx_cal_busy_mask[0] <= <VCC>
out_tx_cal_busy_mask[1] <= <VCC>
out_rx_cal_busy_mask[0] <= <VCC>
out_rx_cal_busy_mask[1] <= <VCC>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.pld_cal_done[0]


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm2:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_clk_cdr_b => ~NO_FANOUT~
in_clk_cdr_t => ~NO_FANOUT~
in_clk_fpll_b => ~NO_FANOUT~
in_clk_fpll_t => ~NO_FANOUT~
in_clk_lc_b => ~NO_FANOUT~
in_clk_lc_hs => ~NO_FANOUT~
in_clk_lc_t => ~NO_FANOUT~
in_clkb_cdr_b => ~NO_FANOUT~
in_clkb_cdr_t => ~NO_FANOUT~
in_clkb_fpll_b => ~NO_FANOUT~
in_clkb_fpll_t => ~NO_FANOUT~
in_clkb_lc_b => ~NO_FANOUT~
in_clkb_lc_hs => ~NO_FANOUT~
in_clkb_lc_t => ~NO_FANOUT~
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[1] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[2] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[3] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[4] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[5] => ~NO_FANOUT~
in_cpulse_x6_up_bus[0] => ~NO_FANOUT~
in_cpulse_x6_up_bus[1] => ~NO_FANOUT~
in_cpulse_x6_up_bus[2] => ~NO_FANOUT~
in_cpulse_x6_up_bus[3] => ~NO_FANOUT~
in_cpulse_x6_up_bus[4] => ~NO_FANOUT~
in_cpulse_x6_up_bus[5] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[0] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[1] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[2] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[3] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[4] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[5] => ~NO_FANOUT~
in_cpulse_xn_up_bus[0] => ~NO_FANOUT~
in_cpulse_xn_up_bus[1] => ~NO_FANOUT~
in_cpulse_xn_up_bus[2] => ~NO_FANOUT~
in_cpulse_xn_up_bus[3] => ~NO_FANOUT~
in_cpulse_xn_up_bus[4] => ~NO_FANOUT~
in_cpulse_xn_up_bus[5] => ~NO_FANOUT~
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => ~NO_FANOUT~
in_i_coeff[1] => ~NO_FANOUT~
in_i_coeff[2] => ~NO_FANOUT~
in_i_coeff[3] => ~NO_FANOUT~
in_i_coeff[4] => ~NO_FANOUT~
in_i_coeff[5] => ~NO_FANOUT~
in_i_coeff[6] => ~NO_FANOUT~
in_i_coeff[7] => ~NO_FANOUT~
in_i_coeff[8] => ~NO_FANOUT~
in_i_coeff[9] => ~NO_FANOUT~
in_i_coeff[10] => ~NO_FANOUT~
in_i_coeff[11] => ~NO_FANOUT~
in_i_coeff[12] => ~NO_FANOUT~
in_i_coeff[13] => ~NO_FANOUT~
in_i_coeff[14] => ~NO_FANOUT~
in_i_coeff[15] => ~NO_FANOUT~
in_i_coeff[16] => ~NO_FANOUT~
in_i_coeff[17] => ~NO_FANOUT~
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => ~NO_FANOUT~
in_pcie_sw_done_master_in[1] => ~NO_FANOUT~
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => ~NO_FANOUT~
in_tx50_buf_in[1] => ~NO_FANOUT~
in_tx50_buf_in[2] => ~NO_FANOUT~
in_tx50_buf_in[3] => ~NO_FANOUT~
in_tx50_buf_in[4] => ~NO_FANOUT~
in_tx50_buf_in[5] => ~NO_FANOUT~
in_tx50_buf_in[6] => ~NO_FANOUT~
in_tx50_buf_in[7] => ~NO_FANOUT~
in_tx50_buf_in[8] => ~NO_FANOUT~
in_tx_bitslip => ~NO_FANOUT~
in_tx_bonding_rstb => ~NO_FANOUT~
in_tx_data[0] => ~NO_FANOUT~
in_tx_data[1] => ~NO_FANOUT~
in_tx_data[2] => ~NO_FANOUT~
in_tx_data[3] => ~NO_FANOUT~
in_tx_data[4] => ~NO_FANOUT~
in_tx_data[5] => ~NO_FANOUT~
in_tx_data[6] => ~NO_FANOUT~
in_tx_data[7] => ~NO_FANOUT~
in_tx_data[8] => ~NO_FANOUT~
in_tx_data[9] => ~NO_FANOUT~
in_tx_data[10] => ~NO_FANOUT~
in_tx_data[11] => ~NO_FANOUT~
in_tx_data[12] => ~NO_FANOUT~
in_tx_data[13] => ~NO_FANOUT~
in_tx_data[14] => ~NO_FANOUT~
in_tx_data[15] => ~NO_FANOUT~
in_tx_data[16] => ~NO_FANOUT~
in_tx_data[17] => ~NO_FANOUT~
in_tx_data[18] => ~NO_FANOUT~
in_tx_data[19] => ~NO_FANOUT~
in_tx_data[20] => ~NO_FANOUT~
in_tx_data[21] => ~NO_FANOUT~
in_tx_data[22] => ~NO_FANOUT~
in_tx_data[23] => ~NO_FANOUT~
in_tx_data[24] => ~NO_FANOUT~
in_tx_data[25] => ~NO_FANOUT~
in_tx_data[26] => ~NO_FANOUT~
in_tx_data[27] => ~NO_FANOUT~
in_tx_data[28] => ~NO_FANOUT~
in_tx_data[29] => ~NO_FANOUT~
in_tx_data[30] => ~NO_FANOUT~
in_tx_data[31] => ~NO_FANOUT~
in_tx_data[32] => ~NO_FANOUT~
in_tx_data[33] => ~NO_FANOUT~
in_tx_data[34] => ~NO_FANOUT~
in_tx_data[35] => ~NO_FANOUT~
in_tx_data[36] => ~NO_FANOUT~
in_tx_data[37] => ~NO_FANOUT~
in_tx_data[38] => ~NO_FANOUT~
in_tx_data[39] => ~NO_FANOUT~
in_tx_data[40] => ~NO_FANOUT~
in_tx_data[41] => ~NO_FANOUT~
in_tx_data[42] => ~NO_FANOUT~
in_tx_data[43] => ~NO_FANOUT~
in_tx_data[44] => ~NO_FANOUT~
in_tx_data[45] => ~NO_FANOUT~
in_tx_data[46] => ~NO_FANOUT~
in_tx_data[47] => ~NO_FANOUT~
in_tx_data[48] => ~NO_FANOUT~
in_tx_data[49] => ~NO_FANOUT~
in_tx_data[50] => ~NO_FANOUT~
in_tx_data[51] => ~NO_FANOUT~
in_tx_data[52] => ~NO_FANOUT~
in_tx_data[53] => ~NO_FANOUT~
in_tx_data[54] => ~NO_FANOUT~
in_tx_data[55] => ~NO_FANOUT~
in_tx_data[56] => ~NO_FANOUT~
in_tx_data[57] => ~NO_FANOUT~
in_tx_data[58] => ~NO_FANOUT~
in_tx_data[59] => ~NO_FANOUT~
in_tx_data[60] => ~NO_FANOUT~
in_tx_data[61] => ~NO_FANOUT~
in_tx_data[62] => ~NO_FANOUT~
in_tx_data[63] => ~NO_FANOUT~
in_tx_det_rx => ~NO_FANOUT~
in_tx_elec_idle => ~NO_FANOUT~
in_tx_pma_rstb => ~NO_FANOUT~
in_tx_qpi_pulldn => ~NO_FANOUT~
in_tx_qpi_pullup => ~NO_FANOUT~
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= <GND>
out_avmmreaddata_pma_cgb[1] <= <GND>
out_avmmreaddata_pma_cgb[2] <= <GND>
out_avmmreaddata_pma_cgb[3] <= <GND>
out_avmmreaddata_pma_cgb[4] <= <GND>
out_avmmreaddata_pma_cgb[5] <= <GND>
out_avmmreaddata_pma_cgb[6] <= <GND>
out_avmmreaddata_pma_cgb[7] <= <GND>
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= <GND>
out_avmmreaddata_pma_tx_buf[1] <= <GND>
out_avmmreaddata_pma_tx_buf[2] <= <GND>
out_avmmreaddata_pma_tx_buf[3] <= <GND>
out_avmmreaddata_pma_tx_buf[4] <= <GND>
out_avmmreaddata_pma_tx_buf[5] <= <GND>
out_avmmreaddata_pma_tx_buf[6] <= <GND>
out_avmmreaddata_pma_tx_buf[7] <= <GND>
out_avmmreaddata_pma_tx_ser[0] <= <GND>
out_avmmreaddata_pma_tx_ser[1] <= <GND>
out_avmmreaddata_pma_tx_ser[2] <= <GND>
out_avmmreaddata_pma_tx_ser[3] <= <GND>
out_avmmreaddata_pma_tx_ser[4] <= <GND>
out_avmmreaddata_pma_tx_ser[5] <= <GND>
out_avmmreaddata_pma_tx_ser[6] <= <GND>
out_avmmreaddata_pma_tx_ser[7] <= <GND>
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= <GND>
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= <GND>
out_blockselect_pma_tx_ser <= <GND>
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= <GND>
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= <GND>
out_clkdiv_tx_user <= <GND>
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= <GND>
out_iqtxrxclk_out1 <= <GND>
out_jtaglpxn <= <GND>
out_jtaglpxp <= <GND>
out_pcie_sw_done[0] <= <GND>
out_pcie_sw_done[1] <= <GND>
out_pcie_sw_master[0] <= <GND>
out_pcie_sw_master[1] <= <GND>
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= <GND>
out_rx_found <= <GND>
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= <GND>
out_tx_p <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm2:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[3] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[4] => ~NO_FANOUT~
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => ~NO_FANOUT~
in_bond_pcs10g_in_top[3] => ~NO_FANOUT~
in_bond_pcs10g_in_top[4] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[7] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[8] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[9] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[10] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[11] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => ~NO_FANOUT~
in_bond_pcs8g_in_top[7] => ~NO_FANOUT~
in_bond_pcs8g_in_top[8] => ~NO_FANOUT~
in_bond_pcs8g_in_top[9] => ~NO_FANOUT~
in_bond_pcs8g_in_top[10] => ~NO_FANOUT~
in_bond_pcs8g_in_top[11] => ~NO_FANOUT~
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => ~NO_FANOUT~
in_hip_tx_data[1] => ~NO_FANOUT~
in_hip_tx_data[2] => ~NO_FANOUT~
in_hip_tx_data[3] => ~NO_FANOUT~
in_hip_tx_data[4] => ~NO_FANOUT~
in_hip_tx_data[5] => ~NO_FANOUT~
in_hip_tx_data[6] => ~NO_FANOUT~
in_hip_tx_data[7] => ~NO_FANOUT~
in_hip_tx_data[8] => ~NO_FANOUT~
in_hip_tx_data[9] => ~NO_FANOUT~
in_hip_tx_data[10] => ~NO_FANOUT~
in_hip_tx_data[11] => ~NO_FANOUT~
in_hip_tx_data[12] => ~NO_FANOUT~
in_hip_tx_data[13] => ~NO_FANOUT~
in_hip_tx_data[14] => ~NO_FANOUT~
in_hip_tx_data[15] => ~NO_FANOUT~
in_hip_tx_data[16] => ~NO_FANOUT~
in_hip_tx_data[17] => ~NO_FANOUT~
in_hip_tx_data[18] => ~NO_FANOUT~
in_hip_tx_data[19] => ~NO_FANOUT~
in_hip_tx_data[20] => ~NO_FANOUT~
in_hip_tx_data[21] => ~NO_FANOUT~
in_hip_tx_data[22] => ~NO_FANOUT~
in_hip_tx_data[23] => ~NO_FANOUT~
in_hip_tx_data[24] => ~NO_FANOUT~
in_hip_tx_data[25] => ~NO_FANOUT~
in_hip_tx_data[26] => ~NO_FANOUT~
in_hip_tx_data[27] => ~NO_FANOUT~
in_hip_tx_data[28] => ~NO_FANOUT~
in_hip_tx_data[29] => ~NO_FANOUT~
in_hip_tx_data[30] => ~NO_FANOUT~
in_hip_tx_data[31] => ~NO_FANOUT~
in_hip_tx_data[32] => ~NO_FANOUT~
in_hip_tx_data[33] => ~NO_FANOUT~
in_hip_tx_data[34] => ~NO_FANOUT~
in_hip_tx_data[35] => ~NO_FANOUT~
in_hip_tx_data[36] => ~NO_FANOUT~
in_hip_tx_data[37] => ~NO_FANOUT~
in_hip_tx_data[38] => ~NO_FANOUT~
in_hip_tx_data[39] => ~NO_FANOUT~
in_hip_tx_data[40] => ~NO_FANOUT~
in_hip_tx_data[41] => ~NO_FANOUT~
in_hip_tx_data[42] => ~NO_FANOUT~
in_hip_tx_data[43] => ~NO_FANOUT~
in_hip_tx_data[44] => ~NO_FANOUT~
in_hip_tx_data[45] => ~NO_FANOUT~
in_hip_tx_data[46] => ~NO_FANOUT~
in_hip_tx_data[47] => ~NO_FANOUT~
in_hip_tx_data[48] => ~NO_FANOUT~
in_hip_tx_data[49] => ~NO_FANOUT~
in_hip_tx_data[50] => ~NO_FANOUT~
in_hip_tx_data[51] => ~NO_FANOUT~
in_hip_tx_data[52] => ~NO_FANOUT~
in_hip_tx_data[53] => ~NO_FANOUT~
in_hip_tx_data[54] => ~NO_FANOUT~
in_hip_tx_data[55] => ~NO_FANOUT~
in_hip_tx_data[56] => ~NO_FANOUT~
in_hip_tx_data[57] => ~NO_FANOUT~
in_hip_tx_data[58] => ~NO_FANOUT~
in_hip_tx_data[59] => ~NO_FANOUT~
in_hip_tx_data[60] => ~NO_FANOUT~
in_hip_tx_data[61] => ~NO_FANOUT~
in_hip_tx_data[62] => ~NO_FANOUT~
in_hip_tx_data[63] => ~NO_FANOUT~
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => ~NO_FANOUT~
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[1] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[2] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[3] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[4] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[5] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[6] => ~NO_FANOUT~
in_pld_10g_tx_burst_en => ~NO_FANOUT~
in_pld_10g_tx_data_valid => ~NO_FANOUT~
in_pld_10g_tx_diag_status[0] => ~NO_FANOUT~
in_pld_10g_tx_diag_status[1] => ~NO_FANOUT~
in_pld_10g_tx_wordslip => ~NO_FANOUT~
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => ~NO_FANOUT~
in_pld_8g_rddisable_tx => ~NO_FANOUT~
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[1] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[2] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[3] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[4] => ~NO_FANOUT~
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => ~NO_FANOUT~
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => ~NO_FANOUT~
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => ~NO_FANOUT~
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => ~NO_FANOUT~
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => ~NO_FANOUT~
in_pld_tx_control[0] => ~NO_FANOUT~
in_pld_tx_control[1] => ~NO_FANOUT~
in_pld_tx_control[2] => ~NO_FANOUT~
in_pld_tx_control[3] => ~NO_FANOUT~
in_pld_tx_control[4] => ~NO_FANOUT~
in_pld_tx_control[5] => ~NO_FANOUT~
in_pld_tx_control[6] => ~NO_FANOUT~
in_pld_tx_control[7] => ~NO_FANOUT~
in_pld_tx_control[8] => ~NO_FANOUT~
in_pld_tx_control[9] => ~NO_FANOUT~
in_pld_tx_control[10] => ~NO_FANOUT~
in_pld_tx_control[11] => ~NO_FANOUT~
in_pld_tx_control[12] => ~NO_FANOUT~
in_pld_tx_control[13] => ~NO_FANOUT~
in_pld_tx_control[14] => ~NO_FANOUT~
in_pld_tx_control[15] => ~NO_FANOUT~
in_pld_tx_control[16] => ~NO_FANOUT~
in_pld_tx_control[17] => ~NO_FANOUT~
in_pld_tx_data[0] => ~NO_FANOUT~
in_pld_tx_data[1] => ~NO_FANOUT~
in_pld_tx_data[2] => ~NO_FANOUT~
in_pld_tx_data[3] => ~NO_FANOUT~
in_pld_tx_data[4] => ~NO_FANOUT~
in_pld_tx_data[5] => ~NO_FANOUT~
in_pld_tx_data[6] => ~NO_FANOUT~
in_pld_tx_data[7] => ~NO_FANOUT~
in_pld_tx_data[8] => ~NO_FANOUT~
in_pld_tx_data[9] => ~NO_FANOUT~
in_pld_tx_data[10] => ~NO_FANOUT~
in_pld_tx_data[11] => ~NO_FANOUT~
in_pld_tx_data[12] => ~NO_FANOUT~
in_pld_tx_data[13] => ~NO_FANOUT~
in_pld_tx_data[14] => ~NO_FANOUT~
in_pld_tx_data[15] => ~NO_FANOUT~
in_pld_tx_data[16] => ~NO_FANOUT~
in_pld_tx_data[17] => ~NO_FANOUT~
in_pld_tx_data[18] => ~NO_FANOUT~
in_pld_tx_data[19] => ~NO_FANOUT~
in_pld_tx_data[20] => ~NO_FANOUT~
in_pld_tx_data[21] => ~NO_FANOUT~
in_pld_tx_data[22] => ~NO_FANOUT~
in_pld_tx_data[23] => ~NO_FANOUT~
in_pld_tx_data[24] => ~NO_FANOUT~
in_pld_tx_data[25] => ~NO_FANOUT~
in_pld_tx_data[26] => ~NO_FANOUT~
in_pld_tx_data[27] => ~NO_FANOUT~
in_pld_tx_data[28] => ~NO_FANOUT~
in_pld_tx_data[29] => ~NO_FANOUT~
in_pld_tx_data[30] => ~NO_FANOUT~
in_pld_tx_data[31] => ~NO_FANOUT~
in_pld_tx_data[32] => ~NO_FANOUT~
in_pld_tx_data[33] => ~NO_FANOUT~
in_pld_tx_data[34] => ~NO_FANOUT~
in_pld_tx_data[35] => ~NO_FANOUT~
in_pld_tx_data[36] => ~NO_FANOUT~
in_pld_tx_data[37] => ~NO_FANOUT~
in_pld_tx_data[38] => ~NO_FANOUT~
in_pld_tx_data[39] => ~NO_FANOUT~
in_pld_tx_data[40] => ~NO_FANOUT~
in_pld_tx_data[41] => ~NO_FANOUT~
in_pld_tx_data[42] => ~NO_FANOUT~
in_pld_tx_data[43] => ~NO_FANOUT~
in_pld_tx_data[44] => ~NO_FANOUT~
in_pld_tx_data[45] => ~NO_FANOUT~
in_pld_tx_data[46] => ~NO_FANOUT~
in_pld_tx_data[47] => ~NO_FANOUT~
in_pld_tx_data[48] => ~NO_FANOUT~
in_pld_tx_data[49] => ~NO_FANOUT~
in_pld_tx_data[50] => ~NO_FANOUT~
in_pld_tx_data[51] => ~NO_FANOUT~
in_pld_tx_data[52] => ~NO_FANOUT~
in_pld_tx_data[53] => ~NO_FANOUT~
in_pld_tx_data[54] => ~NO_FANOUT~
in_pld_tx_data[55] => ~NO_FANOUT~
in_pld_tx_data[56] => ~NO_FANOUT~
in_pld_tx_data[57] => ~NO_FANOUT~
in_pld_tx_data[58] => ~NO_FANOUT~
in_pld_tx_data[59] => ~NO_FANOUT~
in_pld_tx_data[60] => ~NO_FANOUT~
in_pld_tx_data[61] => ~NO_FANOUT~
in_pld_tx_data[62] => ~NO_FANOUT~
in_pld_tx_data[63] => ~NO_FANOUT~
in_pld_tx_data[64] => ~NO_FANOUT~
in_pld_tx_data[65] => ~NO_FANOUT~
in_pld_tx_data[66] => ~NO_FANOUT~
in_pld_tx_data[67] => ~NO_FANOUT~
in_pld_tx_data[68] => ~NO_FANOUT~
in_pld_tx_data[69] => ~NO_FANOUT~
in_pld_tx_data[70] => ~NO_FANOUT~
in_pld_tx_data[71] => ~NO_FANOUT~
in_pld_tx_data[72] => ~NO_FANOUT~
in_pld_tx_data[73] => ~NO_FANOUT~
in_pld_tx_data[74] => ~NO_FANOUT~
in_pld_tx_data[75] => ~NO_FANOUT~
in_pld_tx_data[76] => ~NO_FANOUT~
in_pld_tx_data[77] => ~NO_FANOUT~
in_pld_tx_data[78] => ~NO_FANOUT~
in_pld_tx_data[79] => ~NO_FANOUT~
in_pld_tx_data[80] => ~NO_FANOUT~
in_pld_tx_data[81] => ~NO_FANOUT~
in_pld_tx_data[82] => ~NO_FANOUT~
in_pld_tx_data[83] => ~NO_FANOUT~
in_pld_tx_data[84] => ~NO_FANOUT~
in_pld_tx_data[85] => ~NO_FANOUT~
in_pld_tx_data[86] => ~NO_FANOUT~
in_pld_tx_data[87] => ~NO_FANOUT~
in_pld_tx_data[88] => ~NO_FANOUT~
in_pld_tx_data[89] => ~NO_FANOUT~
in_pld_tx_data[90] => ~NO_FANOUT~
in_pld_tx_data[91] => ~NO_FANOUT~
in_pld_tx_data[92] => ~NO_FANOUT~
in_pld_tx_data[93] => ~NO_FANOUT~
in_pld_tx_data[94] => ~NO_FANOUT~
in_pld_tx_data[95] => ~NO_FANOUT~
in_pld_tx_data[96] => ~NO_FANOUT~
in_pld_tx_data[97] => ~NO_FANOUT~
in_pld_tx_data[98] => ~NO_FANOUT~
in_pld_tx_data[99] => ~NO_FANOUT~
in_pld_tx_data[100] => ~NO_FANOUT~
in_pld_tx_data[101] => ~NO_FANOUT~
in_pld_tx_data[102] => ~NO_FANOUT~
in_pld_tx_data[103] => ~NO_FANOUT~
in_pld_tx_data[104] => ~NO_FANOUT~
in_pld_tx_data[105] => ~NO_FANOUT~
in_pld_tx_data[106] => ~NO_FANOUT~
in_pld_tx_data[107] => ~NO_FANOUT~
in_pld_tx_data[108] => ~NO_FANOUT~
in_pld_tx_data[109] => ~NO_FANOUT~
in_pld_tx_data[110] => ~NO_FANOUT~
in_pld_tx_data[111] => ~NO_FANOUT~
in_pld_tx_data[112] => ~NO_FANOUT~
in_pld_tx_data[113] => ~NO_FANOUT~
in_pld_tx_data[114] => ~NO_FANOUT~
in_pld_tx_data[115] => ~NO_FANOUT~
in_pld_tx_data[116] => ~NO_FANOUT~
in_pld_tx_data[117] => ~NO_FANOUT~
in_pld_tx_data[118] => ~NO_FANOUT~
in_pld_tx_data[119] => ~NO_FANOUT~
in_pld_tx_data[120] => ~NO_FANOUT~
in_pld_tx_data[121] => ~NO_FANOUT~
in_pld_tx_data[122] => ~NO_FANOUT~
in_pld_tx_data[123] => ~NO_FANOUT~
in_pld_tx_data[124] => ~NO_FANOUT~
in_pld_tx_data[125] => ~NO_FANOUT~
in_pld_tx_data[126] => ~NO_FANOUT~
in_pld_tx_data[127] => ~NO_FANOUT~
in_pld_txelecidle => ~NO_FANOUT~
in_pld_uhsif_tx_clk => ~NO_FANOUT~
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => ~NO_FANOUT~
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[1] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[2] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[3] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[4] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[5] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[6] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[7] <= <GND>
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= <GND>
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= <GND>
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= <GND>
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= <GND>
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= <GND>
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= <GND>
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= <GND>
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= <GND>
out_blockselect_hssi_tx_pld_pcs_interface <= <GND>
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= <GND>
out_bond_pcs10g_out_bot[3] <= <GND>
out_bond_pcs10g_out_bot[4] <= <GND>
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= <GND>
out_bond_pcs10g_out_top[3] <= <GND>
out_bond_pcs10g_out_top[4] <= <GND>
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= <GND>
out_bond_pcs8g_out_bot[7] <= <GND>
out_bond_pcs8g_out_bot[8] <= <GND>
out_bond_pcs8g_out_bot[9] <= <GND>
out_bond_pcs8g_out_bot[10] <= <GND>
out_bond_pcs8g_out_bot[11] <= <GND>
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= <GND>
out_bond_pcs8g_out_top[7] <= <GND>
out_bond_pcs8g_out_top[8] <= <GND>
out_bond_pcs8g_out_top[9] <= <GND>
out_bond_pcs8g_out_top[10] <= <GND>
out_bond_pcs8g_out_top[11] <= <GND>
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= <GND>
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= <GND>
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= <GND>
out_pld_10g_tx_empty <= <GND>
out_pld_10g_tx_fifo_num[0] <= <GND>
out_pld_10g_tx_fifo_num[1] <= <GND>
out_pld_10g_tx_fifo_num[2] <= <GND>
out_pld_10g_tx_fifo_num[3] <= <GND>
out_pld_10g_tx_full <= <GND>
out_pld_10g_tx_pempty <= <GND>
out_pld_10g_tx_pfull <= <GND>
out_pld_10g_tx_wordslip_exe <= <GND>
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= <GND>
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= <GND>
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= <GND>
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= <GND>
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= <GND>
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= <GND>
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= <GND>
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= <GND>
out_pma_tx_pma_data[0] <= <GND>
out_pma_tx_pma_data[1] <= <GND>
out_pma_tx_pma_data[2] <= <GND>
out_pma_tx_pma_data[3] <= <GND>
out_pma_tx_pma_data[4] <= <GND>
out_pma_tx_pma_data[5] <= <GND>
out_pma_tx_pma_data[6] <= <GND>
out_pma_tx_pma_data[7] <= <GND>
out_pma_tx_pma_data[8] <= <GND>
out_pma_tx_pma_data[9] <= <GND>
out_pma_tx_pma_data[10] <= <GND>
out_pma_tx_pma_data[11] <= <GND>
out_pma_tx_pma_data[12] <= <GND>
out_pma_tx_pma_data[13] <= <GND>
out_pma_tx_pma_data[14] <= <GND>
out_pma_tx_pma_data[15] <= <GND>
out_pma_tx_pma_data[16] <= <GND>
out_pma_tx_pma_data[17] <= <GND>
out_pma_tx_pma_data[18] <= <GND>
out_pma_tx_pma_data[19] <= <GND>
out_pma_tx_pma_data[20] <= <GND>
out_pma_tx_pma_data[21] <= <GND>
out_pma_tx_pma_data[22] <= <GND>
out_pma_tx_pma_data[23] <= <GND>
out_pma_tx_pma_data[24] <= <GND>
out_pma_tx_pma_data[25] <= <GND>
out_pma_tx_pma_data[26] <= <GND>
out_pma_tx_pma_data[27] <= <GND>
out_pma_tx_pma_data[28] <= <GND>
out_pma_tx_pma_data[29] <= <GND>
out_pma_tx_pma_data[30] <= <GND>
out_pma_tx_pma_data[31] <= <GND>
out_pma_tx_pma_data[32] <= <GND>
out_pma_tx_pma_data[33] <= <GND>
out_pma_tx_pma_data[34] <= <GND>
out_pma_tx_pma_data[35] <= <GND>
out_pma_tx_pma_data[36] <= <GND>
out_pma_tx_pma_data[37] <= <GND>
out_pma_tx_pma_data[38] <= <GND>
out_pma_tx_pma_data[39] <= <GND>
out_pma_tx_pma_data[40] <= <GND>
out_pma_tx_pma_data[41] <= <GND>
out_pma_tx_pma_data[42] <= <GND>
out_pma_tx_pma_data[43] <= <GND>
out_pma_tx_pma_data[44] <= <GND>
out_pma_tx_pma_data[45] <= <GND>
out_pma_tx_pma_data[46] <= <GND>
out_pma_tx_pma_data[47] <= <GND>
out_pma_tx_pma_data[48] <= <GND>
out_pma_tx_pma_data[49] <= <GND>
out_pma_tx_pma_data[50] <= <GND>
out_pma_tx_pma_data[51] <= <GND>
out_pma_tx_pma_data[52] <= <GND>
out_pma_tx_pma_data[53] <= <GND>
out_pma_tx_pma_data[54] <= <GND>
out_pma_tx_pma_data[55] <= <GND>
out_pma_tx_pma_data[56] <= <GND>
out_pma_tx_pma_data[57] <= <GND>
out_pma_tx_pma_data[58] <= <GND>
out_pma_tx_pma_data[59] <= <GND>
out_pma_tx_pma_data[60] <= <GND>
out_pma_tx_pma_data[61] <= <GND>
out_pma_tx_pma_data[62] <= <GND>
out_pma_tx_pma_data[63] <= <GND>
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst.pld_cal_done[0]


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm2:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm2:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm2:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_clk_cdr_b => ~NO_FANOUT~
in_clk_cdr_t => ~NO_FANOUT~
in_clk_fpll_b => ~NO_FANOUT~
in_clk_fpll_t => ~NO_FANOUT~
in_clk_lc_b => ~NO_FANOUT~
in_clk_lc_hs => ~NO_FANOUT~
in_clk_lc_t => ~NO_FANOUT~
in_clkb_cdr_b => ~NO_FANOUT~
in_clkb_cdr_t => ~NO_FANOUT~
in_clkb_fpll_b => ~NO_FANOUT~
in_clkb_fpll_t => ~NO_FANOUT~
in_clkb_lc_b => ~NO_FANOUT~
in_clkb_lc_hs => ~NO_FANOUT~
in_clkb_lc_t => ~NO_FANOUT~
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[1] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[2] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[3] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[4] => ~NO_FANOUT~
in_cpulse_x6_dn_bus[5] => ~NO_FANOUT~
in_cpulse_x6_up_bus[0] => ~NO_FANOUT~
in_cpulse_x6_up_bus[1] => ~NO_FANOUT~
in_cpulse_x6_up_bus[2] => ~NO_FANOUT~
in_cpulse_x6_up_bus[3] => ~NO_FANOUT~
in_cpulse_x6_up_bus[4] => ~NO_FANOUT~
in_cpulse_x6_up_bus[5] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[0] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[1] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[2] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[3] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[4] => ~NO_FANOUT~
in_cpulse_xn_dn_bus[5] => ~NO_FANOUT~
in_cpulse_xn_up_bus[0] => ~NO_FANOUT~
in_cpulse_xn_up_bus[1] => ~NO_FANOUT~
in_cpulse_xn_up_bus[2] => ~NO_FANOUT~
in_cpulse_xn_up_bus[3] => ~NO_FANOUT~
in_cpulse_xn_up_bus[4] => ~NO_FANOUT~
in_cpulse_xn_up_bus[5] => ~NO_FANOUT~
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => ~NO_FANOUT~
in_i_coeff[1] => ~NO_FANOUT~
in_i_coeff[2] => ~NO_FANOUT~
in_i_coeff[3] => ~NO_FANOUT~
in_i_coeff[4] => ~NO_FANOUT~
in_i_coeff[5] => ~NO_FANOUT~
in_i_coeff[6] => ~NO_FANOUT~
in_i_coeff[7] => ~NO_FANOUT~
in_i_coeff[8] => ~NO_FANOUT~
in_i_coeff[9] => ~NO_FANOUT~
in_i_coeff[10] => ~NO_FANOUT~
in_i_coeff[11] => ~NO_FANOUT~
in_i_coeff[12] => ~NO_FANOUT~
in_i_coeff[13] => ~NO_FANOUT~
in_i_coeff[14] => ~NO_FANOUT~
in_i_coeff[15] => ~NO_FANOUT~
in_i_coeff[16] => ~NO_FANOUT~
in_i_coeff[17] => ~NO_FANOUT~
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => ~NO_FANOUT~
in_pcie_sw_done_master_in[1] => ~NO_FANOUT~
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => ~NO_FANOUT~
in_tx50_buf_in[1] => ~NO_FANOUT~
in_tx50_buf_in[2] => ~NO_FANOUT~
in_tx50_buf_in[3] => ~NO_FANOUT~
in_tx50_buf_in[4] => ~NO_FANOUT~
in_tx50_buf_in[5] => ~NO_FANOUT~
in_tx50_buf_in[6] => ~NO_FANOUT~
in_tx50_buf_in[7] => ~NO_FANOUT~
in_tx50_buf_in[8] => ~NO_FANOUT~
in_tx_bitslip => ~NO_FANOUT~
in_tx_bonding_rstb => ~NO_FANOUT~
in_tx_data[0] => ~NO_FANOUT~
in_tx_data[1] => ~NO_FANOUT~
in_tx_data[2] => ~NO_FANOUT~
in_tx_data[3] => ~NO_FANOUT~
in_tx_data[4] => ~NO_FANOUT~
in_tx_data[5] => ~NO_FANOUT~
in_tx_data[6] => ~NO_FANOUT~
in_tx_data[7] => ~NO_FANOUT~
in_tx_data[8] => ~NO_FANOUT~
in_tx_data[9] => ~NO_FANOUT~
in_tx_data[10] => ~NO_FANOUT~
in_tx_data[11] => ~NO_FANOUT~
in_tx_data[12] => ~NO_FANOUT~
in_tx_data[13] => ~NO_FANOUT~
in_tx_data[14] => ~NO_FANOUT~
in_tx_data[15] => ~NO_FANOUT~
in_tx_data[16] => ~NO_FANOUT~
in_tx_data[17] => ~NO_FANOUT~
in_tx_data[18] => ~NO_FANOUT~
in_tx_data[19] => ~NO_FANOUT~
in_tx_data[20] => ~NO_FANOUT~
in_tx_data[21] => ~NO_FANOUT~
in_tx_data[22] => ~NO_FANOUT~
in_tx_data[23] => ~NO_FANOUT~
in_tx_data[24] => ~NO_FANOUT~
in_tx_data[25] => ~NO_FANOUT~
in_tx_data[26] => ~NO_FANOUT~
in_tx_data[27] => ~NO_FANOUT~
in_tx_data[28] => ~NO_FANOUT~
in_tx_data[29] => ~NO_FANOUT~
in_tx_data[30] => ~NO_FANOUT~
in_tx_data[31] => ~NO_FANOUT~
in_tx_data[32] => ~NO_FANOUT~
in_tx_data[33] => ~NO_FANOUT~
in_tx_data[34] => ~NO_FANOUT~
in_tx_data[35] => ~NO_FANOUT~
in_tx_data[36] => ~NO_FANOUT~
in_tx_data[37] => ~NO_FANOUT~
in_tx_data[38] => ~NO_FANOUT~
in_tx_data[39] => ~NO_FANOUT~
in_tx_data[40] => ~NO_FANOUT~
in_tx_data[41] => ~NO_FANOUT~
in_tx_data[42] => ~NO_FANOUT~
in_tx_data[43] => ~NO_FANOUT~
in_tx_data[44] => ~NO_FANOUT~
in_tx_data[45] => ~NO_FANOUT~
in_tx_data[46] => ~NO_FANOUT~
in_tx_data[47] => ~NO_FANOUT~
in_tx_data[48] => ~NO_FANOUT~
in_tx_data[49] => ~NO_FANOUT~
in_tx_data[50] => ~NO_FANOUT~
in_tx_data[51] => ~NO_FANOUT~
in_tx_data[52] => ~NO_FANOUT~
in_tx_data[53] => ~NO_FANOUT~
in_tx_data[54] => ~NO_FANOUT~
in_tx_data[55] => ~NO_FANOUT~
in_tx_data[56] => ~NO_FANOUT~
in_tx_data[57] => ~NO_FANOUT~
in_tx_data[58] => ~NO_FANOUT~
in_tx_data[59] => ~NO_FANOUT~
in_tx_data[60] => ~NO_FANOUT~
in_tx_data[61] => ~NO_FANOUT~
in_tx_data[62] => ~NO_FANOUT~
in_tx_data[63] => ~NO_FANOUT~
in_tx_det_rx => ~NO_FANOUT~
in_tx_elec_idle => ~NO_FANOUT~
in_tx_pma_rstb => ~NO_FANOUT~
in_tx_qpi_pulldn => ~NO_FANOUT~
in_tx_qpi_pullup => ~NO_FANOUT~
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= <GND>
out_avmmreaddata_pma_cgb[1] <= <GND>
out_avmmreaddata_pma_cgb[2] <= <GND>
out_avmmreaddata_pma_cgb[3] <= <GND>
out_avmmreaddata_pma_cgb[4] <= <GND>
out_avmmreaddata_pma_cgb[5] <= <GND>
out_avmmreaddata_pma_cgb[6] <= <GND>
out_avmmreaddata_pma_cgb[7] <= <GND>
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= <GND>
out_avmmreaddata_pma_tx_buf[1] <= <GND>
out_avmmreaddata_pma_tx_buf[2] <= <GND>
out_avmmreaddata_pma_tx_buf[3] <= <GND>
out_avmmreaddata_pma_tx_buf[4] <= <GND>
out_avmmreaddata_pma_tx_buf[5] <= <GND>
out_avmmreaddata_pma_tx_buf[6] <= <GND>
out_avmmreaddata_pma_tx_buf[7] <= <GND>
out_avmmreaddata_pma_tx_ser[0] <= <GND>
out_avmmreaddata_pma_tx_ser[1] <= <GND>
out_avmmreaddata_pma_tx_ser[2] <= <GND>
out_avmmreaddata_pma_tx_ser[3] <= <GND>
out_avmmreaddata_pma_tx_ser[4] <= <GND>
out_avmmreaddata_pma_tx_ser[5] <= <GND>
out_avmmreaddata_pma_tx_ser[6] <= <GND>
out_avmmreaddata_pma_tx_ser[7] <= <GND>
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= <GND>
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= <GND>
out_blockselect_pma_tx_ser <= <GND>
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= <GND>
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= <GND>
out_clkdiv_tx_user <= <GND>
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= <GND>
out_iqtxrxclk_out1 <= <GND>
out_jtaglpxn <= <GND>
out_jtaglpxp <= <GND>
out_pcie_sw_done[0] <= <GND>
out_pcie_sw_done[1] <= <GND>
out_pcie_sw_master[0] <= <GND>
out_pcie_sw_master[1] <= <GND>
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= <GND>
out_rx_found <= <GND>
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= <GND>
out_tx_p <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm2:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[3] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[4] => ~NO_FANOUT~
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => ~NO_FANOUT~
in_bond_pcs10g_in_top[3] => ~NO_FANOUT~
in_bond_pcs10g_in_top[4] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[7] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[8] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[9] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[10] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[11] => ~NO_FANOUT~
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => ~NO_FANOUT~
in_bond_pcs8g_in_top[7] => ~NO_FANOUT~
in_bond_pcs8g_in_top[8] => ~NO_FANOUT~
in_bond_pcs8g_in_top[9] => ~NO_FANOUT~
in_bond_pcs8g_in_top[10] => ~NO_FANOUT~
in_bond_pcs8g_in_top[11] => ~NO_FANOUT~
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => ~NO_FANOUT~
in_hip_tx_data[1] => ~NO_FANOUT~
in_hip_tx_data[2] => ~NO_FANOUT~
in_hip_tx_data[3] => ~NO_FANOUT~
in_hip_tx_data[4] => ~NO_FANOUT~
in_hip_tx_data[5] => ~NO_FANOUT~
in_hip_tx_data[6] => ~NO_FANOUT~
in_hip_tx_data[7] => ~NO_FANOUT~
in_hip_tx_data[8] => ~NO_FANOUT~
in_hip_tx_data[9] => ~NO_FANOUT~
in_hip_tx_data[10] => ~NO_FANOUT~
in_hip_tx_data[11] => ~NO_FANOUT~
in_hip_tx_data[12] => ~NO_FANOUT~
in_hip_tx_data[13] => ~NO_FANOUT~
in_hip_tx_data[14] => ~NO_FANOUT~
in_hip_tx_data[15] => ~NO_FANOUT~
in_hip_tx_data[16] => ~NO_FANOUT~
in_hip_tx_data[17] => ~NO_FANOUT~
in_hip_tx_data[18] => ~NO_FANOUT~
in_hip_tx_data[19] => ~NO_FANOUT~
in_hip_tx_data[20] => ~NO_FANOUT~
in_hip_tx_data[21] => ~NO_FANOUT~
in_hip_tx_data[22] => ~NO_FANOUT~
in_hip_tx_data[23] => ~NO_FANOUT~
in_hip_tx_data[24] => ~NO_FANOUT~
in_hip_tx_data[25] => ~NO_FANOUT~
in_hip_tx_data[26] => ~NO_FANOUT~
in_hip_tx_data[27] => ~NO_FANOUT~
in_hip_tx_data[28] => ~NO_FANOUT~
in_hip_tx_data[29] => ~NO_FANOUT~
in_hip_tx_data[30] => ~NO_FANOUT~
in_hip_tx_data[31] => ~NO_FANOUT~
in_hip_tx_data[32] => ~NO_FANOUT~
in_hip_tx_data[33] => ~NO_FANOUT~
in_hip_tx_data[34] => ~NO_FANOUT~
in_hip_tx_data[35] => ~NO_FANOUT~
in_hip_tx_data[36] => ~NO_FANOUT~
in_hip_tx_data[37] => ~NO_FANOUT~
in_hip_tx_data[38] => ~NO_FANOUT~
in_hip_tx_data[39] => ~NO_FANOUT~
in_hip_tx_data[40] => ~NO_FANOUT~
in_hip_tx_data[41] => ~NO_FANOUT~
in_hip_tx_data[42] => ~NO_FANOUT~
in_hip_tx_data[43] => ~NO_FANOUT~
in_hip_tx_data[44] => ~NO_FANOUT~
in_hip_tx_data[45] => ~NO_FANOUT~
in_hip_tx_data[46] => ~NO_FANOUT~
in_hip_tx_data[47] => ~NO_FANOUT~
in_hip_tx_data[48] => ~NO_FANOUT~
in_hip_tx_data[49] => ~NO_FANOUT~
in_hip_tx_data[50] => ~NO_FANOUT~
in_hip_tx_data[51] => ~NO_FANOUT~
in_hip_tx_data[52] => ~NO_FANOUT~
in_hip_tx_data[53] => ~NO_FANOUT~
in_hip_tx_data[54] => ~NO_FANOUT~
in_hip_tx_data[55] => ~NO_FANOUT~
in_hip_tx_data[56] => ~NO_FANOUT~
in_hip_tx_data[57] => ~NO_FANOUT~
in_hip_tx_data[58] => ~NO_FANOUT~
in_hip_tx_data[59] => ~NO_FANOUT~
in_hip_tx_data[60] => ~NO_FANOUT~
in_hip_tx_data[61] => ~NO_FANOUT~
in_hip_tx_data[62] => ~NO_FANOUT~
in_hip_tx_data[63] => ~NO_FANOUT~
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => ~NO_FANOUT~
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[1] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[2] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[3] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[4] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[5] => ~NO_FANOUT~
in_pld_10g_tx_bitslip[6] => ~NO_FANOUT~
in_pld_10g_tx_burst_en => ~NO_FANOUT~
in_pld_10g_tx_data_valid => ~NO_FANOUT~
in_pld_10g_tx_diag_status[0] => ~NO_FANOUT~
in_pld_10g_tx_diag_status[1] => ~NO_FANOUT~
in_pld_10g_tx_wordslip => ~NO_FANOUT~
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => ~NO_FANOUT~
in_pld_8g_rddisable_tx => ~NO_FANOUT~
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[1] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[2] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[3] => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[4] => ~NO_FANOUT~
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => ~NO_FANOUT~
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => ~NO_FANOUT~
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => ~NO_FANOUT~
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => ~NO_FANOUT~
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => ~NO_FANOUT~
in_pld_tx_control[0] => ~NO_FANOUT~
in_pld_tx_control[1] => ~NO_FANOUT~
in_pld_tx_control[2] => ~NO_FANOUT~
in_pld_tx_control[3] => ~NO_FANOUT~
in_pld_tx_control[4] => ~NO_FANOUT~
in_pld_tx_control[5] => ~NO_FANOUT~
in_pld_tx_control[6] => ~NO_FANOUT~
in_pld_tx_control[7] => ~NO_FANOUT~
in_pld_tx_control[8] => ~NO_FANOUT~
in_pld_tx_control[9] => ~NO_FANOUT~
in_pld_tx_control[10] => ~NO_FANOUT~
in_pld_tx_control[11] => ~NO_FANOUT~
in_pld_tx_control[12] => ~NO_FANOUT~
in_pld_tx_control[13] => ~NO_FANOUT~
in_pld_tx_control[14] => ~NO_FANOUT~
in_pld_tx_control[15] => ~NO_FANOUT~
in_pld_tx_control[16] => ~NO_FANOUT~
in_pld_tx_control[17] => ~NO_FANOUT~
in_pld_tx_data[0] => ~NO_FANOUT~
in_pld_tx_data[1] => ~NO_FANOUT~
in_pld_tx_data[2] => ~NO_FANOUT~
in_pld_tx_data[3] => ~NO_FANOUT~
in_pld_tx_data[4] => ~NO_FANOUT~
in_pld_tx_data[5] => ~NO_FANOUT~
in_pld_tx_data[6] => ~NO_FANOUT~
in_pld_tx_data[7] => ~NO_FANOUT~
in_pld_tx_data[8] => ~NO_FANOUT~
in_pld_tx_data[9] => ~NO_FANOUT~
in_pld_tx_data[10] => ~NO_FANOUT~
in_pld_tx_data[11] => ~NO_FANOUT~
in_pld_tx_data[12] => ~NO_FANOUT~
in_pld_tx_data[13] => ~NO_FANOUT~
in_pld_tx_data[14] => ~NO_FANOUT~
in_pld_tx_data[15] => ~NO_FANOUT~
in_pld_tx_data[16] => ~NO_FANOUT~
in_pld_tx_data[17] => ~NO_FANOUT~
in_pld_tx_data[18] => ~NO_FANOUT~
in_pld_tx_data[19] => ~NO_FANOUT~
in_pld_tx_data[20] => ~NO_FANOUT~
in_pld_tx_data[21] => ~NO_FANOUT~
in_pld_tx_data[22] => ~NO_FANOUT~
in_pld_tx_data[23] => ~NO_FANOUT~
in_pld_tx_data[24] => ~NO_FANOUT~
in_pld_tx_data[25] => ~NO_FANOUT~
in_pld_tx_data[26] => ~NO_FANOUT~
in_pld_tx_data[27] => ~NO_FANOUT~
in_pld_tx_data[28] => ~NO_FANOUT~
in_pld_tx_data[29] => ~NO_FANOUT~
in_pld_tx_data[30] => ~NO_FANOUT~
in_pld_tx_data[31] => ~NO_FANOUT~
in_pld_tx_data[32] => ~NO_FANOUT~
in_pld_tx_data[33] => ~NO_FANOUT~
in_pld_tx_data[34] => ~NO_FANOUT~
in_pld_tx_data[35] => ~NO_FANOUT~
in_pld_tx_data[36] => ~NO_FANOUT~
in_pld_tx_data[37] => ~NO_FANOUT~
in_pld_tx_data[38] => ~NO_FANOUT~
in_pld_tx_data[39] => ~NO_FANOUT~
in_pld_tx_data[40] => ~NO_FANOUT~
in_pld_tx_data[41] => ~NO_FANOUT~
in_pld_tx_data[42] => ~NO_FANOUT~
in_pld_tx_data[43] => ~NO_FANOUT~
in_pld_tx_data[44] => ~NO_FANOUT~
in_pld_tx_data[45] => ~NO_FANOUT~
in_pld_tx_data[46] => ~NO_FANOUT~
in_pld_tx_data[47] => ~NO_FANOUT~
in_pld_tx_data[48] => ~NO_FANOUT~
in_pld_tx_data[49] => ~NO_FANOUT~
in_pld_tx_data[50] => ~NO_FANOUT~
in_pld_tx_data[51] => ~NO_FANOUT~
in_pld_tx_data[52] => ~NO_FANOUT~
in_pld_tx_data[53] => ~NO_FANOUT~
in_pld_tx_data[54] => ~NO_FANOUT~
in_pld_tx_data[55] => ~NO_FANOUT~
in_pld_tx_data[56] => ~NO_FANOUT~
in_pld_tx_data[57] => ~NO_FANOUT~
in_pld_tx_data[58] => ~NO_FANOUT~
in_pld_tx_data[59] => ~NO_FANOUT~
in_pld_tx_data[60] => ~NO_FANOUT~
in_pld_tx_data[61] => ~NO_FANOUT~
in_pld_tx_data[62] => ~NO_FANOUT~
in_pld_tx_data[63] => ~NO_FANOUT~
in_pld_tx_data[64] => ~NO_FANOUT~
in_pld_tx_data[65] => ~NO_FANOUT~
in_pld_tx_data[66] => ~NO_FANOUT~
in_pld_tx_data[67] => ~NO_FANOUT~
in_pld_tx_data[68] => ~NO_FANOUT~
in_pld_tx_data[69] => ~NO_FANOUT~
in_pld_tx_data[70] => ~NO_FANOUT~
in_pld_tx_data[71] => ~NO_FANOUT~
in_pld_tx_data[72] => ~NO_FANOUT~
in_pld_tx_data[73] => ~NO_FANOUT~
in_pld_tx_data[74] => ~NO_FANOUT~
in_pld_tx_data[75] => ~NO_FANOUT~
in_pld_tx_data[76] => ~NO_FANOUT~
in_pld_tx_data[77] => ~NO_FANOUT~
in_pld_tx_data[78] => ~NO_FANOUT~
in_pld_tx_data[79] => ~NO_FANOUT~
in_pld_tx_data[80] => ~NO_FANOUT~
in_pld_tx_data[81] => ~NO_FANOUT~
in_pld_tx_data[82] => ~NO_FANOUT~
in_pld_tx_data[83] => ~NO_FANOUT~
in_pld_tx_data[84] => ~NO_FANOUT~
in_pld_tx_data[85] => ~NO_FANOUT~
in_pld_tx_data[86] => ~NO_FANOUT~
in_pld_tx_data[87] => ~NO_FANOUT~
in_pld_tx_data[88] => ~NO_FANOUT~
in_pld_tx_data[89] => ~NO_FANOUT~
in_pld_tx_data[90] => ~NO_FANOUT~
in_pld_tx_data[91] => ~NO_FANOUT~
in_pld_tx_data[92] => ~NO_FANOUT~
in_pld_tx_data[93] => ~NO_FANOUT~
in_pld_tx_data[94] => ~NO_FANOUT~
in_pld_tx_data[95] => ~NO_FANOUT~
in_pld_tx_data[96] => ~NO_FANOUT~
in_pld_tx_data[97] => ~NO_FANOUT~
in_pld_tx_data[98] => ~NO_FANOUT~
in_pld_tx_data[99] => ~NO_FANOUT~
in_pld_tx_data[100] => ~NO_FANOUT~
in_pld_tx_data[101] => ~NO_FANOUT~
in_pld_tx_data[102] => ~NO_FANOUT~
in_pld_tx_data[103] => ~NO_FANOUT~
in_pld_tx_data[104] => ~NO_FANOUT~
in_pld_tx_data[105] => ~NO_FANOUT~
in_pld_tx_data[106] => ~NO_FANOUT~
in_pld_tx_data[107] => ~NO_FANOUT~
in_pld_tx_data[108] => ~NO_FANOUT~
in_pld_tx_data[109] => ~NO_FANOUT~
in_pld_tx_data[110] => ~NO_FANOUT~
in_pld_tx_data[111] => ~NO_FANOUT~
in_pld_tx_data[112] => ~NO_FANOUT~
in_pld_tx_data[113] => ~NO_FANOUT~
in_pld_tx_data[114] => ~NO_FANOUT~
in_pld_tx_data[115] => ~NO_FANOUT~
in_pld_tx_data[116] => ~NO_FANOUT~
in_pld_tx_data[117] => ~NO_FANOUT~
in_pld_tx_data[118] => ~NO_FANOUT~
in_pld_tx_data[119] => ~NO_FANOUT~
in_pld_tx_data[120] => ~NO_FANOUT~
in_pld_tx_data[121] => ~NO_FANOUT~
in_pld_tx_data[122] => ~NO_FANOUT~
in_pld_tx_data[123] => ~NO_FANOUT~
in_pld_tx_data[124] => ~NO_FANOUT~
in_pld_tx_data[125] => ~NO_FANOUT~
in_pld_tx_data[126] => ~NO_FANOUT~
in_pld_tx_data[127] => ~NO_FANOUT~
in_pld_txelecidle => ~NO_FANOUT~
in_pld_uhsif_tx_clk => ~NO_FANOUT~
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => ~NO_FANOUT~
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_10g_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_8g_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= <GND>
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= <GND>
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[1] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[2] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[3] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[4] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[5] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[6] <= <GND>
out_avmmreaddata_hssi_pipe_gen3[7] <= <GND>
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= <GND>
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= <GND>
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= <GND>
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= <GND>
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= <GND>
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= <GND>
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= <GND>
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= <GND>
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= <GND>
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= <GND>
out_blockselect_hssi_tx_pld_pcs_interface <= <GND>
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= <GND>
out_bond_pcs10g_out_bot[3] <= <GND>
out_bond_pcs10g_out_bot[4] <= <GND>
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= <GND>
out_bond_pcs10g_out_top[3] <= <GND>
out_bond_pcs10g_out_top[4] <= <GND>
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= <GND>
out_bond_pcs8g_out_bot[7] <= <GND>
out_bond_pcs8g_out_bot[8] <= <GND>
out_bond_pcs8g_out_bot[9] <= <GND>
out_bond_pcs8g_out_bot[10] <= <GND>
out_bond_pcs8g_out_bot[11] <= <GND>
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= <GND>
out_bond_pcs8g_out_top[7] <= <GND>
out_bond_pcs8g_out_top[8] <= <GND>
out_bond_pcs8g_out_top[9] <= <GND>
out_bond_pcs8g_out_top[10] <= <GND>
out_bond_pcs8g_out_top[11] <= <GND>
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= <GND>
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= <GND>
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= <GND>
out_pld_10g_tx_empty <= <GND>
out_pld_10g_tx_fifo_num[0] <= <GND>
out_pld_10g_tx_fifo_num[1] <= <GND>
out_pld_10g_tx_fifo_num[2] <= <GND>
out_pld_10g_tx_fifo_num[3] <= <GND>
out_pld_10g_tx_full <= <GND>
out_pld_10g_tx_pempty <= <GND>
out_pld_10g_tx_pfull <= <GND>
out_pld_10g_tx_wordslip_exe <= <GND>
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= <GND>
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= <GND>
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= <GND>
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= <GND>
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= <GND>
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= <GND>
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= <GND>
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= <GND>
out_pma_tx_pma_data[0] <= <GND>
out_pma_tx_pma_data[1] <= <GND>
out_pma_tx_pma_data[2] <= <GND>
out_pma_tx_pma_data[3] <= <GND>
out_pma_tx_pma_data[4] <= <GND>
out_pma_tx_pma_data[5] <= <GND>
out_pma_tx_pma_data[6] <= <GND>
out_pma_tx_pma_data[7] <= <GND>
out_pma_tx_pma_data[8] <= <GND>
out_pma_tx_pma_data[9] <= <GND>
out_pma_tx_pma_data[10] <= <GND>
out_pma_tx_pma_data[11] <= <GND>
out_pma_tx_pma_data[12] <= <GND>
out_pma_tx_pma_data[13] <= <GND>
out_pma_tx_pma_data[14] <= <GND>
out_pma_tx_pma_data[15] <= <GND>
out_pma_tx_pma_data[16] <= <GND>
out_pma_tx_pma_data[17] <= <GND>
out_pma_tx_pma_data[18] <= <GND>
out_pma_tx_pma_data[19] <= <GND>
out_pma_tx_pma_data[20] <= <GND>
out_pma_tx_pma_data[21] <= <GND>
out_pma_tx_pma_data[22] <= <GND>
out_pma_tx_pma_data[23] <= <GND>
out_pma_tx_pma_data[24] <= <GND>
out_pma_tx_pma_data[25] <= <GND>
out_pma_tx_pma_data[26] <= <GND>
out_pma_tx_pma_data[27] <= <GND>
out_pma_tx_pma_data[28] <= <GND>
out_pma_tx_pma_data[29] <= <GND>
out_pma_tx_pma_data[30] <= <GND>
out_pma_tx_pma_data[31] <= <GND>
out_pma_tx_pma_data[32] <= <GND>
out_pma_tx_pma_data[33] <= <GND>
out_pma_tx_pma_data[34] <= <GND>
out_pma_tx_pma_data[35] <= <GND>
out_pma_tx_pma_data[36] <= <GND>
out_pma_tx_pma_data[37] <= <GND>
out_pma_tx_pma_data[38] <= <GND>
out_pma_tx_pma_data[39] <= <GND>
out_pma_tx_pma_data[40] <= <GND>
out_pma_tx_pma_data[41] <= <GND>
out_pma_tx_pma_data[42] <= <GND>
out_pma_tx_pma_data[43] <= <GND>
out_pma_tx_pma_data[44] <= <GND>
out_pma_tx_pma_data[45] <= <GND>
out_pma_tx_pma_data[46] <= <GND>
out_pma_tx_pma_data[47] <= <GND>
out_pma_tx_pma_data[48] <= <GND>
out_pma_tx_pma_data[49] <= <GND>
out_pma_tx_pma_data[50] <= <GND>
out_pma_tx_pma_data[51] <= <GND>
out_pma_tx_pma_data[52] <= <GND>
out_pma_tx_pma_data[53] <= <GND>
out_pma_tx_pma_data[54] <= <GND>
out_pma_tx_pma_data[55] <= <GND>
out_pma_tx_pma_data[56] <= <GND>
out_pma_tx_pma_data[57] <= <GND>
out_pma_tx_pma_data[58] <= <GND>
out_pma_tx_pma_data[59] <= <GND>
out_pma_tx_pma_data[60] <= <GND>
out_pma_tx_pma_data[61] <= <GND>
out_pma_tx_pma_data[62] <= <GND>
out_pma_tx_pma_data[63] <= <GND>
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= <GND>


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport
rxlink_rst_n => rxlink_rst_n.IN1
rxframe_rst_n => rxframe_rst_n.IN1
rxframe_clk => rxframe_clk.IN1
rxlink_clk => rxlink_clk.IN1
jesd204_rx_link_data_valid => jesd204_rx_link_data_valid.IN1
jesd204_rx_link_datain[0] => jesd204_rx_link_datain[0].IN1
jesd204_rx_link_datain[1] => jesd204_rx_link_datain[1].IN1
jesd204_rx_link_datain[2] => jesd204_rx_link_datain[2].IN1
jesd204_rx_link_datain[3] => jesd204_rx_link_datain[3].IN1
jesd204_rx_link_datain[4] => jesd204_rx_link_datain[4].IN1
jesd204_rx_link_datain[5] => jesd204_rx_link_datain[5].IN1
jesd204_rx_link_datain[6] => jesd204_rx_link_datain[6].IN1
jesd204_rx_link_datain[7] => jesd204_rx_link_datain[7].IN1
jesd204_rx_link_datain[8] => jesd204_rx_link_datain[8].IN1
jesd204_rx_link_datain[9] => jesd204_rx_link_datain[9].IN1
jesd204_rx_link_datain[10] => jesd204_rx_link_datain[10].IN1
jesd204_rx_link_datain[11] => jesd204_rx_link_datain[11].IN1
jesd204_rx_link_datain[12] => jesd204_rx_link_datain[12].IN1
jesd204_rx_link_datain[13] => jesd204_rx_link_datain[13].IN1
jesd204_rx_link_datain[14] => jesd204_rx_link_datain[14].IN1
jesd204_rx_link_datain[15] => jesd204_rx_link_datain[15].IN1
jesd204_rx_link_datain[16] => jesd204_rx_link_datain[16].IN1
jesd204_rx_link_datain[17] => jesd204_rx_link_datain[17].IN1
jesd204_rx_link_datain[18] => jesd204_rx_link_datain[18].IN1
jesd204_rx_link_datain[19] => jesd204_rx_link_datain[19].IN1
jesd204_rx_link_datain[20] => jesd204_rx_link_datain[20].IN1
jesd204_rx_link_datain[21] => jesd204_rx_link_datain[21].IN1
jesd204_rx_link_datain[22] => jesd204_rx_link_datain[22].IN1
jesd204_rx_link_datain[23] => jesd204_rx_link_datain[23].IN1
jesd204_rx_link_datain[24] => jesd204_rx_link_datain[24].IN1
jesd204_rx_link_datain[25] => jesd204_rx_link_datain[25].IN1
jesd204_rx_link_datain[26] => jesd204_rx_link_datain[26].IN1
jesd204_rx_link_datain[27] => jesd204_rx_link_datain[27].IN1
jesd204_rx_link_datain[28] => jesd204_rx_link_datain[28].IN1
jesd204_rx_link_datain[29] => jesd204_rx_link_datain[29].IN1
jesd204_rx_link_datain[30] => jesd204_rx_link_datain[30].IN1
jesd204_rx_link_datain[31] => jesd204_rx_link_datain[31].IN1
jesd204_rx_link_datain[32] => jesd204_rx_link_datain[32].IN1
jesd204_rx_link_datain[33] => jesd204_rx_link_datain[33].IN1
jesd204_rx_link_datain[34] => jesd204_rx_link_datain[34].IN1
jesd204_rx_link_datain[35] => jesd204_rx_link_datain[35].IN1
jesd204_rx_link_datain[36] => jesd204_rx_link_datain[36].IN1
jesd204_rx_link_datain[37] => jesd204_rx_link_datain[37].IN1
jesd204_rx_link_datain[38] => jesd204_rx_link_datain[38].IN1
jesd204_rx_link_datain[39] => jesd204_rx_link_datain[39].IN1
jesd204_rx_link_datain[40] => jesd204_rx_link_datain[40].IN1
jesd204_rx_link_datain[41] => jesd204_rx_link_datain[41].IN1
jesd204_rx_link_datain[42] => jesd204_rx_link_datain[42].IN1
jesd204_rx_link_datain[43] => jesd204_rx_link_datain[43].IN1
jesd204_rx_link_datain[44] => jesd204_rx_link_datain[44].IN1
jesd204_rx_link_datain[45] => jesd204_rx_link_datain[45].IN1
jesd204_rx_link_datain[46] => jesd204_rx_link_datain[46].IN1
jesd204_rx_link_datain[47] => jesd204_rx_link_datain[47].IN1
jesd204_rx_link_datain[48] => jesd204_rx_link_datain[48].IN1
jesd204_rx_link_datain[49] => jesd204_rx_link_datain[49].IN1
jesd204_rx_link_datain[50] => jesd204_rx_link_datain[50].IN1
jesd204_rx_link_datain[51] => jesd204_rx_link_datain[51].IN1
jesd204_rx_link_datain[52] => jesd204_rx_link_datain[52].IN1
jesd204_rx_link_datain[53] => jesd204_rx_link_datain[53].IN1
jesd204_rx_link_datain[54] => jesd204_rx_link_datain[54].IN1
jesd204_rx_link_datain[55] => jesd204_rx_link_datain[55].IN1
jesd204_rx_link_datain[56] => jesd204_rx_link_datain[56].IN1
jesd204_rx_link_datain[57] => jesd204_rx_link_datain[57].IN1
jesd204_rx_link_datain[58] => jesd204_rx_link_datain[58].IN1
jesd204_rx_link_datain[59] => jesd204_rx_link_datain[59].IN1
jesd204_rx_link_datain[60] => jesd204_rx_link_datain[60].IN1
jesd204_rx_link_datain[61] => jesd204_rx_link_datain[61].IN1
jesd204_rx_link_datain[62] => jesd204_rx_link_datain[62].IN1
jesd204_rx_link_datain[63] => jesd204_rx_link_datain[63].IN1
jesd204_rx_data_ready => jesd204_rx_data_ready.IN1
csr_l[0] => csr_l[0].IN1
csr_l[1] => csr_l[1].IN1
csr_l[2] => csr_l[2].IN1
csr_l[3] => csr_l[3].IN1
csr_l[4] => csr_l[4].IN1
csr_f[0] => csr_f[0].IN1
csr_f[1] => csr_f[1].IN1
csr_f[2] => csr_f[2].IN1
csr_f[3] => csr_f[3].IN1
csr_f[4] => csr_f[4].IN1
csr_f[5] => csr_f[5].IN1
csr_f[6] => csr_f[6].IN1
csr_f[7] => csr_f[7].IN1
csr_n[0] => csr_n[0].IN1
csr_n[1] => csr_n[1].IN1
csr_n[2] => csr_n[2].IN1
csr_n[3] => csr_n[3].IN1
csr_n[4] => csr_n[4].IN1
jesd204_rx_dataout[0] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[1] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[2] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[3] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[4] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[5] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[6] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[7] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[8] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[9] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[10] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[11] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[12] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[13] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[14] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[15] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[16] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[17] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[18] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[19] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[20] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[21] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[22] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[23] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[24] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[25] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[26] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[27] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[28] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[29] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[30] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[31] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[32] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[33] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[34] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[35] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[36] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[37] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[38] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[39] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[40] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[41] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[42] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[43] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[44] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[45] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[46] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[47] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[48] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[49] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[50] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[51] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[52] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[53] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[54] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_dataout[55] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data
jesd204_rx_controlout[0] <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_control
jesd204_rx_data_valid <= altera_jesd204_deassembler:deassember1.tprt_avalon_rx_data_valid
jesd204_rx_link_error <= altera_jesd204_deassembler:deassember1.tprt_link_rx_error
jesd204_rx_link_data_ready <= altera_jesd204_deassembler:deassember1.tprt_link_rxdata_ready


|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1
rxlink_clk => tprt_link_rx_error~reg0.CLK
rxframe_clk => tprt_avalon_rx_data_valid~reg0.CLK
rxframe_clk => link_tprt_rxdata_valid_d1.CLK
rxframe_clk => tprt_link_rxdata_ready~reg0.CLK
rxframe_clk => tprt_avalon_rx_control[0]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[0]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[1]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[2]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[3]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[4]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[5]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[6]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[7]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[8]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[9]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[10]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[11]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[12]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[13]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[14]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[15]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[16]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[17]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[18]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[19]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[20]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[21]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[22]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[23]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[24]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[25]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[26]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[27]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[28]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[29]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[30]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[31]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[32]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[33]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[34]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[35]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[36]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[37]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[38]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[39]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[40]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[41]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[42]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[43]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[44]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[45]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[46]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[47]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[48]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[49]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[50]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[51]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[52]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[53]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[54]~reg0.CLK
rxframe_clk => tprt_avalon_rx_data[55]~reg0.CLK
rxframe_clk => rxdata_mux_out[2].CLK
rxframe_clk => rxdata_mux_out[3].CLK
rxframe_clk => rxdata_mux_out[4].CLK
rxframe_clk => rxdata_mux_out[5].CLK
rxframe_clk => rxdata_mux_out[6].CLK
rxframe_clk => rxdata_mux_out[7].CLK
rxframe_clk => rxdata_mux_out[8].CLK
rxframe_clk => rxdata_mux_out[9].CLK
rxframe_clk => rxdata_mux_out[10].CLK
rxframe_clk => rxdata_mux_out[11].CLK
rxframe_clk => rxdata_mux_out[12].CLK
rxframe_clk => rxdata_mux_out[13].CLK
rxframe_clk => rxdata_mux_out[14].CLK
rxframe_clk => rxdata_mux_out[15].CLK
rxframe_clk => rxdata_mux_out[18].CLK
rxframe_clk => rxdata_mux_out[19].CLK
rxframe_clk => rxdata_mux_out[20].CLK
rxframe_clk => rxdata_mux_out[21].CLK
rxframe_clk => rxdata_mux_out[22].CLK
rxframe_clk => rxdata_mux_out[23].CLK
rxframe_clk => rxdata_mux_out[24].CLK
rxframe_clk => rxdata_mux_out[25].CLK
rxframe_clk => rxdata_mux_out[26].CLK
rxframe_clk => rxdata_mux_out[27].CLK
rxframe_clk => rxdata_mux_out[28].CLK
rxframe_clk => rxdata_mux_out[29].CLK
rxframe_clk => rxdata_mux_out[30].CLK
rxframe_clk => rxdata_mux_out[31].CLK
rxframe_clk => rxdata_mux_out[34].CLK
rxframe_clk => rxdata_mux_out[35].CLK
rxframe_clk => rxdata_mux_out[36].CLK
rxframe_clk => rxdata_mux_out[37].CLK
rxframe_clk => rxdata_mux_out[38].CLK
rxframe_clk => rxdata_mux_out[39].CLK
rxframe_clk => rxdata_mux_out[40].CLK
rxframe_clk => rxdata_mux_out[41].CLK
rxframe_clk => rxdata_mux_out[42].CLK
rxframe_clk => rxdata_mux_out[43].CLK
rxframe_clk => rxdata_mux_out[44].CLK
rxframe_clk => rxdata_mux_out[45].CLK
rxframe_clk => rxdata_mux_out[46].CLK
rxframe_clk => rxdata_mux_out[47].CLK
rxframe_clk => rxdata_mux_out[50].CLK
rxframe_clk => rxdata_mux_out[51].CLK
rxframe_clk => rxdata_mux_out[52].CLK
rxframe_clk => rxdata_mux_out[53].CLK
rxframe_clk => rxdata_mux_out[54].CLK
rxframe_clk => rxdata_mux_out[55].CLK
rxframe_clk => rxdata_mux_out[56].CLK
rxframe_clk => rxdata_mux_out[57].CLK
rxframe_clk => rxdata_mux_out[58].CLK
rxframe_clk => rxdata_mux_out[59].CLK
rxframe_clk => rxdata_mux_out[60].CLK
rxframe_clk => rxdata_mux_out[61].CLK
rxframe_clk => rxdata_mux_out[62].CLK
rxframe_clk => rxdata_mux_out[63].CLK
rxframe_clk => csr_pdlane[0].CLK
rxframe_clk => csr_pdlane[1].CLK
rxframe_clk => csr_n14.CLK
rxframe_clk => csr_n13.CLK
rxframe_clk => csr_n12.CLK
rxframe_clk => csr_f7.CLK
rxframe_clk => csr_f1.CLK
rxframe_clk => csr_f0.CLK
rxframe_rst_n => tprt_link_rxdata_ready~reg0.DATAIN
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data.OUTPUTSELECT
rxframe_rst_n => link_tprt_rxdata_valid_d1.OUTPUTSELECT
rxframe_rst_n => tprt_avalon_rx_data_valid.OUTPUTSELECT
rxframe_rst_n => csr_f0.OUTPUTSELECT
rxframe_rst_n => csr_f1.OUTPUTSELECT
rxframe_rst_n => csr_f7.OUTPUTSELECT
rxframe_rst_n => csr_n12.OUTPUTSELECT
rxframe_rst_n => csr_n13.OUTPUTSELECT
rxframe_rst_n => csr_n14.OUTPUTSELECT
rxframe_rst_n => csr_pdlane.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxframe_rst_n => rxdata_mux_out.OUTPUTSELECT
rxlink_rst_n => tprt_link_rx_error.OUTPUTSELECT
csr_l[0] => Equal6.IN4
csr_l[1] => Equal6.IN3
csr_l[2] => Equal6.IN2
csr_l[3] => Equal6.IN1
csr_l[4] => Equal6.IN0
csr_f[0] => Equal0.IN7
csr_f[0] => Equal1.IN0
csr_f[0] => Equal2.IN2
csr_f[1] => Equal0.IN6
csr_f[1] => Equal1.IN7
csr_f[1] => Equal2.IN1
csr_f[2] => Equal0.IN5
csr_f[2] => Equal1.IN6
csr_f[2] => Equal2.IN0
csr_f[3] => Equal0.IN4
csr_f[3] => Equal1.IN5
csr_f[3] => Equal2.IN7
csr_f[4] => Equal0.IN3
csr_f[4] => Equal1.IN4
csr_f[4] => Equal2.IN6
csr_f[5] => Equal0.IN2
csr_f[5] => Equal1.IN3
csr_f[5] => Equal2.IN5
csr_f[6] => Equal0.IN1
csr_f[6] => Equal1.IN2
csr_f[6] => Equal2.IN4
csr_f[7] => Equal0.IN0
csr_f[7] => Equal1.IN1
csr_f[7] => Equal2.IN3
csr_n[0] => Equal3.IN2
csr_n[0] => Equal4.IN4
csr_n[0] => Equal5.IN2
csr_n[1] => Equal3.IN1
csr_n[1] => Equal4.IN3
csr_n[1] => Equal5.IN4
csr_n[2] => Equal3.IN4
csr_n[2] => Equal4.IN1
csr_n[2] => Equal5.IN1
csr_n[3] => Equal3.IN0
csr_n[3] => Equal4.IN0
csr_n[3] => Equal5.IN0
csr_n[4] => Equal3.IN3
csr_n[4] => Equal4.IN2
csr_n[4] => Equal5.IN3
link_tprt_rxdata_valid => link_tprt_rxdata_valid_d1.DATAA
link_tprt_rxdata_valid => f2_rx_data[63].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[62].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[61].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[60].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[59].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[58].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[57].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[56].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[55].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[54].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[53].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[52].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[51].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[50].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[47].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[46].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[45].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[44].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[43].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[42].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[41].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[40].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[39].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[38].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[37].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[36].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[35].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[34].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[31].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[30].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[29].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[28].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[27].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[26].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[25].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[24].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[23].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[22].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[21].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[20].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[19].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[18].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[15].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[14].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[13].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[12].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[11].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[10].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[9].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[8].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[7].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[6].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[5].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[4].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[3].OUTPUTSELECT
link_tprt_rxdata_valid => f2_rx_data[2].OUTPUTSELECT
link_tprt_rx_datain[0] => ~NO_FANOUT~
link_tprt_rx_datain[1] => ~NO_FANOUT~
link_tprt_rx_datain[2] => f2_b2b3_rx_datain[2].DATAB
link_tprt_rx_datain[3] => f2_b2b3_rx_datain[3].DATAB
link_tprt_rx_datain[4] => f2_b2b3_rx_datain[4].DATAB
link_tprt_rx_datain[5] => f2_b2b3_rx_datain[5].DATAB
link_tprt_rx_datain[6] => f2_b2b3_rx_datain[6].DATAB
link_tprt_rx_datain[7] => f2_b2b3_rx_datain[7].DATAB
link_tprt_rx_datain[8] => f2_b2b3_rx_datain[8].DATAB
link_tprt_rx_datain[9] => f2_b2b3_rx_datain[9].DATAB
link_tprt_rx_datain[10] => f2_b2b3_rx_datain[10].DATAB
link_tprt_rx_datain[11] => f2_b2b3_rx_datain[11].DATAB
link_tprt_rx_datain[12] => f2_b2b3_rx_datain[12].DATAB
link_tprt_rx_datain[13] => f2_b2b3_rx_datain[13].DATAB
link_tprt_rx_datain[14] => f2_b2b3_rx_datain[14].DATAB
link_tprt_rx_datain[15] => f2_b2b3_rx_datain[15].DATAB
link_tprt_rx_datain[16] => ~NO_FANOUT~
link_tprt_rx_datain[17] => ~NO_FANOUT~
link_tprt_rx_datain[18] => f2_b0b1_rx_datain[2].DATAB
link_tprt_rx_datain[19] => f2_b0b1_rx_datain[3].DATAB
link_tprt_rx_datain[20] => f2_b0b1_rx_datain[4].DATAB
link_tprt_rx_datain[21] => f2_b0b1_rx_datain[5].DATAB
link_tprt_rx_datain[22] => f2_b0b1_rx_datain[6].DATAB
link_tprt_rx_datain[23] => f2_b0b1_rx_datain[7].DATAB
link_tprt_rx_datain[24] => f2_b0b1_rx_datain[8].DATAB
link_tprt_rx_datain[25] => f2_b0b1_rx_datain[9].DATAB
link_tprt_rx_datain[26] => f2_b0b1_rx_datain[10].DATAB
link_tprt_rx_datain[27] => f2_b0b1_rx_datain[11].DATAB
link_tprt_rx_datain[28] => f2_b0b1_rx_datain[12].DATAB
link_tprt_rx_datain[29] => f2_b0b1_rx_datain[13].DATAB
link_tprt_rx_datain[30] => f2_b0b1_rx_datain[14].DATAB
link_tprt_rx_datain[31] => f2_b0b1_rx_datain[15].DATAB
link_tprt_rx_datain[32] => ~NO_FANOUT~
link_tprt_rx_datain[33] => ~NO_FANOUT~
link_tprt_rx_datain[34] => f2_b2b3_rx_datain[18].DATAB
link_tprt_rx_datain[35] => f2_b2b3_rx_datain[19].DATAB
link_tprt_rx_datain[36] => f2_b2b3_rx_datain[20].DATAB
link_tprt_rx_datain[37] => f2_b2b3_rx_datain[21].DATAB
link_tprt_rx_datain[38] => f2_b2b3_rx_datain[22].DATAB
link_tprt_rx_datain[39] => f2_b2b3_rx_datain[23].DATAB
link_tprt_rx_datain[40] => f2_b2b3_rx_datain[24].DATAB
link_tprt_rx_datain[41] => f2_b2b3_rx_datain[25].DATAB
link_tprt_rx_datain[42] => f2_b2b3_rx_datain[26].DATAB
link_tprt_rx_datain[43] => f2_b2b3_rx_datain[27].DATAB
link_tprt_rx_datain[44] => f2_b2b3_rx_datain[28].DATAB
link_tprt_rx_datain[45] => f2_b2b3_rx_datain[29].DATAB
link_tprt_rx_datain[46] => f2_b2b3_rx_datain[30].DATAB
link_tprt_rx_datain[47] => f2_b2b3_rx_datain[31].DATAB
link_tprt_rx_datain[48] => ~NO_FANOUT~
link_tprt_rx_datain[49] => ~NO_FANOUT~
link_tprt_rx_datain[50] => f2_b0b1_rx_datain[18].DATAB
link_tprt_rx_datain[51] => f2_b0b1_rx_datain[19].DATAB
link_tprt_rx_datain[52] => f2_b0b1_rx_datain[20].DATAB
link_tprt_rx_datain[53] => f2_b0b1_rx_datain[21].DATAB
link_tprt_rx_datain[54] => f2_b0b1_rx_datain[22].DATAB
link_tprt_rx_datain[55] => f2_b0b1_rx_datain[23].DATAB
link_tprt_rx_datain[56] => f2_b0b1_rx_datain[24].DATAB
link_tprt_rx_datain[57] => f2_b0b1_rx_datain[25].DATAB
link_tprt_rx_datain[58] => f2_b0b1_rx_datain[26].DATAB
link_tprt_rx_datain[59] => f2_b0b1_rx_datain[27].DATAB
link_tprt_rx_datain[60] => f2_b0b1_rx_datain[28].DATAB
link_tprt_rx_datain[61] => f2_b0b1_rx_datain[29].DATAB
link_tprt_rx_datain[62] => f2_b0b1_rx_datain[30].DATAB
link_tprt_rx_datain[63] => f2_b0b1_rx_datain[31].DATAB
avalon_tprt_rx_ready => rxerror.IN1
tprt_avalon_rx_data[0] <= tprt_avalon_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[1] <= tprt_avalon_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[2] <= tprt_avalon_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[3] <= tprt_avalon_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[4] <= tprt_avalon_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[5] <= tprt_avalon_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[6] <= tprt_avalon_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[7] <= tprt_avalon_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[8] <= tprt_avalon_rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[9] <= tprt_avalon_rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[10] <= tprt_avalon_rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[11] <= tprt_avalon_rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[12] <= tprt_avalon_rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[13] <= tprt_avalon_rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[14] <= tprt_avalon_rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[15] <= tprt_avalon_rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[16] <= tprt_avalon_rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[17] <= tprt_avalon_rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[18] <= tprt_avalon_rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[19] <= tprt_avalon_rx_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[20] <= tprt_avalon_rx_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[21] <= tprt_avalon_rx_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[22] <= tprt_avalon_rx_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[23] <= tprt_avalon_rx_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[24] <= tprt_avalon_rx_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[25] <= tprt_avalon_rx_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[26] <= tprt_avalon_rx_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[27] <= tprt_avalon_rx_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[28] <= tprt_avalon_rx_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[29] <= tprt_avalon_rx_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[30] <= tprt_avalon_rx_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[31] <= tprt_avalon_rx_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[32] <= tprt_avalon_rx_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[33] <= tprt_avalon_rx_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[34] <= tprt_avalon_rx_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[35] <= tprt_avalon_rx_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[36] <= tprt_avalon_rx_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[37] <= tprt_avalon_rx_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[38] <= tprt_avalon_rx_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[39] <= tprt_avalon_rx_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[40] <= tprt_avalon_rx_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[41] <= tprt_avalon_rx_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[42] <= tprt_avalon_rx_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[43] <= tprt_avalon_rx_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[44] <= tprt_avalon_rx_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[45] <= tprt_avalon_rx_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[46] <= tprt_avalon_rx_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[47] <= tprt_avalon_rx_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[48] <= tprt_avalon_rx_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[49] <= tprt_avalon_rx_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[50] <= tprt_avalon_rx_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[51] <= tprt_avalon_rx_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[52] <= tprt_avalon_rx_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[53] <= tprt_avalon_rx_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[54] <= tprt_avalon_rx_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data[55] <= tprt_avalon_rx_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_control[0] <= tprt_avalon_rx_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_avalon_rx_data_valid <= tprt_avalon_rx_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_link_rx_error <= tprt_link_rx_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
tprt_link_rxdata_ready <= tprt_link_rxdata_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|pattern_checker_top:u_chk
clk => clk.IN3
rst_n => rst_n.IN3
valid => always2.IN1
valid => always2.IN1
valid => always2.IN1
csr_rx_testmode[0] => Equal0.IN3
csr_rx_testmode[0] => Equal1.IN1
csr_rx_testmode[0] => Equal2.IN3
csr_rx_testmode[1] => Equal0.IN2
csr_rx_testmode[1] => Equal1.IN3
csr_rx_testmode[1] => Equal2.IN1
csr_rx_testmode[2] => Equal0.IN1
csr_rx_testmode[2] => Equal1.IN2
csr_rx_testmode[2] => Equal2.IN2
csr_rx_testmode[3] => Equal0.IN0
csr_rx_testmode[3] => Equal1.IN0
csr_rx_testmode[3] => Equal2.IN0
csr_m[0] => csr_m[0].IN3
csr_m[1] => csr_m[1].IN3
csr_m[2] => csr_m[2].IN3
csr_m[3] => csr_m[3].IN3
csr_m[4] => csr_m[4].IN3
csr_m[5] => csr_m[5].IN3
csr_m[6] => csr_m[6].IN3
csr_m[7] => csr_m[7].IN3
csr_s[0] => csr_s[0].IN3
csr_s[1] => csr_s[1].IN3
csr_s[2] => csr_s[2].IN3
csr_s[3] => csr_s[3].IN3
csr_s[4] => csr_s[4].IN3
avst_datain[0] => prbs_in_Nbit.DATAB
avst_datain[0] => ramp_in_Nbit.DATAB
avst_datain[0] => alternate_in_Nbit.DATAB
avst_datain[1] => prbs_in_Nbit.DATAB
avst_datain[1] => ramp_in_Nbit.DATAB
avst_datain[1] => alternate_in_Nbit.DATAB
avst_datain[2] => prbs_in_Nbit.DATAB
avst_datain[2] => ramp_in_Nbit.DATAB
avst_datain[2] => alternate_in_Nbit.DATAB
avst_datain[3] => prbs_in_Nbit.DATAB
avst_datain[3] => ramp_in_Nbit.DATAB
avst_datain[3] => alternate_in_Nbit.DATAB
avst_datain[4] => prbs_in_Nbit.DATAB
avst_datain[4] => ramp_in_Nbit.DATAB
avst_datain[4] => alternate_in_Nbit.DATAB
avst_datain[5] => prbs_in_Nbit.DATAB
avst_datain[5] => ramp_in_Nbit.DATAB
avst_datain[5] => alternate_in_Nbit.DATAB
avst_datain[6] => prbs_in_Nbit.DATAB
avst_datain[6] => ramp_in_Nbit.DATAB
avst_datain[6] => alternate_in_Nbit.DATAB
avst_datain[7] => prbs_in_Nbit.DATAB
avst_datain[7] => ramp_in_Nbit.DATAB
avst_datain[7] => alternate_in_Nbit.DATAB
avst_datain[8] => prbs_in_Nbit.DATAB
avst_datain[8] => ramp_in_Nbit.DATAB
avst_datain[8] => alternate_in_Nbit.DATAB
avst_datain[9] => prbs_in_Nbit.DATAB
avst_datain[9] => ramp_in_Nbit.DATAB
avst_datain[9] => alternate_in_Nbit.DATAB
avst_datain[10] => prbs_in_Nbit.DATAB
avst_datain[10] => ramp_in_Nbit.DATAB
avst_datain[10] => alternate_in_Nbit.DATAB
avst_datain[11] => prbs_in_Nbit.DATAB
avst_datain[11] => ramp_in_Nbit.DATAB
avst_datain[11] => alternate_in_Nbit.DATAB
avst_datain[12] => prbs_in_Nbit.DATAB
avst_datain[12] => ramp_in_Nbit.DATAB
avst_datain[12] => alternate_in_Nbit.DATAB
avst_datain[13] => prbs_in_Nbit.DATAB
avst_datain[13] => ramp_in_Nbit.DATAB
avst_datain[13] => alternate_in_Nbit.DATAB
avst_datain[14] => prbs_in_Nbit.DATAB
avst_datain[14] => ramp_in_Nbit.DATAB
avst_datain[14] => alternate_in_Nbit.DATAB
avst_datain[15] => prbs_in_Nbit.DATAB
avst_datain[15] => ramp_in_Nbit.DATAB
avst_datain[15] => alternate_in_Nbit.DATAB
avst_datain[16] => prbs_in_Nbit.DATAB
avst_datain[16] => ramp_in_Nbit.DATAB
avst_datain[16] => alternate_in_Nbit.DATAB
avst_datain[17] => prbs_in_Nbit.DATAB
avst_datain[17] => ramp_in_Nbit.DATAB
avst_datain[17] => alternate_in_Nbit.DATAB
avst_datain[18] => prbs_in_Nbit.DATAB
avst_datain[18] => ramp_in_Nbit.DATAB
avst_datain[18] => alternate_in_Nbit.DATAB
avst_datain[19] => prbs_in_Nbit.DATAB
avst_datain[19] => ramp_in_Nbit.DATAB
avst_datain[19] => alternate_in_Nbit.DATAB
avst_datain[20] => prbs_in_Nbit.DATAB
avst_datain[20] => ramp_in_Nbit.DATAB
avst_datain[20] => alternate_in_Nbit.DATAB
avst_datain[21] => prbs_in_Nbit.DATAB
avst_datain[21] => ramp_in_Nbit.DATAB
avst_datain[21] => alternate_in_Nbit.DATAB
avst_datain[22] => prbs_in_Nbit.DATAB
avst_datain[22] => ramp_in_Nbit.DATAB
avst_datain[22] => alternate_in_Nbit.DATAB
avst_datain[23] => prbs_in_Nbit.DATAB
avst_datain[23] => ramp_in_Nbit.DATAB
avst_datain[23] => alternate_in_Nbit.DATAB
avst_datain[24] => prbs_in_Nbit.DATAB
avst_datain[24] => ramp_in_Nbit.DATAB
avst_datain[24] => alternate_in_Nbit.DATAB
avst_datain[25] => prbs_in_Nbit.DATAB
avst_datain[25] => ramp_in_Nbit.DATAB
avst_datain[25] => alternate_in_Nbit.DATAB
avst_datain[26] => prbs_in_Nbit.DATAB
avst_datain[26] => ramp_in_Nbit.DATAB
avst_datain[26] => alternate_in_Nbit.DATAB
avst_datain[27] => prbs_in_Nbit.DATAB
avst_datain[27] => ramp_in_Nbit.DATAB
avst_datain[27] => alternate_in_Nbit.DATAB
avst_datain[28] => prbs_in_Nbit.DATAB
avst_datain[28] => ramp_in_Nbit.DATAB
avst_datain[28] => alternate_in_Nbit.DATAB
avst_datain[29] => prbs_in_Nbit.DATAB
avst_datain[29] => ramp_in_Nbit.DATAB
avst_datain[29] => alternate_in_Nbit.DATAB
avst_datain[30] => prbs_in_Nbit.DATAB
avst_datain[30] => ramp_in_Nbit.DATAB
avst_datain[30] => alternate_in_Nbit.DATAB
avst_datain[31] => prbs_in_Nbit.DATAB
avst_datain[31] => ramp_in_Nbit.DATAB
avst_datain[31] => alternate_in_Nbit.DATAB
avst_datain[32] => prbs_in_Nbit.DATAB
avst_datain[32] => ramp_in_Nbit.DATAB
avst_datain[32] => alternate_in_Nbit.DATAB
avst_datain[33] => prbs_in_Nbit.DATAB
avst_datain[33] => ramp_in_Nbit.DATAB
avst_datain[33] => alternate_in_Nbit.DATAB
avst_datain[34] => prbs_in_Nbit.DATAB
avst_datain[34] => ramp_in_Nbit.DATAB
avst_datain[34] => alternate_in_Nbit.DATAB
avst_datain[35] => prbs_in_Nbit.DATAB
avst_datain[35] => ramp_in_Nbit.DATAB
avst_datain[35] => alternate_in_Nbit.DATAB
avst_datain[36] => prbs_in_Nbit.DATAB
avst_datain[36] => ramp_in_Nbit.DATAB
avst_datain[36] => alternate_in_Nbit.DATAB
avst_datain[37] => prbs_in_Nbit.DATAB
avst_datain[37] => ramp_in_Nbit.DATAB
avst_datain[37] => alternate_in_Nbit.DATAB
avst_datain[38] => prbs_in_Nbit.DATAB
avst_datain[38] => ramp_in_Nbit.DATAB
avst_datain[38] => alternate_in_Nbit.DATAB
avst_datain[39] => prbs_in_Nbit.DATAB
avst_datain[39] => ramp_in_Nbit.DATAB
avst_datain[39] => alternate_in_Nbit.DATAB
avst_datain[40] => prbs_in_Nbit.DATAB
avst_datain[40] => ramp_in_Nbit.DATAB
avst_datain[40] => alternate_in_Nbit.DATAB
avst_datain[41] => prbs_in_Nbit.DATAB
avst_datain[41] => ramp_in_Nbit.DATAB
avst_datain[41] => alternate_in_Nbit.DATAB
avst_datain[42] => prbs_in_Nbit.DATAB
avst_datain[42] => ramp_in_Nbit.DATAB
avst_datain[42] => alternate_in_Nbit.DATAB
avst_datain[43] => prbs_in_Nbit.DATAB
avst_datain[43] => ramp_in_Nbit.DATAB
avst_datain[43] => alternate_in_Nbit.DATAB
avst_datain[44] => prbs_in_Nbit.DATAB
avst_datain[44] => ramp_in_Nbit.DATAB
avst_datain[44] => alternate_in_Nbit.DATAB
avst_datain[45] => prbs_in_Nbit.DATAB
avst_datain[45] => ramp_in_Nbit.DATAB
avst_datain[45] => alternate_in_Nbit.DATAB
avst_datain[46] => prbs_in_Nbit.DATAB
avst_datain[46] => ramp_in_Nbit.DATAB
avst_datain[46] => alternate_in_Nbit.DATAB
avst_datain[47] => prbs_in_Nbit.DATAB
avst_datain[47] => ramp_in_Nbit.DATAB
avst_datain[47] => alternate_in_Nbit.DATAB
avst_datain[48] => prbs_in_Nbit.DATAB
avst_datain[48] => ramp_in_Nbit.DATAB
avst_datain[48] => alternate_in_Nbit.DATAB
avst_datain[49] => prbs_in_Nbit.DATAB
avst_datain[49] => ramp_in_Nbit.DATAB
avst_datain[49] => alternate_in_Nbit.DATAB
avst_datain[50] => prbs_in_Nbit.DATAB
avst_datain[50] => ramp_in_Nbit.DATAB
avst_datain[50] => alternate_in_Nbit.DATAB
avst_datain[51] => prbs_in_Nbit.DATAB
avst_datain[51] => ramp_in_Nbit.DATAB
avst_datain[51] => alternate_in_Nbit.DATAB
avst_datain[52] => prbs_in_Nbit.DATAB
avst_datain[52] => ramp_in_Nbit.DATAB
avst_datain[52] => alternate_in_Nbit.DATAB
avst_datain[53] => prbs_in_Nbit.DATAB
avst_datain[53] => ramp_in_Nbit.DATAB
avst_datain[53] => alternate_in_Nbit.DATAB
avst_datain[54] => prbs_in_Nbit.DATAB
avst_datain[54] => ramp_in_Nbit.DATAB
avst_datain[54] => alternate_in_Nbit.DATAB
avst_datain[55] => prbs_in_Nbit.DATAB
avst_datain[55] => ramp_in_Nbit.DATAB
avst_datain[55] => alternate_in_Nbit.DATAB
err_out <= err_out.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|pattern_checker_top:u_chk|prbs_checker:prbs_chkN_inst
clk => err_count[0].CLK
clk => err_count[1].CLK
clk => err_count[2].CLK
clk => err_count[3].CLK
clk => err_count[4].CLK
clk => dly_cnt[0].CLK
clk => dly_cnt[1].CLK
clk => dly_cnt[2].CLK
clk => dly_cnt[3].CLK
clk => dly_cnt[4].CLK
clk => post_tx_prbs_masked_reg[0].CLK
clk => post_tx_prbs_masked_reg[1].CLK
clk => post_tx_prbs_masked_reg[2].CLK
clk => post_tx_prbs_masked_reg[3].CLK
clk => prbs_reg[0].CLK
clk => prbs_reg[1].CLK
clk => prbs_reg[2].CLK
clk => prbs_reg[3].CLK
clk => prbs_reg[4].CLK
clk => prbs_reg[5].CLK
clk => prbs_reg[6].CLK
clk => datain_masked_reg[0].CLK
clk => datain_masked_reg[1].CLK
clk => datain_masked_reg[2].CLK
clk => datain_masked_reg[3].CLK
clk => datain_masked_reg[4].CLK
clk => datain_masked_reg[5].CLK
clk => datain_masked_reg[6].CLK
clk => datain_masked_reg[7].CLK
clk => datain_masked_reg[8].CLK
clk => datain_masked_reg[9].CLK
clk => datain_masked_reg[10].CLK
clk => datain_masked_reg[11].CLK
clk => datain_masked_reg[12].CLK
clk => datain_masked_reg[13].CLK
clk => datain_masked_reg[14].CLK
clk => datain_masked_reg[15].CLK
clk => datain_masked_reg[16].CLK
clk => datain_masked_reg[17].CLK
clk => datain_masked_reg[18].CLK
clk => datain_masked_reg[19].CLK
clk => datain_masked_reg[20].CLK
clk => datain_masked_reg[21].CLK
clk => datain_masked_reg[22].CLK
clk => datain_masked_reg[23].CLK
clk => datain_masked_reg[24].CLK
clk => datain_masked_reg[25].CLK
clk => datain_masked_reg[26].CLK
clk => datain_masked_reg[27].CLK
clk => datain_masked_reg[28].CLK
clk => datain_masked_reg[29].CLK
clk => datain_masked_reg[30].CLK
clk => datain_masked_reg[31].CLK
clk => datain_masked_reg[32].CLK
clk => datain_masked_reg[33].CLK
clk => datain_masked_reg[34].CLK
clk => datain_masked_reg[35].CLK
clk => datain_masked_reg[36].CLK
clk => datain_masked_reg[37].CLK
clk => datain_masked_reg[38].CLK
clk => datain_masked_reg[39].CLK
clk => datain_masked_reg[40].CLK
clk => datain_masked_reg[41].CLK
clk => datain_masked_reg[42].CLK
clk => datain_masked_reg[43].CLK
clk => datain_masked_reg[44].CLK
clk => datain_masked_reg[45].CLK
clk => datain_masked_reg[46].CLK
clk => datain_masked_reg[47].CLK
clk => datain_masked_reg[48].CLK
clk => datain_masked_reg[49].CLK
clk => datain_masked_reg[50].CLK
clk => datain_masked_reg[51].CLK
clk => datain_masked_reg[52].CLK
clk => datain_masked_reg[53].CLK
clk => datain_masked_reg[54].CLK
clk => datain_masked_reg[55].CLK
clk => current_state~1.DATAIN
rst_n => datain_masked_reg[1].ACLR
rst_n => datain_masked_reg[2].ACLR
rst_n => datain_masked_reg[3].ACLR
rst_n => datain_masked_reg[4].ACLR
rst_n => datain_masked_reg[5].ACLR
rst_n => datain_masked_reg[6].ACLR
rst_n => datain_masked_reg[7].ACLR
rst_n => datain_masked_reg[8].ACLR
rst_n => datain_masked_reg[9].ACLR
rst_n => datain_masked_reg[10].ACLR
rst_n => datain_masked_reg[11].ACLR
rst_n => datain_masked_reg[12].ACLR
rst_n => datain_masked_reg[13].ACLR
rst_n => datain_masked_reg[14].ACLR
rst_n => datain_masked_reg[15].ACLR
rst_n => datain_masked_reg[16].ACLR
rst_n => datain_masked_reg[17].ACLR
rst_n => datain_masked_reg[18].ACLR
rst_n => datain_masked_reg[19].ACLR
rst_n => datain_masked_reg[20].ACLR
rst_n => datain_masked_reg[21].ACLR
rst_n => datain_masked_reg[22].ACLR
rst_n => datain_masked_reg[23].ACLR
rst_n => datain_masked_reg[24].ACLR
rst_n => datain_masked_reg[25].ACLR
rst_n => datain_masked_reg[26].ACLR
rst_n => datain_masked_reg[27].ACLR
rst_n => datain_masked_reg[28].ACLR
rst_n => datain_masked_reg[29].ACLR
rst_n => datain_masked_reg[30].ACLR
rst_n => datain_masked_reg[31].ACLR
rst_n => datain_masked_reg[32].ACLR
rst_n => datain_masked_reg[33].ACLR
rst_n => datain_masked_reg[34].ACLR
rst_n => datain_masked_reg[35].ACLR
rst_n => datain_masked_reg[36].ACLR
rst_n => datain_masked_reg[37].ACLR
rst_n => datain_masked_reg[38].ACLR
rst_n => datain_masked_reg[39].ACLR
rst_n => datain_masked_reg[40].ACLR
rst_n => datain_masked_reg[41].ACLR
rst_n => datain_masked_reg[42].ACLR
rst_n => datain_masked_reg[43].ACLR
rst_n => datain_masked_reg[44].ACLR
rst_n => datain_masked_reg[45].ACLR
rst_n => datain_masked_reg[46].ACLR
rst_n => datain_masked_reg[47].ACLR
rst_n => datain_masked_reg[48].ACLR
rst_n => datain_masked_reg[49].ACLR
rst_n => datain_masked_reg[50].ACLR
rst_n => datain_masked_reg[51].ACLR
rst_n => datain_masked_reg[52].ACLR
rst_n => datain_masked_reg[53].ACLR
rst_n => datain_masked_reg[54].ACLR
rst_n => datain_masked_reg[55].ACLR
rst_n => datain_masked_reg[0].ACLR
rst_n => prbs_reg[0].ALOAD
rst_n => prbs_reg[1].ALOAD
rst_n => prbs_reg[2].ALOAD
rst_n => prbs_reg[3].ALOAD
rst_n => prbs_reg[4].ALOAD
rst_n => prbs_reg[5].ALOAD
rst_n => prbs_reg[6].ALOAD
rst_n => post_tx_prbs_masked_reg[1].ACLR
rst_n => post_tx_prbs_masked_reg[2].ACLR
rst_n => post_tx_prbs_masked_reg[3].ACLR
rst_n => post_tx_prbs_masked_reg[0].ACLR
rst_n => dly_cnt[0].ACLR
rst_n => dly_cnt[1].ACLR
rst_n => dly_cnt[2].ACLR
rst_n => dly_cnt[3].ACLR
rst_n => dly_cnt[4].ACLR
rst_n => err_count[0].ACLR
rst_n => err_count[1].ACLR
rst_n => err_count[2].ACLR
rst_n => err_count[3].ACLR
rst_n => err_count[4].ACLR
rst_n => current_state~3.DATAIN
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => prbs_reg.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => Selector1.IN3
enable => Selector0.IN0
enable => Selector0.IN1
csr_s[0] => Add1.IN10
csr_s[1] => Add1.IN9
csr_s[2] => Add1.IN8
csr_s[3] => Add1.IN7
csr_s[4] => Add1.IN6
csr_m[0] => Add0.IN16
csr_m[1] => Add0.IN15
csr_m[2] => Add0.IN14
csr_m[3] => Add0.IN13
csr_m[4] => Add0.IN12
csr_m[5] => Add0.IN11
csr_m[6] => Add0.IN10
csr_m[7] => Add0.IN9
initial_seed[0] => prbs_reg.DATAA
initial_seed[0] => prbs_reg[0].ADATA
initial_seed[1] => prbs_reg.DATAA
initial_seed[1] => prbs_reg[1].ADATA
initial_seed[2] => prbs_reg.DATAA
initial_seed[2] => prbs_reg[2].ADATA
initial_seed[3] => prbs_reg.DATAA
initial_seed[3] => prbs_reg[3].ADATA
initial_seed[4] => prbs_reg.DATAA
initial_seed[4] => prbs_reg[4].ADATA
initial_seed[5] => prbs_reg.DATAA
initial_seed[5] => prbs_reg[5].ADATA
initial_seed[6] => prbs_reg.DATAA
initial_seed[6] => prbs_reg[6].ADATA
datain[0] => Mux3.IN66
datain[0] => Mux7.IN66
datain[0] => Mux11.IN66
datain[0] => Mux15.IN66
datain[0] => Mux19.IN66
datain[0] => Mux23.IN66
datain[0] => Mux27.IN66
datain[0] => Mux31.IN66
datain[0] => Mux35.IN66
datain[0] => Mux39.IN66
datain[0] => Mux43.IN66
datain[0] => Mux47.IN66
datain[0] => Mux51.IN66
datain[0] => Mux55.IN66
datain[1] => Mux2.IN66
datain[1] => Mux6.IN66
datain[1] => Mux10.IN66
datain[1] => Mux14.IN66
datain[1] => Mux18.IN66
datain[1] => Mux22.IN66
datain[1] => Mux26.IN66
datain[1] => Mux30.IN66
datain[1] => Mux34.IN66
datain[1] => Mux38.IN66
datain[1] => Mux42.IN66
datain[1] => Mux46.IN66
datain[1] => Mux50.IN66
datain[1] => Mux54.IN66
datain[2] => Mux1.IN66
datain[2] => Mux5.IN66
datain[2] => Mux9.IN66
datain[2] => Mux13.IN66
datain[2] => Mux17.IN66
datain[2] => Mux21.IN66
datain[2] => Mux25.IN66
datain[2] => Mux29.IN66
datain[2] => Mux33.IN66
datain[2] => Mux37.IN66
datain[2] => Mux41.IN66
datain[2] => Mux45.IN66
datain[2] => Mux49.IN66
datain[2] => Mux53.IN66
datain[3] => Mux0.IN66
datain[3] => Mux4.IN66
datain[3] => Mux8.IN66
datain[3] => Mux12.IN66
datain[3] => Mux16.IN66
datain[3] => Mux20.IN66
datain[3] => Mux24.IN66
datain[3] => Mux28.IN66
datain[3] => Mux32.IN66
datain[3] => Mux36.IN66
datain[3] => Mux40.IN66
datain[3] => Mux44.IN66
datain[3] => Mux48.IN66
datain[3] => Mux52.IN66
datain[4] => Mux3.IN62
datain[4] => Mux7.IN62
datain[4] => Mux11.IN62
datain[4] => Mux15.IN62
datain[4] => Mux19.IN62
datain[4] => Mux23.IN62
datain[4] => Mux27.IN62
datain[4] => Mux31.IN62
datain[4] => Mux35.IN62
datain[4] => Mux39.IN62
datain[4] => Mux43.IN62
datain[4] => Mux47.IN62
datain[4] => Mux51.IN62
datain[4] => Mux55.IN62
datain[5] => Mux2.IN62
datain[5] => Mux6.IN62
datain[5] => Mux10.IN62
datain[5] => Mux14.IN62
datain[5] => Mux18.IN62
datain[5] => Mux22.IN62
datain[5] => Mux26.IN62
datain[5] => Mux30.IN62
datain[5] => Mux34.IN62
datain[5] => Mux38.IN62
datain[5] => Mux42.IN62
datain[5] => Mux46.IN62
datain[5] => Mux50.IN62
datain[5] => Mux54.IN62
datain[6] => Mux1.IN62
datain[6] => Mux5.IN62
datain[6] => Mux9.IN62
datain[6] => Mux13.IN62
datain[6] => Mux17.IN62
datain[6] => Mux21.IN62
datain[6] => Mux25.IN62
datain[6] => Mux29.IN62
datain[6] => Mux33.IN62
datain[6] => Mux37.IN62
datain[6] => Mux41.IN62
datain[6] => Mux45.IN62
datain[6] => Mux49.IN62
datain[6] => Mux53.IN62
datain[7] => Mux0.IN62
datain[7] => Mux4.IN62
datain[7] => Mux8.IN62
datain[7] => Mux12.IN62
datain[7] => Mux16.IN62
datain[7] => Mux20.IN62
datain[7] => Mux24.IN62
datain[7] => Mux28.IN62
datain[7] => Mux32.IN62
datain[7] => Mux36.IN62
datain[7] => Mux40.IN62
datain[7] => Mux44.IN62
datain[7] => Mux48.IN62
datain[7] => Mux52.IN62
datain[8] => Mux3.IN58
datain[8] => Mux7.IN58
datain[8] => Mux11.IN58
datain[8] => Mux15.IN58
datain[8] => Mux19.IN58
datain[8] => Mux23.IN58
datain[8] => Mux27.IN58
datain[8] => Mux31.IN58
datain[8] => Mux35.IN58
datain[8] => Mux39.IN58
datain[8] => Mux43.IN58
datain[8] => Mux47.IN58
datain[8] => Mux51.IN58
datain[8] => Mux55.IN58
datain[9] => Mux2.IN58
datain[9] => Mux6.IN58
datain[9] => Mux10.IN58
datain[9] => Mux14.IN58
datain[9] => Mux18.IN58
datain[9] => Mux22.IN58
datain[9] => Mux26.IN58
datain[9] => Mux30.IN58
datain[9] => Mux34.IN58
datain[9] => Mux38.IN58
datain[9] => Mux42.IN58
datain[9] => Mux46.IN58
datain[9] => Mux50.IN58
datain[9] => Mux54.IN58
datain[10] => Mux1.IN58
datain[10] => Mux5.IN58
datain[10] => Mux9.IN58
datain[10] => Mux13.IN58
datain[10] => Mux17.IN58
datain[10] => Mux21.IN58
datain[10] => Mux25.IN58
datain[10] => Mux29.IN58
datain[10] => Mux33.IN58
datain[10] => Mux37.IN58
datain[10] => Mux41.IN58
datain[10] => Mux45.IN58
datain[10] => Mux49.IN58
datain[10] => Mux53.IN58
datain[11] => Mux0.IN58
datain[11] => Mux4.IN58
datain[11] => Mux8.IN58
datain[11] => Mux12.IN58
datain[11] => Mux16.IN58
datain[11] => Mux20.IN58
datain[11] => Mux24.IN58
datain[11] => Mux28.IN58
datain[11] => Mux32.IN58
datain[11] => Mux36.IN58
datain[11] => Mux40.IN58
datain[11] => Mux44.IN58
datain[11] => Mux48.IN58
datain[11] => Mux52.IN58
datain[12] => Mux3.IN54
datain[12] => Mux7.IN54
datain[12] => Mux11.IN54
datain[12] => Mux15.IN54
datain[12] => Mux19.IN54
datain[12] => Mux23.IN54
datain[12] => Mux27.IN54
datain[12] => Mux31.IN54
datain[12] => Mux35.IN54
datain[12] => Mux39.IN54
datain[12] => Mux43.IN54
datain[12] => Mux47.IN54
datain[12] => Mux51.IN54
datain[12] => Mux55.IN54
datain[13] => Mux2.IN54
datain[13] => Mux6.IN54
datain[13] => Mux10.IN54
datain[13] => Mux14.IN54
datain[13] => Mux18.IN54
datain[13] => Mux22.IN54
datain[13] => Mux26.IN54
datain[13] => Mux30.IN54
datain[13] => Mux34.IN54
datain[13] => Mux38.IN54
datain[13] => Mux42.IN54
datain[13] => Mux46.IN54
datain[13] => Mux50.IN54
datain[13] => Mux54.IN54
datain[14] => Mux1.IN54
datain[14] => Mux5.IN54
datain[14] => Mux9.IN54
datain[14] => Mux13.IN54
datain[14] => Mux17.IN54
datain[14] => Mux21.IN54
datain[14] => Mux25.IN54
datain[14] => Mux29.IN54
datain[14] => Mux33.IN54
datain[14] => Mux37.IN54
datain[14] => Mux41.IN54
datain[14] => Mux45.IN54
datain[14] => Mux49.IN54
datain[14] => Mux53.IN54
datain[15] => Mux0.IN54
datain[15] => Mux4.IN54
datain[15] => Mux8.IN54
datain[15] => Mux12.IN54
datain[15] => Mux16.IN54
datain[15] => Mux20.IN54
datain[15] => Mux24.IN54
datain[15] => Mux28.IN54
datain[15] => Mux32.IN54
datain[15] => Mux36.IN54
datain[15] => Mux40.IN54
datain[15] => Mux44.IN54
datain[15] => Mux48.IN54
datain[15] => Mux52.IN54
datain[16] => Mux3.IN50
datain[16] => Mux7.IN50
datain[16] => Mux11.IN50
datain[16] => Mux15.IN50
datain[16] => Mux19.IN50
datain[16] => Mux23.IN50
datain[16] => Mux27.IN50
datain[16] => Mux31.IN50
datain[16] => Mux35.IN50
datain[16] => Mux39.IN50
datain[16] => Mux43.IN50
datain[16] => Mux47.IN50
datain[16] => Mux51.IN50
datain[16] => Mux55.IN50
datain[17] => Mux2.IN50
datain[17] => Mux6.IN50
datain[17] => Mux10.IN50
datain[17] => Mux14.IN50
datain[17] => Mux18.IN50
datain[17] => Mux22.IN50
datain[17] => Mux26.IN50
datain[17] => Mux30.IN50
datain[17] => Mux34.IN50
datain[17] => Mux38.IN50
datain[17] => Mux42.IN50
datain[17] => Mux46.IN50
datain[17] => Mux50.IN50
datain[17] => Mux54.IN50
datain[18] => Mux1.IN50
datain[18] => Mux5.IN50
datain[18] => Mux9.IN50
datain[18] => Mux13.IN50
datain[18] => Mux17.IN50
datain[18] => Mux21.IN50
datain[18] => Mux25.IN50
datain[18] => Mux29.IN50
datain[18] => Mux33.IN50
datain[18] => Mux37.IN50
datain[18] => Mux41.IN50
datain[18] => Mux45.IN50
datain[18] => Mux49.IN50
datain[18] => Mux53.IN50
datain[19] => Mux0.IN50
datain[19] => Mux4.IN50
datain[19] => Mux8.IN50
datain[19] => Mux12.IN50
datain[19] => Mux16.IN50
datain[19] => Mux20.IN50
datain[19] => Mux24.IN50
datain[19] => Mux28.IN50
datain[19] => Mux32.IN50
datain[19] => Mux36.IN50
datain[19] => Mux40.IN50
datain[19] => Mux44.IN50
datain[19] => Mux48.IN50
datain[19] => Mux52.IN50
datain[20] => Mux3.IN46
datain[20] => Mux7.IN46
datain[20] => Mux11.IN46
datain[20] => Mux15.IN46
datain[20] => Mux19.IN46
datain[20] => Mux23.IN46
datain[20] => Mux27.IN46
datain[20] => Mux31.IN46
datain[20] => Mux35.IN46
datain[20] => Mux39.IN46
datain[20] => Mux43.IN46
datain[20] => Mux47.IN46
datain[20] => Mux51.IN46
datain[20] => Mux55.IN46
datain[21] => Mux2.IN46
datain[21] => Mux6.IN46
datain[21] => Mux10.IN46
datain[21] => Mux14.IN46
datain[21] => Mux18.IN46
datain[21] => Mux22.IN46
datain[21] => Mux26.IN46
datain[21] => Mux30.IN46
datain[21] => Mux34.IN46
datain[21] => Mux38.IN46
datain[21] => Mux42.IN46
datain[21] => Mux46.IN46
datain[21] => Mux50.IN46
datain[21] => Mux54.IN46
datain[22] => Mux1.IN46
datain[22] => Mux5.IN46
datain[22] => Mux9.IN46
datain[22] => Mux13.IN46
datain[22] => Mux17.IN46
datain[22] => Mux21.IN46
datain[22] => Mux25.IN46
datain[22] => Mux29.IN46
datain[22] => Mux33.IN46
datain[22] => Mux37.IN46
datain[22] => Mux41.IN46
datain[22] => Mux45.IN46
datain[22] => Mux49.IN46
datain[22] => Mux53.IN46
datain[23] => Mux0.IN46
datain[23] => Mux4.IN46
datain[23] => Mux8.IN46
datain[23] => Mux12.IN46
datain[23] => Mux16.IN46
datain[23] => Mux20.IN46
datain[23] => Mux24.IN46
datain[23] => Mux28.IN46
datain[23] => Mux32.IN46
datain[23] => Mux36.IN46
datain[23] => Mux40.IN46
datain[23] => Mux44.IN46
datain[23] => Mux48.IN46
datain[23] => Mux52.IN46
datain[24] => Mux3.IN42
datain[24] => Mux7.IN42
datain[24] => Mux11.IN42
datain[24] => Mux15.IN42
datain[24] => Mux19.IN42
datain[24] => Mux23.IN42
datain[24] => Mux27.IN42
datain[24] => Mux31.IN42
datain[24] => Mux35.IN42
datain[24] => Mux39.IN42
datain[24] => Mux43.IN42
datain[24] => Mux47.IN42
datain[24] => Mux51.IN42
datain[24] => Mux55.IN42
datain[25] => Mux2.IN42
datain[25] => Mux6.IN42
datain[25] => Mux10.IN42
datain[25] => Mux14.IN42
datain[25] => Mux18.IN42
datain[25] => Mux22.IN42
datain[25] => Mux26.IN42
datain[25] => Mux30.IN42
datain[25] => Mux34.IN42
datain[25] => Mux38.IN42
datain[25] => Mux42.IN42
datain[25] => Mux46.IN42
datain[25] => Mux50.IN42
datain[25] => Mux54.IN42
datain[26] => Mux1.IN42
datain[26] => Mux5.IN42
datain[26] => Mux9.IN42
datain[26] => Mux13.IN42
datain[26] => Mux17.IN42
datain[26] => Mux21.IN42
datain[26] => Mux25.IN42
datain[26] => Mux29.IN42
datain[26] => Mux33.IN42
datain[26] => Mux37.IN42
datain[26] => Mux41.IN42
datain[26] => Mux45.IN42
datain[26] => Mux49.IN42
datain[26] => Mux53.IN42
datain[27] => Mux0.IN42
datain[27] => Mux4.IN42
datain[27] => Mux8.IN42
datain[27] => Mux12.IN42
datain[27] => Mux16.IN42
datain[27] => Mux20.IN42
datain[27] => Mux24.IN42
datain[27] => Mux28.IN42
datain[27] => Mux32.IN42
datain[27] => Mux36.IN42
datain[27] => Mux40.IN42
datain[27] => Mux44.IN42
datain[27] => Mux48.IN42
datain[27] => Mux52.IN42
datain[28] => Mux3.IN38
datain[28] => Mux7.IN38
datain[28] => Mux11.IN38
datain[28] => Mux15.IN38
datain[28] => Mux19.IN38
datain[28] => Mux23.IN38
datain[28] => Mux27.IN38
datain[28] => Mux31.IN38
datain[28] => Mux35.IN38
datain[28] => Mux39.IN38
datain[28] => Mux43.IN38
datain[28] => Mux47.IN38
datain[28] => Mux51.IN38
datain[28] => Mux55.IN38
datain[29] => Mux2.IN38
datain[29] => Mux6.IN38
datain[29] => Mux10.IN38
datain[29] => Mux14.IN38
datain[29] => Mux18.IN38
datain[29] => Mux22.IN38
datain[29] => Mux26.IN38
datain[29] => Mux30.IN38
datain[29] => Mux34.IN38
datain[29] => Mux38.IN38
datain[29] => Mux42.IN38
datain[29] => Mux46.IN38
datain[29] => Mux50.IN38
datain[29] => Mux54.IN38
datain[30] => Mux1.IN38
datain[30] => Mux5.IN38
datain[30] => Mux9.IN38
datain[30] => Mux13.IN38
datain[30] => Mux17.IN38
datain[30] => Mux21.IN38
datain[30] => Mux25.IN38
datain[30] => Mux29.IN38
datain[30] => Mux33.IN38
datain[30] => Mux37.IN38
datain[30] => Mux41.IN38
datain[30] => Mux45.IN38
datain[30] => Mux49.IN38
datain[30] => Mux53.IN38
datain[31] => Mux0.IN38
datain[31] => Mux4.IN38
datain[31] => Mux8.IN38
datain[31] => Mux12.IN38
datain[31] => Mux16.IN38
datain[31] => Mux20.IN38
datain[31] => Mux24.IN38
datain[31] => Mux28.IN38
datain[31] => Mux32.IN38
datain[31] => Mux36.IN38
datain[31] => Mux40.IN38
datain[31] => Mux44.IN38
datain[31] => Mux48.IN38
datain[31] => Mux52.IN38
datain[32] => Mux3.IN34
datain[32] => Mux7.IN34
datain[32] => Mux11.IN34
datain[32] => Mux15.IN34
datain[32] => Mux19.IN34
datain[32] => Mux23.IN34
datain[32] => Mux27.IN34
datain[32] => Mux31.IN34
datain[32] => Mux35.IN34
datain[32] => Mux39.IN34
datain[32] => Mux43.IN34
datain[32] => Mux47.IN34
datain[32] => Mux51.IN34
datain[32] => Mux55.IN34
datain[33] => Mux2.IN34
datain[33] => Mux6.IN34
datain[33] => Mux10.IN34
datain[33] => Mux14.IN34
datain[33] => Mux18.IN34
datain[33] => Mux22.IN34
datain[33] => Mux26.IN34
datain[33] => Mux30.IN34
datain[33] => Mux34.IN34
datain[33] => Mux38.IN34
datain[33] => Mux42.IN34
datain[33] => Mux46.IN34
datain[33] => Mux50.IN34
datain[33] => Mux54.IN34
datain[34] => Mux1.IN34
datain[34] => Mux5.IN34
datain[34] => Mux9.IN34
datain[34] => Mux13.IN34
datain[34] => Mux17.IN34
datain[34] => Mux21.IN34
datain[34] => Mux25.IN34
datain[34] => Mux29.IN34
datain[34] => Mux33.IN34
datain[34] => Mux37.IN34
datain[34] => Mux41.IN34
datain[34] => Mux45.IN34
datain[34] => Mux49.IN34
datain[34] => Mux53.IN34
datain[35] => Mux0.IN34
datain[35] => Mux4.IN34
datain[35] => Mux8.IN34
datain[35] => Mux12.IN34
datain[35] => Mux16.IN34
datain[35] => Mux20.IN34
datain[35] => Mux24.IN34
datain[35] => Mux28.IN34
datain[35] => Mux32.IN34
datain[35] => Mux36.IN34
datain[35] => Mux40.IN34
datain[35] => Mux44.IN34
datain[35] => Mux48.IN34
datain[35] => Mux52.IN34
datain[36] => Mux3.IN30
datain[36] => Mux7.IN30
datain[36] => Mux11.IN30
datain[36] => Mux15.IN30
datain[36] => Mux19.IN30
datain[36] => Mux23.IN30
datain[36] => Mux27.IN30
datain[36] => Mux31.IN30
datain[36] => Mux35.IN30
datain[36] => Mux39.IN30
datain[36] => Mux43.IN30
datain[36] => Mux47.IN30
datain[36] => Mux51.IN30
datain[36] => Mux55.IN30
datain[37] => Mux2.IN30
datain[37] => Mux6.IN30
datain[37] => Mux10.IN30
datain[37] => Mux14.IN30
datain[37] => Mux18.IN30
datain[37] => Mux22.IN30
datain[37] => Mux26.IN30
datain[37] => Mux30.IN30
datain[37] => Mux34.IN30
datain[37] => Mux38.IN30
datain[37] => Mux42.IN30
datain[37] => Mux46.IN30
datain[37] => Mux50.IN30
datain[37] => Mux54.IN30
datain[38] => Mux1.IN30
datain[38] => Mux5.IN30
datain[38] => Mux9.IN30
datain[38] => Mux13.IN30
datain[38] => Mux17.IN30
datain[38] => Mux21.IN30
datain[38] => Mux25.IN30
datain[38] => Mux29.IN30
datain[38] => Mux33.IN30
datain[38] => Mux37.IN30
datain[38] => Mux41.IN30
datain[38] => Mux45.IN30
datain[38] => Mux49.IN30
datain[38] => Mux53.IN30
datain[39] => Mux0.IN30
datain[39] => Mux4.IN30
datain[39] => Mux8.IN30
datain[39] => Mux12.IN30
datain[39] => Mux16.IN30
datain[39] => Mux20.IN30
datain[39] => Mux24.IN30
datain[39] => Mux28.IN30
datain[39] => Mux32.IN30
datain[39] => Mux36.IN30
datain[39] => Mux40.IN30
datain[39] => Mux44.IN30
datain[39] => Mux48.IN30
datain[39] => Mux52.IN30
datain[40] => Mux3.IN26
datain[40] => Mux7.IN26
datain[40] => Mux11.IN26
datain[40] => Mux15.IN26
datain[40] => Mux19.IN26
datain[40] => Mux23.IN26
datain[40] => Mux27.IN26
datain[40] => Mux31.IN26
datain[40] => Mux35.IN26
datain[40] => Mux39.IN26
datain[40] => Mux43.IN26
datain[40] => Mux47.IN26
datain[40] => Mux51.IN26
datain[40] => Mux55.IN26
datain[41] => Mux2.IN26
datain[41] => Mux6.IN26
datain[41] => Mux10.IN26
datain[41] => Mux14.IN26
datain[41] => Mux18.IN26
datain[41] => Mux22.IN26
datain[41] => Mux26.IN26
datain[41] => Mux30.IN26
datain[41] => Mux34.IN26
datain[41] => Mux38.IN26
datain[41] => Mux42.IN26
datain[41] => Mux46.IN26
datain[41] => Mux50.IN26
datain[41] => Mux54.IN26
datain[42] => Mux1.IN26
datain[42] => Mux5.IN26
datain[42] => Mux9.IN26
datain[42] => Mux13.IN26
datain[42] => Mux17.IN26
datain[42] => Mux21.IN26
datain[42] => Mux25.IN26
datain[42] => Mux29.IN26
datain[42] => Mux33.IN26
datain[42] => Mux37.IN26
datain[42] => Mux41.IN26
datain[42] => Mux45.IN26
datain[42] => Mux49.IN26
datain[42] => Mux53.IN26
datain[43] => Mux0.IN26
datain[43] => Mux4.IN26
datain[43] => Mux8.IN26
datain[43] => Mux12.IN26
datain[43] => Mux16.IN26
datain[43] => Mux20.IN26
datain[43] => Mux24.IN26
datain[43] => Mux28.IN26
datain[43] => Mux32.IN26
datain[43] => Mux36.IN26
datain[43] => Mux40.IN26
datain[43] => Mux44.IN26
datain[43] => Mux48.IN26
datain[43] => Mux52.IN26
datain[44] => Mux3.IN22
datain[44] => Mux7.IN22
datain[44] => Mux11.IN22
datain[44] => Mux15.IN22
datain[44] => Mux19.IN22
datain[44] => Mux23.IN22
datain[44] => Mux27.IN22
datain[44] => Mux31.IN22
datain[44] => Mux35.IN22
datain[44] => Mux39.IN22
datain[44] => Mux43.IN22
datain[44] => Mux47.IN22
datain[44] => Mux51.IN22
datain[44] => Mux55.IN22
datain[45] => Mux2.IN22
datain[45] => Mux6.IN22
datain[45] => Mux10.IN22
datain[45] => Mux14.IN22
datain[45] => Mux18.IN22
datain[45] => Mux22.IN22
datain[45] => Mux26.IN22
datain[45] => Mux30.IN22
datain[45] => Mux34.IN22
datain[45] => Mux38.IN22
datain[45] => Mux42.IN22
datain[45] => Mux46.IN22
datain[45] => Mux50.IN22
datain[45] => Mux54.IN22
datain[46] => Mux1.IN22
datain[46] => Mux5.IN22
datain[46] => Mux9.IN22
datain[46] => Mux13.IN22
datain[46] => Mux17.IN22
datain[46] => Mux21.IN22
datain[46] => Mux25.IN22
datain[46] => Mux29.IN22
datain[46] => Mux33.IN22
datain[46] => Mux37.IN22
datain[46] => Mux41.IN22
datain[46] => Mux45.IN22
datain[46] => Mux49.IN22
datain[46] => Mux53.IN22
datain[47] => Mux0.IN22
datain[47] => Mux4.IN22
datain[47] => Mux8.IN22
datain[47] => Mux12.IN22
datain[47] => Mux16.IN22
datain[47] => Mux20.IN22
datain[47] => Mux24.IN22
datain[47] => Mux28.IN22
datain[47] => Mux32.IN22
datain[47] => Mux36.IN22
datain[47] => Mux40.IN22
datain[47] => Mux44.IN22
datain[47] => Mux48.IN22
datain[47] => Mux52.IN22
datain[48] => Mux3.IN18
datain[48] => Mux7.IN18
datain[48] => Mux11.IN18
datain[48] => Mux15.IN18
datain[48] => Mux19.IN18
datain[48] => Mux23.IN18
datain[48] => Mux27.IN18
datain[48] => Mux31.IN18
datain[48] => Mux35.IN18
datain[48] => Mux39.IN18
datain[48] => Mux43.IN18
datain[48] => Mux47.IN18
datain[48] => Mux51.IN18
datain[48] => Mux55.IN18
datain[49] => Mux2.IN18
datain[49] => Mux6.IN18
datain[49] => Mux10.IN18
datain[49] => Mux14.IN18
datain[49] => Mux18.IN18
datain[49] => Mux22.IN18
datain[49] => Mux26.IN18
datain[49] => Mux30.IN18
datain[49] => Mux34.IN18
datain[49] => Mux38.IN18
datain[49] => Mux42.IN18
datain[49] => Mux46.IN18
datain[49] => Mux50.IN18
datain[49] => Mux54.IN18
datain[50] => Mux1.IN18
datain[50] => Mux5.IN18
datain[50] => Mux9.IN18
datain[50] => Mux13.IN18
datain[50] => Mux17.IN18
datain[50] => Mux21.IN18
datain[50] => Mux25.IN18
datain[50] => Mux29.IN18
datain[50] => Mux33.IN18
datain[50] => Mux37.IN18
datain[50] => Mux41.IN18
datain[50] => Mux45.IN18
datain[50] => Mux49.IN18
datain[50] => Mux53.IN18
datain[51] => Mux0.IN18
datain[51] => Mux4.IN18
datain[51] => Mux8.IN18
datain[51] => Mux12.IN18
datain[51] => Mux16.IN18
datain[51] => Mux20.IN18
datain[51] => Mux24.IN18
datain[51] => Mux28.IN18
datain[51] => Mux32.IN18
datain[51] => Mux36.IN18
datain[51] => Mux40.IN18
datain[51] => Mux44.IN18
datain[51] => Mux48.IN18
datain[51] => Mux52.IN18
datain[52] => Mux3.IN14
datain[52] => Mux7.IN14
datain[52] => Mux11.IN14
datain[52] => Mux15.IN14
datain[52] => Mux19.IN14
datain[52] => Mux23.IN14
datain[52] => Mux27.IN14
datain[52] => Mux31.IN14
datain[52] => Mux35.IN14
datain[52] => Mux39.IN14
datain[52] => Mux43.IN14
datain[52] => Mux47.IN14
datain[52] => Mux51.IN14
datain[52] => Mux55.IN14
datain[53] => Mux2.IN14
datain[53] => Mux6.IN14
datain[53] => Mux10.IN14
datain[53] => Mux14.IN14
datain[53] => Mux18.IN14
datain[53] => Mux22.IN14
datain[53] => Mux26.IN14
datain[53] => Mux30.IN14
datain[53] => Mux34.IN14
datain[53] => Mux38.IN14
datain[53] => Mux42.IN14
datain[53] => Mux46.IN14
datain[53] => Mux50.IN14
datain[53] => Mux54.IN14
datain[54] => Mux1.IN14
datain[54] => Mux5.IN14
datain[54] => Mux9.IN14
datain[54] => Mux13.IN14
datain[54] => Mux17.IN14
datain[54] => Mux21.IN14
datain[54] => Mux25.IN14
datain[54] => Mux29.IN14
datain[54] => Mux33.IN14
datain[54] => Mux37.IN14
datain[54] => Mux41.IN14
datain[54] => Mux45.IN14
datain[54] => Mux49.IN14
datain[54] => Mux53.IN14
datain[55] => Mux0.IN14
datain[55] => Mux4.IN14
datain[55] => Mux8.IN14
datain[55] => Mux12.IN14
datain[55] => Mux16.IN14
datain[55] => Mux20.IN14
datain[55] => Mux24.IN14
datain[55] => Mux28.IN14
datain[55] => Mux32.IN14
datain[55] => Mux36.IN14
datain[55] => Mux40.IN14
datain[55] => Mux44.IN14
datain[55] => Mux48.IN14
datain[55] => Mux52.IN14
prbs_err_out <= Selector3.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|pattern_checker_top:u_chk|alternate_checker:alternate_chkN_inst
rst_n => flipcounter_reg[0].ACLR
rst_n => flipcounter_reg[1].PRESET
rst_n => flipcounter_reg[2].ACLR
rst_n => flipcounter_reg[3].PRESET
rst_n => flipcounter_reg[4].ACLR
rst_n => flipcounter_reg[5].PRESET
rst_n => flipcounter_reg[6].ACLR
rst_n => flipcounter_reg[7].PRESET
rst_n => flipcounter_reg[8].ACLR
rst_n => flipcounter_reg[9].PRESET
rst_n => flipcounter_reg[10].ACLR
rst_n => flipcounter_reg[11].PRESET
rst_n => flipcounter_reg[12].ACLR
rst_n => flipcounter_reg[13].PRESET
rst_n => post_flipcounter_or_masked[1].ACLR
rst_n => post_flipcounter_or[1].ACLR
rst_n => post_flipcounter_or_masked[2].ACLR
rst_n => post_flipcounter_or[2].ACLR
rst_n => post_flipcounter_or_masked[3].ACLR
rst_n => post_flipcounter_or[3].ACLR
rst_n => post_flipcounter_or_masked[0].ACLR
rst_n => post_flipcounter_or[0].ACLR
rst_n => dly_cnt[0].ACLR
rst_n => dly_cnt[1].ACLR
rst_n => dly_cnt[2].ACLR
rst_n => dly_cnt[3].ACLR
rst_n => dly_cnt[4].ACLR
rst_n => err_count[0].ACLR
rst_n => err_count[1].ACLR
rst_n => err_count[2].ACLR
rst_n => err_count[3].ACLR
rst_n => err_count[4].ACLR
rst_n => current_state~3.DATAIN
clk => err_count[0].CLK
clk => err_count[1].CLK
clk => err_count[2].CLK
clk => err_count[3].CLK
clk => err_count[4].CLK
clk => dly_cnt[0].CLK
clk => dly_cnt[1].CLK
clk => dly_cnt[2].CLK
clk => dly_cnt[3].CLK
clk => dly_cnt[4].CLK
clk => flipcounter_reg[0].CLK
clk => flipcounter_reg[1].CLK
clk => flipcounter_reg[2].CLK
clk => flipcounter_reg[3].CLK
clk => flipcounter_reg[4].CLK
clk => flipcounter_reg[5].CLK
clk => flipcounter_reg[6].CLK
clk => flipcounter_reg[7].CLK
clk => flipcounter_reg[8].CLK
clk => flipcounter_reg[9].CLK
clk => flipcounter_reg[10].CLK
clk => flipcounter_reg[11].CLK
clk => flipcounter_reg[12].CLK
clk => flipcounter_reg[13].CLK
clk => post_flipcounter_or_masked[0].CLK
clk => post_flipcounter_or_masked[1].CLK
clk => post_flipcounter_or_masked[2].CLK
clk => post_flipcounter_or_masked[3].CLK
clk => post_flipcounter_or[0].CLK
clk => post_flipcounter_or[1].CLK
clk => post_flipcounter_or[2].CLK
clk => post_flipcounter_or[3].CLK
clk => current_state~1.DATAIN
csr_s[0] => Add1.IN10
csr_s[1] => Add1.IN9
csr_s[2] => Add1.IN8
csr_s[3] => Add1.IN7
csr_s[4] => Add1.IN6
csr_m[0] => Add0.IN16
csr_m[1] => Add0.IN15
csr_m[2] => Add0.IN14
csr_m[3] => Add0.IN13
csr_m[4] => Add0.IN12
csr_m[5] => Add0.IN11
csr_m[6] => Add0.IN10
csr_m[7] => Add0.IN9
datain[0] => post_flipcounter[0][0].IN1
datain[0] => post_flipcounter[1][0].IN0
datain[1] => post_flipcounter[0][1].IN1
datain[1] => post_flipcounter[1][1].IN0
datain[2] => post_flipcounter[0][2].IN1
datain[2] => post_flipcounter[1][2].IN0
datain[3] => post_flipcounter[0][3].IN1
datain[3] => post_flipcounter[1][3].IN0
datain[4] => post_flipcounter[0][4].IN1
datain[4] => post_flipcounter[1][4].IN0
datain[5] => post_flipcounter[0][5].IN1
datain[5] => post_flipcounter[1][5].IN0
datain[6] => post_flipcounter[0][6].IN1
datain[6] => post_flipcounter[1][6].IN0
datain[7] => post_flipcounter[0][7].IN1
datain[7] => post_flipcounter[1][7].IN0
datain[8] => post_flipcounter[0][8].IN1
datain[8] => post_flipcounter[1][8].IN0
datain[9] => post_flipcounter[0][9].IN1
datain[9] => post_flipcounter[1][9].IN0
datain[10] => post_flipcounter[0][10].IN1
datain[10] => post_flipcounter[1][10].IN0
datain[11] => post_flipcounter[0][11].IN1
datain[11] => post_flipcounter[1][11].IN0
datain[12] => post_flipcounter[0][12].IN1
datain[12] => post_flipcounter[1][12].IN0
datain[13] => post_flipcounter[0][13].IN1
datain[13] => post_flipcounter[1][13].IN0
datain[14] => post_flipcounter[1][0].IN1
datain[14] => post_flipcounter[2][0].IN0
datain[14] => Mux13.IN5
datain[15] => post_flipcounter[1][1].IN1
datain[15] => post_flipcounter[2][1].IN0
datain[15] => Mux12.IN5
datain[16] => post_flipcounter[1][2].IN1
datain[16] => post_flipcounter[2][2].IN0
datain[16] => Mux11.IN5
datain[17] => post_flipcounter[1][3].IN1
datain[17] => post_flipcounter[2][3].IN0
datain[17] => Mux10.IN5
datain[18] => post_flipcounter[1][4].IN1
datain[18] => post_flipcounter[2][4].IN0
datain[18] => Mux9.IN5
datain[19] => post_flipcounter[1][5].IN1
datain[19] => post_flipcounter[2][5].IN0
datain[19] => Mux8.IN5
datain[20] => post_flipcounter[1][6].IN1
datain[20] => post_flipcounter[2][6].IN0
datain[20] => Mux7.IN5
datain[21] => post_flipcounter[1][7].IN1
datain[21] => post_flipcounter[2][7].IN0
datain[21] => Mux6.IN5
datain[22] => post_flipcounter[1][8].IN1
datain[22] => post_flipcounter[2][8].IN0
datain[22] => Mux5.IN5
datain[23] => post_flipcounter[1][9].IN1
datain[23] => post_flipcounter[2][9].IN0
datain[23] => Mux4.IN5
datain[24] => post_flipcounter[1][10].IN1
datain[24] => post_flipcounter[2][10].IN0
datain[24] => Mux3.IN5
datain[25] => post_flipcounter[1][11].IN1
datain[25] => post_flipcounter[2][11].IN0
datain[25] => Mux2.IN5
datain[26] => post_flipcounter[1][12].IN1
datain[26] => post_flipcounter[2][12].IN0
datain[26] => Mux1.IN5
datain[27] => post_flipcounter[1][13].IN1
datain[27] => post_flipcounter[2][13].IN0
datain[27] => Mux0.IN5
datain[28] => post_flipcounter[2][0].IN1
datain[28] => post_flipcounter[3][0].IN0
datain[29] => post_flipcounter[2][1].IN1
datain[29] => post_flipcounter[3][1].IN0
datain[30] => post_flipcounter[2][2].IN1
datain[30] => post_flipcounter[3][2].IN0
datain[31] => post_flipcounter[2][3].IN1
datain[31] => post_flipcounter[3][3].IN0
datain[32] => post_flipcounter[2][4].IN1
datain[32] => post_flipcounter[3][4].IN0
datain[33] => post_flipcounter[2][5].IN1
datain[33] => post_flipcounter[3][5].IN0
datain[34] => post_flipcounter[2][6].IN1
datain[34] => post_flipcounter[3][6].IN0
datain[35] => post_flipcounter[2][7].IN1
datain[35] => post_flipcounter[3][7].IN0
datain[36] => post_flipcounter[2][8].IN1
datain[36] => post_flipcounter[3][8].IN0
datain[37] => post_flipcounter[2][9].IN1
datain[37] => post_flipcounter[3][9].IN0
datain[38] => post_flipcounter[2][10].IN1
datain[38] => post_flipcounter[3][10].IN0
datain[39] => post_flipcounter[2][11].IN1
datain[39] => post_flipcounter[3][11].IN0
datain[40] => post_flipcounter[2][12].IN1
datain[40] => post_flipcounter[3][12].IN0
datain[41] => post_flipcounter[2][13].IN1
datain[41] => post_flipcounter[3][13].IN0
datain[42] => post_flipcounter[3][0].IN1
datain[42] => Mux13.IN3
datain[43] => post_flipcounter[3][1].IN1
datain[43] => Mux12.IN3
datain[44] => post_flipcounter[3][2].IN1
datain[44] => Mux11.IN3
datain[45] => post_flipcounter[3][3].IN1
datain[45] => Mux10.IN3
datain[46] => post_flipcounter[3][4].IN1
datain[46] => Mux9.IN3
datain[47] => post_flipcounter[3][5].IN1
datain[47] => Mux8.IN3
datain[48] => post_flipcounter[3][6].IN1
datain[48] => Mux7.IN3
datain[49] => post_flipcounter[3][7].IN1
datain[49] => Mux6.IN3
datain[50] => post_flipcounter[3][8].IN1
datain[50] => Mux5.IN3
datain[51] => post_flipcounter[3][9].IN1
datain[51] => Mux4.IN3
datain[52] => post_flipcounter[3][10].IN1
datain[52] => Mux3.IN3
datain[53] => post_flipcounter[3][11].IN1
datain[53] => Mux2.IN3
datain[54] => post_flipcounter[3][12].IN1
datain[54] => Mux1.IN3
datain[55] => post_flipcounter[3][13].IN1
datain[55] => Mux0.IN3
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => flipcounter_reg.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => Selector1.IN3
enable => Selector0.IN0
enable => Selector0.IN1
alternate_err_out <= Selector3.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|pattern_checker_top:u_chk|ramp_checker:ramp_chkN_inst
clk => err_count[0].CLK
clk => err_count[1].CLK
clk => err_count[2].CLK
clk => err_count[3].CLK
clk => err_count[4].CLK
clk => dly_cnt[0].CLK
clk => dly_cnt[1].CLK
clk => dly_cnt[2].CLK
clk => dly_cnt[3].CLK
clk => dly_cnt[4].CLK
clk => post_upcounter_or[0].CLK
clk => post_upcounter_or[1].CLK
clk => post_upcounter_or[2].CLK
clk => post_upcounter_or[3].CLK
clk => ramp_reg[0].CLK
clk => ramp_reg[1].CLK
clk => ramp_reg[2].CLK
clk => ramp_reg[3].CLK
clk => ramp_reg[4].CLK
clk => ramp_reg[5].CLK
clk => ramp_reg[6].CLK
clk => ramp_reg[7].CLK
clk => ramp_reg[8].CLK
clk => ramp_reg[9].CLK
clk => ramp_reg[10].CLK
clk => ramp_reg[11].CLK
clk => ramp_reg[12].CLK
clk => ramp_reg[13].CLK
clk => datain_reg[42].CLK
clk => datain_reg[43].CLK
clk => datain_reg[44].CLK
clk => datain_reg[45].CLK
clk => datain_reg[46].CLK
clk => datain_reg[47].CLK
clk => datain_reg[48].CLK
clk => datain_reg[49].CLK
clk => datain_reg[50].CLK
clk => datain_reg[51].CLK
clk => datain_reg[52].CLK
clk => datain_reg[53].CLK
clk => datain_reg[54].CLK
clk => datain_reg[55].CLK
clk => pre_upcounter[3][0].CLK
clk => pre_upcounter[3][1].CLK
clk => pre_upcounter[3][2].CLK
clk => pre_upcounter[3][3].CLK
clk => pre_upcounter[3][4].CLK
clk => pre_upcounter[3][5].CLK
clk => pre_upcounter[3][6].CLK
clk => pre_upcounter[3][7].CLK
clk => pre_upcounter[3][8].CLK
clk => pre_upcounter[3][9].CLK
clk => pre_upcounter[3][10].CLK
clk => pre_upcounter[3][11].CLK
clk => pre_upcounter[3][12].CLK
clk => pre_upcounter[3][13].CLK
clk => post_upcounter[3][0].CLK
clk => post_upcounter[3][1].CLK
clk => post_upcounter[3][2].CLK
clk => post_upcounter[3][3].CLK
clk => post_upcounter[3][4].CLK
clk => post_upcounter[3][5].CLK
clk => post_upcounter[3][6].CLK
clk => post_upcounter[3][7].CLK
clk => post_upcounter[3][8].CLK
clk => post_upcounter[3][9].CLK
clk => post_upcounter[3][10].CLK
clk => post_upcounter[3][11].CLK
clk => post_upcounter[3][12].CLK
clk => post_upcounter[3][13].CLK
clk => datain_reg[28].CLK
clk => datain_reg[29].CLK
clk => datain_reg[30].CLK
clk => datain_reg[31].CLK
clk => datain_reg[32].CLK
clk => datain_reg[33].CLK
clk => datain_reg[34].CLK
clk => datain_reg[35].CLK
clk => datain_reg[36].CLK
clk => datain_reg[37].CLK
clk => datain_reg[38].CLK
clk => datain_reg[39].CLK
clk => datain_reg[40].CLK
clk => datain_reg[41].CLK
clk => pre_upcounter[2][0].CLK
clk => pre_upcounter[2][1].CLK
clk => pre_upcounter[2][2].CLK
clk => pre_upcounter[2][3].CLK
clk => pre_upcounter[2][4].CLK
clk => pre_upcounter[2][5].CLK
clk => pre_upcounter[2][6].CLK
clk => pre_upcounter[2][7].CLK
clk => pre_upcounter[2][8].CLK
clk => pre_upcounter[2][9].CLK
clk => pre_upcounter[2][10].CLK
clk => pre_upcounter[2][11].CLK
clk => pre_upcounter[2][12].CLK
clk => pre_upcounter[2][13].CLK
clk => post_upcounter[2][0].CLK
clk => post_upcounter[2][1].CLK
clk => post_upcounter[2][2].CLK
clk => post_upcounter[2][3].CLK
clk => post_upcounter[2][4].CLK
clk => post_upcounter[2][5].CLK
clk => post_upcounter[2][6].CLK
clk => post_upcounter[2][7].CLK
clk => post_upcounter[2][8].CLK
clk => post_upcounter[2][9].CLK
clk => post_upcounter[2][10].CLK
clk => post_upcounter[2][11].CLK
clk => post_upcounter[2][12].CLK
clk => post_upcounter[2][13].CLK
clk => datain_reg[14].CLK
clk => datain_reg[15].CLK
clk => datain_reg[16].CLK
clk => datain_reg[17].CLK
clk => datain_reg[18].CLK
clk => datain_reg[19].CLK
clk => datain_reg[20].CLK
clk => datain_reg[21].CLK
clk => datain_reg[22].CLK
clk => datain_reg[23].CLK
clk => datain_reg[24].CLK
clk => datain_reg[25].CLK
clk => datain_reg[26].CLK
clk => datain_reg[27].CLK
clk => pre_upcounter[1][0].CLK
clk => pre_upcounter[1][1].CLK
clk => pre_upcounter[1][2].CLK
clk => pre_upcounter[1][3].CLK
clk => pre_upcounter[1][4].CLK
clk => pre_upcounter[1][5].CLK
clk => pre_upcounter[1][6].CLK
clk => pre_upcounter[1][7].CLK
clk => pre_upcounter[1][8].CLK
clk => pre_upcounter[1][9].CLK
clk => pre_upcounter[1][10].CLK
clk => pre_upcounter[1][11].CLK
clk => pre_upcounter[1][12].CLK
clk => pre_upcounter[1][13].CLK
clk => post_upcounter[1][0].CLK
clk => post_upcounter[1][1].CLK
clk => post_upcounter[1][2].CLK
clk => post_upcounter[1][3].CLK
clk => post_upcounter[1][4].CLK
clk => post_upcounter[1][5].CLK
clk => post_upcounter[1][6].CLK
clk => post_upcounter[1][7].CLK
clk => post_upcounter[1][8].CLK
clk => post_upcounter[1][9].CLK
clk => post_upcounter[1][10].CLK
clk => post_upcounter[1][11].CLK
clk => post_upcounter[1][12].CLK
clk => post_upcounter[1][13].CLK
clk => datain_reg[0].CLK
clk => datain_reg[1].CLK
clk => datain_reg[2].CLK
clk => datain_reg[3].CLK
clk => datain_reg[4].CLK
clk => datain_reg[5].CLK
clk => datain_reg[6].CLK
clk => datain_reg[7].CLK
clk => datain_reg[8].CLK
clk => datain_reg[9].CLK
clk => datain_reg[10].CLK
clk => datain_reg[11].CLK
clk => datain_reg[12].CLK
clk => datain_reg[13].CLK
clk => pre_upcounter[0][0].CLK
clk => pre_upcounter[0][1].CLK
clk => pre_upcounter[0][2].CLK
clk => pre_upcounter[0][3].CLK
clk => pre_upcounter[0][4].CLK
clk => pre_upcounter[0][5].CLK
clk => pre_upcounter[0][6].CLK
clk => pre_upcounter[0][7].CLK
clk => pre_upcounter[0][8].CLK
clk => pre_upcounter[0][9].CLK
clk => pre_upcounter[0][10].CLK
clk => pre_upcounter[0][11].CLK
clk => pre_upcounter[0][12].CLK
clk => pre_upcounter[0][13].CLK
clk => post_upcounter[0][0].CLK
clk => post_upcounter[0][1].CLK
clk => post_upcounter[0][2].CLK
clk => post_upcounter[0][3].CLK
clk => post_upcounter[0][4].CLK
clk => post_upcounter[0][5].CLK
clk => post_upcounter[0][6].CLK
clk => post_upcounter[0][7].CLK
clk => post_upcounter[0][8].CLK
clk => post_upcounter[0][9].CLK
clk => post_upcounter[0][10].CLK
clk => post_upcounter[0][11].CLK
clk => post_upcounter[0][12].CLK
clk => post_upcounter[0][13].CLK
clk => current_state~1.DATAIN
rst_n => datain_reg[0].ACLR
rst_n => datain_reg[1].ACLR
rst_n => datain_reg[2].ACLR
rst_n => datain_reg[3].ACLR
rst_n => datain_reg[4].ACLR
rst_n => datain_reg[5].ACLR
rst_n => datain_reg[6].ACLR
rst_n => datain_reg[7].ACLR
rst_n => datain_reg[8].ACLR
rst_n => datain_reg[9].ACLR
rst_n => datain_reg[10].ACLR
rst_n => datain_reg[11].ACLR
rst_n => datain_reg[12].ACLR
rst_n => datain_reg[13].ACLR
rst_n => pre_upcounter[0][0].ACLR
rst_n => pre_upcounter[0][1].ACLR
rst_n => pre_upcounter[0][2].ACLR
rst_n => pre_upcounter[0][3].ACLR
rst_n => pre_upcounter[0][4].ACLR
rst_n => pre_upcounter[0][5].ACLR
rst_n => pre_upcounter[0][6].ACLR
rst_n => pre_upcounter[0][7].ACLR
rst_n => pre_upcounter[0][8].ACLR
rst_n => pre_upcounter[0][9].ACLR
rst_n => pre_upcounter[0][10].ACLR
rst_n => pre_upcounter[0][11].ACLR
rst_n => pre_upcounter[0][12].ACLR
rst_n => pre_upcounter[0][13].ACLR
rst_n => post_upcounter[0][0].ACLR
rst_n => post_upcounter[0][1].ACLR
rst_n => post_upcounter[0][2].ACLR
rst_n => post_upcounter[0][3].ACLR
rst_n => post_upcounter[0][4].ACLR
rst_n => post_upcounter[0][5].ACLR
rst_n => post_upcounter[0][6].ACLR
rst_n => post_upcounter[0][7].ACLR
rst_n => post_upcounter[0][8].ACLR
rst_n => post_upcounter[0][9].ACLR
rst_n => post_upcounter[0][10].ACLR
rst_n => post_upcounter[0][11].ACLR
rst_n => post_upcounter[0][12].ACLR
rst_n => post_upcounter[0][13].ACLR
rst_n => datain_reg[14].ACLR
rst_n => datain_reg[15].ACLR
rst_n => datain_reg[16].ACLR
rst_n => datain_reg[17].ACLR
rst_n => datain_reg[18].ACLR
rst_n => datain_reg[19].ACLR
rst_n => datain_reg[20].ACLR
rst_n => datain_reg[21].ACLR
rst_n => datain_reg[22].ACLR
rst_n => datain_reg[23].ACLR
rst_n => datain_reg[24].ACLR
rst_n => datain_reg[25].ACLR
rst_n => datain_reg[26].ACLR
rst_n => datain_reg[27].ACLR
rst_n => pre_upcounter[1][0].ACLR
rst_n => pre_upcounter[1][1].ACLR
rst_n => pre_upcounter[1][2].ACLR
rst_n => pre_upcounter[1][3].ACLR
rst_n => pre_upcounter[1][4].ACLR
rst_n => pre_upcounter[1][5].ACLR
rst_n => pre_upcounter[1][6].ACLR
rst_n => pre_upcounter[1][7].ACLR
rst_n => pre_upcounter[1][8].ACLR
rst_n => pre_upcounter[1][9].ACLR
rst_n => pre_upcounter[1][10].ACLR
rst_n => pre_upcounter[1][11].ACLR
rst_n => pre_upcounter[1][12].ACLR
rst_n => pre_upcounter[1][13].ACLR
rst_n => post_upcounter[1][0].ACLR
rst_n => post_upcounter[1][1].ACLR
rst_n => post_upcounter[1][2].ACLR
rst_n => post_upcounter[1][3].ACLR
rst_n => post_upcounter[1][4].ACLR
rst_n => post_upcounter[1][5].ACLR
rst_n => post_upcounter[1][6].ACLR
rst_n => post_upcounter[1][7].ACLR
rst_n => post_upcounter[1][8].ACLR
rst_n => post_upcounter[1][9].ACLR
rst_n => post_upcounter[1][10].ACLR
rst_n => post_upcounter[1][11].ACLR
rst_n => post_upcounter[1][12].ACLR
rst_n => post_upcounter[1][13].ACLR
rst_n => datain_reg[28].ACLR
rst_n => datain_reg[29].ACLR
rst_n => datain_reg[30].ACLR
rst_n => datain_reg[31].ACLR
rst_n => datain_reg[32].ACLR
rst_n => datain_reg[33].ACLR
rst_n => datain_reg[34].ACLR
rst_n => datain_reg[35].ACLR
rst_n => datain_reg[36].ACLR
rst_n => datain_reg[37].ACLR
rst_n => datain_reg[38].ACLR
rst_n => datain_reg[39].ACLR
rst_n => datain_reg[40].ACLR
rst_n => datain_reg[41].ACLR
rst_n => pre_upcounter[2][0].ACLR
rst_n => pre_upcounter[2][1].ACLR
rst_n => pre_upcounter[2][2].ACLR
rst_n => pre_upcounter[2][3].ACLR
rst_n => pre_upcounter[2][4].ACLR
rst_n => pre_upcounter[2][5].ACLR
rst_n => pre_upcounter[2][6].ACLR
rst_n => pre_upcounter[2][7].ACLR
rst_n => pre_upcounter[2][8].ACLR
rst_n => pre_upcounter[2][9].ACLR
rst_n => pre_upcounter[2][10].ACLR
rst_n => pre_upcounter[2][11].ACLR
rst_n => pre_upcounter[2][12].ACLR
rst_n => pre_upcounter[2][13].ACLR
rst_n => post_upcounter[2][0].ACLR
rst_n => post_upcounter[2][1].ACLR
rst_n => post_upcounter[2][2].ACLR
rst_n => post_upcounter[2][3].ACLR
rst_n => post_upcounter[2][4].ACLR
rst_n => post_upcounter[2][5].ACLR
rst_n => post_upcounter[2][6].ACLR
rst_n => post_upcounter[2][7].ACLR
rst_n => post_upcounter[2][8].ACLR
rst_n => post_upcounter[2][9].ACLR
rst_n => post_upcounter[2][10].ACLR
rst_n => post_upcounter[2][11].ACLR
rst_n => post_upcounter[2][12].ACLR
rst_n => post_upcounter[2][13].ACLR
rst_n => datain_reg[42].ACLR
rst_n => datain_reg[43].ACLR
rst_n => datain_reg[44].ACLR
rst_n => datain_reg[45].ACLR
rst_n => datain_reg[46].ACLR
rst_n => datain_reg[47].ACLR
rst_n => datain_reg[48].ACLR
rst_n => datain_reg[49].ACLR
rst_n => datain_reg[50].ACLR
rst_n => datain_reg[51].ACLR
rst_n => datain_reg[52].ACLR
rst_n => datain_reg[53].ACLR
rst_n => datain_reg[54].ACLR
rst_n => datain_reg[55].ACLR
rst_n => pre_upcounter[3][0].ACLR
rst_n => pre_upcounter[3][1].ACLR
rst_n => pre_upcounter[3][2].ACLR
rst_n => pre_upcounter[3][3].ACLR
rst_n => pre_upcounter[3][4].ACLR
rst_n => pre_upcounter[3][5].ACLR
rst_n => pre_upcounter[3][6].ACLR
rst_n => pre_upcounter[3][7].ACLR
rst_n => pre_upcounter[3][8].ACLR
rst_n => pre_upcounter[3][9].ACLR
rst_n => pre_upcounter[3][10].ACLR
rst_n => pre_upcounter[3][11].ACLR
rst_n => pre_upcounter[3][12].ACLR
rst_n => pre_upcounter[3][13].ACLR
rst_n => post_upcounter[3][0].ACLR
rst_n => post_upcounter[3][1].ACLR
rst_n => post_upcounter[3][2].ACLR
rst_n => post_upcounter[3][3].ACLR
rst_n => post_upcounter[3][4].ACLR
rst_n => post_upcounter[3][5].ACLR
rst_n => post_upcounter[3][6].ACLR
rst_n => post_upcounter[3][7].ACLR
rst_n => post_upcounter[3][8].ACLR
rst_n => post_upcounter[3][9].ACLR
rst_n => post_upcounter[3][10].ACLR
rst_n => post_upcounter[3][11].ACLR
rst_n => post_upcounter[3][12].ACLR
rst_n => post_upcounter[3][13].ACLR
rst_n => ramp_reg[0].ACLR
rst_n => ramp_reg[1].ACLR
rst_n => ramp_reg[2].ACLR
rst_n => ramp_reg[3].ACLR
rst_n => ramp_reg[4].ACLR
rst_n => ramp_reg[5].ACLR
rst_n => ramp_reg[6].ACLR
rst_n => ramp_reg[7].ACLR
rst_n => ramp_reg[8].ACLR
rst_n => ramp_reg[9].ACLR
rst_n => ramp_reg[10].ACLR
rst_n => ramp_reg[11].ACLR
rst_n => ramp_reg[12].ACLR
rst_n => ramp_reg[13].ACLR
rst_n => post_upcounter_or[1].ACLR
rst_n => post_upcounter_or[2].ACLR
rst_n => post_upcounter_or[3].ACLR
rst_n => post_upcounter_or[0].ACLR
rst_n => dly_cnt[0].ACLR
rst_n => dly_cnt[1].ACLR
rst_n => dly_cnt[2].ACLR
rst_n => dly_cnt[3].ACLR
rst_n => dly_cnt[4].ACLR
rst_n => err_count[0].ACLR
rst_n => err_count[1].ACLR
rst_n => err_count[2].ACLR
rst_n => err_count[3].ACLR
rst_n => err_count[4].ACLR
rst_n => current_state~3.DATAIN
datain[0] => datain_reg[0].DATAIN
datain[1] => datain_reg[1].DATAIN
datain[2] => datain_reg[2].DATAIN
datain[3] => datain_reg[3].DATAIN
datain[4] => datain_reg[4].DATAIN
datain[5] => datain_reg[5].DATAIN
datain[6] => datain_reg[6].DATAIN
datain[7] => datain_reg[7].DATAIN
datain[8] => datain_reg[8].DATAIN
datain[9] => datain_reg[9].DATAIN
datain[10] => datain_reg[10].DATAIN
datain[11] => datain_reg[11].DATAIN
datain[12] => datain_reg[12].DATAIN
datain[13] => datain_reg[13].DATAIN
datain[14] => Mux13.IN4
datain[14] => datain_reg[14].DATAIN
datain[15] => Mux12.IN4
datain[15] => datain_reg[15].DATAIN
datain[16] => Mux11.IN4
datain[16] => datain_reg[16].DATAIN
datain[17] => Mux10.IN4
datain[17] => datain_reg[17].DATAIN
datain[18] => Mux9.IN4
datain[18] => datain_reg[18].DATAIN
datain[19] => Mux8.IN4
datain[19] => datain_reg[19].DATAIN
datain[20] => Mux7.IN4
datain[20] => datain_reg[20].DATAIN
datain[21] => Mux6.IN4
datain[21] => datain_reg[21].DATAIN
datain[22] => Mux5.IN4
datain[22] => datain_reg[22].DATAIN
datain[23] => Mux4.IN4
datain[23] => datain_reg[23].DATAIN
datain[24] => Mux3.IN4
datain[24] => datain_reg[24].DATAIN
datain[25] => Mux2.IN4
datain[25] => datain_reg[25].DATAIN
datain[26] => Mux1.IN4
datain[26] => datain_reg[26].DATAIN
datain[27] => Mux0.IN4
datain[27] => datain_reg[27].DATAIN
datain[28] => datain_reg[28].DATAIN
datain[29] => datain_reg[29].DATAIN
datain[30] => datain_reg[30].DATAIN
datain[31] => datain_reg[31].DATAIN
datain[32] => datain_reg[32].DATAIN
datain[33] => datain_reg[33].DATAIN
datain[34] => datain_reg[34].DATAIN
datain[35] => datain_reg[35].DATAIN
datain[36] => datain_reg[36].DATAIN
datain[37] => datain_reg[37].DATAIN
datain[38] => datain_reg[38].DATAIN
datain[39] => datain_reg[39].DATAIN
datain[40] => datain_reg[40].DATAIN
datain[41] => datain_reg[41].DATAIN
datain[42] => Add5.IN28
datain[42] => Mux13.IN2
datain[42] => datain_reg[42].DATAIN
datain[43] => Add5.IN27
datain[43] => Mux12.IN2
datain[43] => datain_reg[43].DATAIN
datain[44] => Add5.IN26
datain[44] => Mux11.IN2
datain[44] => datain_reg[44].DATAIN
datain[45] => Add5.IN25
datain[45] => Mux10.IN2
datain[45] => datain_reg[45].DATAIN
datain[46] => Add5.IN24
datain[46] => Mux9.IN2
datain[46] => datain_reg[46].DATAIN
datain[47] => Add5.IN23
datain[47] => Mux8.IN2
datain[47] => datain_reg[47].DATAIN
datain[48] => Add5.IN22
datain[48] => Mux7.IN2
datain[48] => datain_reg[48].DATAIN
datain[49] => Add5.IN21
datain[49] => Mux6.IN2
datain[49] => datain_reg[49].DATAIN
datain[50] => Add5.IN20
datain[50] => Mux5.IN2
datain[50] => datain_reg[50].DATAIN
datain[51] => Add5.IN19
datain[51] => Mux4.IN2
datain[51] => datain_reg[51].DATAIN
datain[52] => Add5.IN18
datain[52] => Mux3.IN2
datain[52] => datain_reg[52].DATAIN
datain[53] => Add5.IN17
datain[53] => Mux2.IN2
datain[53] => datain_reg[53].DATAIN
datain[54] => Add5.IN16
datain[54] => Mux1.IN2
datain[54] => datain_reg[54].DATAIN
datain[55] => Add5.IN15
datain[55] => Mux0.IN2
datain[55] => datain_reg[55].DATAIN
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => ramp_reg.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => dly_cnt.OUTPUTSELECT
enable => Selector1.IN3
enable => Selector0.IN0
enable => Selector0.IN1
csr_s[0] => Add1.IN10
csr_s[1] => Add1.IN9
csr_s[2] => Add1.IN8
csr_s[3] => Add1.IN7
csr_s[4] => Add1.IN6
csr_m[0] => Add0.IN16
csr_m[1] => Add0.IN15
csr_m[2] => Add0.IN14
csr_m[3] => Add0.IN13
csr_m[4] => Add0.IN12
csr_m[5] => Add0.IN11
csr_m[6] => Add0.IN10
csr_m[7] => Add0.IN9
ramp_err_out <= Selector3.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|fifo_56_28:fifo_56_28
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
wrreq => wrreq.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
rdclk => rdclk.IN1
q[0] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[1] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[2] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[3] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[4] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[5] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[6] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[7] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[8] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[9] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[10] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[11] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[12] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[13] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[14] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[15] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[16] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[17] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[18] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[19] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[20] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[21] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[22] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[23] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[24] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[25] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[26] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
q[27] <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.q
rdempty <= fifo_56_28_fifo_161_jjnbjqy:fifo_0.rdempty


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_1b12:auto_generated.data[0]
data[1] => dcfifo_1b12:auto_generated.data[1]
data[2] => dcfifo_1b12:auto_generated.data[2]
data[3] => dcfifo_1b12:auto_generated.data[3]
data[4] => dcfifo_1b12:auto_generated.data[4]
data[5] => dcfifo_1b12:auto_generated.data[5]
data[6] => dcfifo_1b12:auto_generated.data[6]
data[7] => dcfifo_1b12:auto_generated.data[7]
data[8] => dcfifo_1b12:auto_generated.data[8]
data[9] => dcfifo_1b12:auto_generated.data[9]
data[10] => dcfifo_1b12:auto_generated.data[10]
data[11] => dcfifo_1b12:auto_generated.data[11]
data[12] => dcfifo_1b12:auto_generated.data[12]
data[13] => dcfifo_1b12:auto_generated.data[13]
data[14] => dcfifo_1b12:auto_generated.data[14]
data[15] => dcfifo_1b12:auto_generated.data[15]
data[16] => dcfifo_1b12:auto_generated.data[16]
data[17] => dcfifo_1b12:auto_generated.data[17]
data[18] => dcfifo_1b12:auto_generated.data[18]
data[19] => dcfifo_1b12:auto_generated.data[19]
data[20] => dcfifo_1b12:auto_generated.data[20]
data[21] => dcfifo_1b12:auto_generated.data[21]
data[22] => dcfifo_1b12:auto_generated.data[22]
data[23] => dcfifo_1b12:auto_generated.data[23]
data[24] => dcfifo_1b12:auto_generated.data[24]
data[25] => dcfifo_1b12:auto_generated.data[25]
data[26] => dcfifo_1b12:auto_generated.data[26]
data[27] => dcfifo_1b12:auto_generated.data[27]
data[28] => dcfifo_1b12:auto_generated.data[28]
data[29] => dcfifo_1b12:auto_generated.data[29]
data[30] => dcfifo_1b12:auto_generated.data[30]
data[31] => dcfifo_1b12:auto_generated.data[31]
data[32] => dcfifo_1b12:auto_generated.data[32]
data[33] => dcfifo_1b12:auto_generated.data[33]
data[34] => dcfifo_1b12:auto_generated.data[34]
data[35] => dcfifo_1b12:auto_generated.data[35]
data[36] => dcfifo_1b12:auto_generated.data[36]
data[37] => dcfifo_1b12:auto_generated.data[37]
data[38] => dcfifo_1b12:auto_generated.data[38]
data[39] => dcfifo_1b12:auto_generated.data[39]
data[40] => dcfifo_1b12:auto_generated.data[40]
data[41] => dcfifo_1b12:auto_generated.data[41]
data[42] => dcfifo_1b12:auto_generated.data[42]
data[43] => dcfifo_1b12:auto_generated.data[43]
data[44] => dcfifo_1b12:auto_generated.data[44]
data[45] => dcfifo_1b12:auto_generated.data[45]
data[46] => dcfifo_1b12:auto_generated.data[46]
data[47] => dcfifo_1b12:auto_generated.data[47]
data[48] => dcfifo_1b12:auto_generated.data[48]
data[49] => dcfifo_1b12:auto_generated.data[49]
data[50] => dcfifo_1b12:auto_generated.data[50]
data[51] => dcfifo_1b12:auto_generated.data[51]
data[52] => dcfifo_1b12:auto_generated.data[52]
data[53] => dcfifo_1b12:auto_generated.data[53]
data[54] => dcfifo_1b12:auto_generated.data[54]
data[55] => dcfifo_1b12:auto_generated.data[55]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_1b12:auto_generated.q[0]
q[1] <= dcfifo_1b12:auto_generated.q[1]
q[2] <= dcfifo_1b12:auto_generated.q[2]
q[3] <= dcfifo_1b12:auto_generated.q[3]
q[4] <= dcfifo_1b12:auto_generated.q[4]
q[5] <= dcfifo_1b12:auto_generated.q[5]
q[6] <= dcfifo_1b12:auto_generated.q[6]
q[7] <= dcfifo_1b12:auto_generated.q[7]
q[8] <= dcfifo_1b12:auto_generated.q[8]
q[9] <= dcfifo_1b12:auto_generated.q[9]
q[10] <= dcfifo_1b12:auto_generated.q[10]
q[11] <= dcfifo_1b12:auto_generated.q[11]
q[12] <= dcfifo_1b12:auto_generated.q[12]
q[13] <= dcfifo_1b12:auto_generated.q[13]
q[14] <= dcfifo_1b12:auto_generated.q[14]
q[15] <= dcfifo_1b12:auto_generated.q[15]
q[16] <= dcfifo_1b12:auto_generated.q[16]
q[17] <= dcfifo_1b12:auto_generated.q[17]
q[18] <= dcfifo_1b12:auto_generated.q[18]
q[19] <= dcfifo_1b12:auto_generated.q[19]
q[20] <= dcfifo_1b12:auto_generated.q[20]
q[21] <= dcfifo_1b12:auto_generated.q[21]
q[22] <= dcfifo_1b12:auto_generated.q[22]
q[23] <= dcfifo_1b12:auto_generated.q[23]
q[24] <= dcfifo_1b12:auto_generated.q[24]
q[25] <= dcfifo_1b12:auto_generated.q[25]
q[26] <= dcfifo_1b12:auto_generated.q[26]
q[27] <= dcfifo_1b12:auto_generated.q[27]
rdclk => dcfifo_1b12:auto_generated.rdclk
rdempty <= dcfifo_1b12:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_1b12:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
wrclk => dcfifo_1b12:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_1b12:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated
aclr => ~NO_FANOUT~
data[0] => altsyncram_5v61:fifo_ram.data_a[0]
data[1] => altsyncram_5v61:fifo_ram.data_a[1]
data[2] => altsyncram_5v61:fifo_ram.data_a[2]
data[3] => altsyncram_5v61:fifo_ram.data_a[3]
data[4] => altsyncram_5v61:fifo_ram.data_a[4]
data[5] => altsyncram_5v61:fifo_ram.data_a[5]
data[6] => altsyncram_5v61:fifo_ram.data_a[6]
data[7] => altsyncram_5v61:fifo_ram.data_a[7]
data[8] => altsyncram_5v61:fifo_ram.data_a[8]
data[9] => altsyncram_5v61:fifo_ram.data_a[9]
data[10] => altsyncram_5v61:fifo_ram.data_a[10]
data[11] => altsyncram_5v61:fifo_ram.data_a[11]
data[12] => altsyncram_5v61:fifo_ram.data_a[12]
data[13] => altsyncram_5v61:fifo_ram.data_a[13]
data[14] => altsyncram_5v61:fifo_ram.data_a[14]
data[15] => altsyncram_5v61:fifo_ram.data_a[15]
data[16] => altsyncram_5v61:fifo_ram.data_a[16]
data[17] => altsyncram_5v61:fifo_ram.data_a[17]
data[18] => altsyncram_5v61:fifo_ram.data_a[18]
data[19] => altsyncram_5v61:fifo_ram.data_a[19]
data[20] => altsyncram_5v61:fifo_ram.data_a[20]
data[21] => altsyncram_5v61:fifo_ram.data_a[21]
data[22] => altsyncram_5v61:fifo_ram.data_a[22]
data[23] => altsyncram_5v61:fifo_ram.data_a[23]
data[24] => altsyncram_5v61:fifo_ram.data_a[24]
data[25] => altsyncram_5v61:fifo_ram.data_a[25]
data[26] => altsyncram_5v61:fifo_ram.data_a[26]
data[27] => altsyncram_5v61:fifo_ram.data_a[27]
data[28] => altsyncram_5v61:fifo_ram.data_a[28]
data[29] => altsyncram_5v61:fifo_ram.data_a[29]
data[30] => altsyncram_5v61:fifo_ram.data_a[30]
data[31] => altsyncram_5v61:fifo_ram.data_a[31]
data[32] => altsyncram_5v61:fifo_ram.data_a[32]
data[33] => altsyncram_5v61:fifo_ram.data_a[33]
data[34] => altsyncram_5v61:fifo_ram.data_a[34]
data[35] => altsyncram_5v61:fifo_ram.data_a[35]
data[36] => altsyncram_5v61:fifo_ram.data_a[36]
data[37] => altsyncram_5v61:fifo_ram.data_a[37]
data[38] => altsyncram_5v61:fifo_ram.data_a[38]
data[39] => altsyncram_5v61:fifo_ram.data_a[39]
data[40] => altsyncram_5v61:fifo_ram.data_a[40]
data[41] => altsyncram_5v61:fifo_ram.data_a[41]
data[42] => altsyncram_5v61:fifo_ram.data_a[42]
data[43] => altsyncram_5v61:fifo_ram.data_a[43]
data[44] => altsyncram_5v61:fifo_ram.data_a[44]
data[45] => altsyncram_5v61:fifo_ram.data_a[45]
data[46] => altsyncram_5v61:fifo_ram.data_a[46]
data[47] => altsyncram_5v61:fifo_ram.data_a[47]
data[48] => altsyncram_5v61:fifo_ram.data_a[48]
data[49] => altsyncram_5v61:fifo_ram.data_a[49]
data[50] => altsyncram_5v61:fifo_ram.data_a[50]
data[51] => altsyncram_5v61:fifo_ram.data_a[51]
data[52] => altsyncram_5v61:fifo_ram.data_a[52]
data[53] => altsyncram_5v61:fifo_ram.data_a[53]
data[54] => altsyncram_5v61:fifo_ram.data_a[54]
data[55] => altsyncram_5v61:fifo_ram.data_a[55]
q[0] <= altsyncram_5v61:fifo_ram.q_b[0]
q[1] <= altsyncram_5v61:fifo_ram.q_b[1]
q[2] <= altsyncram_5v61:fifo_ram.q_b[2]
q[3] <= altsyncram_5v61:fifo_ram.q_b[3]
q[4] <= altsyncram_5v61:fifo_ram.q_b[4]
q[5] <= altsyncram_5v61:fifo_ram.q_b[5]
q[6] <= altsyncram_5v61:fifo_ram.q_b[6]
q[7] <= altsyncram_5v61:fifo_ram.q_b[7]
q[8] <= altsyncram_5v61:fifo_ram.q_b[8]
q[9] <= altsyncram_5v61:fifo_ram.q_b[9]
q[10] <= altsyncram_5v61:fifo_ram.q_b[10]
q[11] <= altsyncram_5v61:fifo_ram.q_b[11]
q[12] <= altsyncram_5v61:fifo_ram.q_b[12]
q[13] <= altsyncram_5v61:fifo_ram.q_b[13]
q[14] <= altsyncram_5v61:fifo_ram.q_b[14]
q[15] <= altsyncram_5v61:fifo_ram.q_b[15]
q[16] <= altsyncram_5v61:fifo_ram.q_b[16]
q[17] <= altsyncram_5v61:fifo_ram.q_b[17]
q[18] <= altsyncram_5v61:fifo_ram.q_b[18]
q[19] <= altsyncram_5v61:fifo_ram.q_b[19]
q[20] <= altsyncram_5v61:fifo_ram.q_b[20]
q[21] <= altsyncram_5v61:fifo_ram.q_b[21]
q[22] <= altsyncram_5v61:fifo_ram.q_b[22]
q[23] <= altsyncram_5v61:fifo_ram.q_b[23]
q[24] <= altsyncram_5v61:fifo_ram.q_b[24]
q[25] <= altsyncram_5v61:fifo_ram.q_b[25]
q[26] <= altsyncram_5v61:fifo_ram.q_b[26]
q[27] <= altsyncram_5v61:fifo_ram.q_b[27]
rdclk => a_graycounter_l86:rdptr_g1p.clock
rdclk => altsyncram_5v61:fifo_ram.clock1
rdclk => alt_synch_pipe_d9l:rs_dgwp.clock
rdclk => cntr_n6d:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_imb:wrptr_g1p.clock
wrclk => altsyncram_5v61:fifo_ram.clock0
wrclk => alt_synch_pipe_d9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|a_graycounter_l86:rdptr_g1p
clock => counter2a[4].CLK
clock => counter2a[3].CLK
clock => counter2a[2].CLK
clock => counter2a[1].CLK
clock => counter2a[0].CLK
clock => parity1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter2a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter2a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter2a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter2a[4].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|a_graycounter_imb:wrptr_g1p
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => parity4.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|altsyncram_5v61:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a0.PORTADATAIN1
data_a[29] => ram_block5a1.PORTADATAIN1
data_a[30] => ram_block5a2.PORTADATAIN1
data_a[31] => ram_block5a3.PORTADATAIN1
data_a[32] => ram_block5a4.PORTADATAIN1
data_a[33] => ram_block5a5.PORTADATAIN1
data_a[34] => ram_block5a6.PORTADATAIN1
data_a[35] => ram_block5a7.PORTADATAIN1
data_a[36] => ram_block5a8.PORTADATAIN1
data_a[37] => ram_block5a9.PORTADATAIN1
data_a[38] => ram_block5a10.PORTADATAIN1
data_a[39] => ram_block5a11.PORTADATAIN1
data_a[40] => ram_block5a12.PORTADATAIN1
data_a[41] => ram_block5a13.PORTADATAIN1
data_a[42] => ram_block5a14.PORTADATAIN1
data_a[43] => ram_block5a15.PORTADATAIN1
data_a[44] => ram_block5a16.PORTADATAIN1
data_a[45] => ram_block5a17.PORTADATAIN1
data_a[46] => ram_block5a18.PORTADATAIN1
data_a[47] => ram_block5a19.PORTADATAIN1
data_a[48] => ram_block5a20.PORTADATAIN1
data_a[49] => ram_block5a21.PORTADATAIN1
data_a[50] => ram_block5a22.PORTADATAIN1
data_a[51] => ram_block5a23.PORTADATAIN1
data_a[52] => ram_block5a24.PORTADATAIN1
data_a[53] => ram_block5a25.PORTADATAIN1
data_a[54] => ram_block5a26.PORTADATAIN1
data_a[55] => ram_block5a27.PORTADATAIN1
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|alt_synch_pipe_d9l:rs_dgwp
clock => dffpipe_uu8:dffpipe6.clock
d[0] => dffpipe_uu8:dffpipe6.d[0]
d[1] => dffpipe_uu8:dffpipe6.d[1]
d[2] => dffpipe_uu8:dffpipe6.d[2]
d[3] => dffpipe_uu8:dffpipe6.d[3]
d[4] => dffpipe_uu8:dffpipe6.d[4]
q[0] <= dffpipe_uu8:dffpipe6.q[0]
q[1] <= dffpipe_uu8:dffpipe6.q[1]
q[2] <= dffpipe_uu8:dffpipe6.q[2]
q[3] <= dffpipe_uu8:dffpipe6.q[3]
q[4] <= dffpipe_uu8:dffpipe6.q[4]


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe6
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|alt_synch_pipe_d9l:ws_dgrp
clock => dffpipe_uu8:dffpipe6.clock
d[0] => dffpipe_uu8:dffpipe6.d[0]
d[1] => dffpipe_uu8:dffpipe6.d[1]
d[2] => dffpipe_uu8:dffpipe6.d[2]
d[3] => dffpipe_uu8:dffpipe6.d[3]
d[4] => dffpipe_uu8:dffpipe6.d[4]
q[0] <= dffpipe_uu8:dffpipe6.q[0]
q[1] <= dffpipe_uu8:dffpipe6.q[1]
q[2] <= dffpipe_uu8:dffpipe6.q[2]
q[3] <= dffpipe_uu8:dffpipe6.q[3]
q[4] <= dffpipe_uu8:dffpipe6.q[4]


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe6
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|cmpr_an5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|cmpr_an5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ad9250_top|fifo_56_28:fifo_56_28|fifo_56_28_fifo_161_jjnbjqy:fifo_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1b12:auto_generated|cntr_n6d:cntr_b
clock => counter_reg_bit0.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|gen_multi_sysref:gen_multi_sysref
clock => sysref~reg0.CLK
clock => lmfc_cnt[0].CLK
clock => lmfc_cnt[1].CLK
clock => lmfc_cnt[2].CLK
clock => lmfc_cnt[3].CLK
clock => lmfc_cnt[4].CLK
clock => lmfc_cnt[5].CLK
clock => lmfc_cnt[6].CLK
clock => lmfc_cnt[7].CLK
clock => lmfc_cnt[8].CLK
rst_n => sysref~reg0.ACLR
rst_n => lmfc_cnt[0].ACLR
rst_n => lmfc_cnt[1].ACLR
rst_n => lmfc_cnt[2].PRESET
rst_n => lmfc_cnt[3].ACLR
rst_n => lmfc_cnt[4].ACLR
rst_n => lmfc_cnt[5].ACLR
rst_n => lmfc_cnt[6].ACLR
rst_n => lmfc_cnt[7].ACLR
rst_n => lmfc_cnt[8].ACLR
rx_dev_sync_n => n_sysref.OUTPUTSELECT
sysref <= sysref~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|control_unit:control_unit
clk => clk.IN1
rst_n => spi_txdata_r[0].ACLR
rst_n => spi_txdata_r[1].ACLR
rst_n => spi_txdata_r[2].ACLR
rst_n => spi_txdata_r[3].ACLR
rst_n => spi_txdata_r[4].ACLR
rst_n => spi_txdata_r[5].ACLR
rst_n => spi_txdata_r[6].ACLR
rst_n => spi_txdata_r[7].ACLR
rst_n => spi_txdata_r[8].ACLR
rst_n => spi_txdata_r[9].ACLR
rst_n => spi_txdata_r[10].ACLR
rst_n => spi_txdata_r[11].ACLR
rst_n => spi_txdata_r[12].ACLR
rst_n => spi_txdata_r[13].ACLR
rst_n => spi_txdata_r[14].ACLR
rst_n => spi_txdata_r[15].ACLR
rst_n => spi_txdata_r[16].ACLR
rst_n => spi_txdata_r[17].ACLR
rst_n => spi_txdata_r[18].ACLR
rst_n => spi_txdata_r[19].ACLR
rst_n => spi_txdata_r[20].ACLR
rst_n => spi_txdata_r[21].ACLR
rst_n => spi_txdata_r[22].ACLR
rst_n => spi_txdata_r[23].ACLR
rst_n => spi_write_r.ACLR
rst_n => rom_addr_ptr[0].ACLR
rst_n => rom_addr_ptr[1].ACLR
rst_n => rom_addr_ptr[2].ACLR
rst_n => rom_addr_ptr[3].ACLR
rst_n => rom_addr_ptr[4].ACLR
rst_n => rom_addr_ptr[5].ACLR
rst_n => rom_clken.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].PRESET
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].PRESET
rst_n => init_reset.ACLR
rst_n => avs_rst.ACLR
rst_n => link_rst.ACLR
rst_n => frame_rst.ACLR
rst_n => current_state~3.DATAIN
rst_n => xcvr_rst.ENA
rx_ready[0] => WideAnd0.IN0
rx_ready[1] => WideAnd0.IN1
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => next_state.OUTPUTSELECT
trans_done => inc_rom_addr_ptr.OUTPUTSELECT
reset_jesd204b_en => ~NO_FANOUT~
avs_rst_n <= avs_rst.DB_MAX_OUTPUT_PORT_TYPE
frame_rst_n <= frame_rst.DB_MAX_OUTPUT_PORT_TYPE
link_rst_n <= link_rst.DB_MAX_OUTPUT_PORT_TYPE
xcvr_rst_n <= xcvr_rst.DB_MAX_OUTPUT_PORT_TYPE
spi_trdy => ~NO_FANOUT~
spi_rrdy => ~NO_FANOUT~
spi_rxdata[0] => ~NO_FANOUT~
spi_rxdata[1] => ~NO_FANOUT~
spi_rxdata[2] => ~NO_FANOUT~
spi_rxdata[3] => ~NO_FANOUT~
spi_rxdata[4] => ~NO_FANOUT~
spi_rxdata[5] => ~NO_FANOUT~
spi_rxdata[6] => ~NO_FANOUT~
spi_rxdata[7] => ~NO_FANOUT~
spi_read_n <= <VCC>
spi_write_n <= spi_write_r.DB_MAX_OUTPUT_PORT_TYPE
spi_select <= <GND>
spi_addr[0] <= <GND>
spi_addr[1] <= <GND>
spi_addr[2] <= <GND>
spi_txdata[0] <= spi_txdata_r[0].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[1] <= spi_txdata_r[1].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[2] <= spi_txdata_r[2].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[3] <= spi_txdata_r[3].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[4] <= spi_txdata_r[4].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[5] <= spi_txdata_r[5].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[6] <= spi_txdata_r[6].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[7] <= spi_txdata_r[7].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[8] <= spi_txdata_r[8].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[9] <= spi_txdata_r[9].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[10] <= spi_txdata_r[10].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[11] <= spi_txdata_r[11].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[12] <= spi_txdata_r[12].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[13] <= spi_txdata_r[13].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[14] <= spi_txdata_r[14].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[15] <= spi_txdata_r[15].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[16] <= spi_txdata_r[16].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[17] <= spi_txdata_r[17].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[18] <= spi_txdata_r[18].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[19] <= spi_txdata_r[19].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[20] <= spi_txdata_r[20].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[21] <= spi_txdata_r[21].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[22] <= spi_txdata_r[22].DB_MAX_OUTPUT_PORT_TYPE
spi_txdata[23] <= spi_txdata_r[23].DB_MAX_OUTPUT_PORT_TYPE


|ad9250_top|control_unit:control_unit|rom_port:rom_port
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
clken => clken.IN1
q[0] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[1] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[2] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[3] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[4] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[5] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[6] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[7] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[8] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[9] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[10] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[11] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[12] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[13] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[14] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[15] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[16] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[17] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[18] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[19] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[20] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[21] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[22] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q
q[23] <= rom_port_rom_1port_161_m5cej6i:rom_1port_0.q


|ad9250_top|control_unit:control_unit|rom_port:rom_port|rom_port_rom_1port_161_m5cej6i:rom_1port_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altera_syncram:altera_syncram_component.q_a
q[1] <= altera_syncram:altera_syncram_component.q_a
q[2] <= altera_syncram:altera_syncram_component.q_a
q[3] <= altera_syncram:altera_syncram_component.q_a
q[4] <= altera_syncram:altera_syncram_component.q_a
q[5] <= altera_syncram:altera_syncram_component.q_a
q[6] <= altera_syncram:altera_syncram_component.q_a
q[7] <= altera_syncram:altera_syncram_component.q_a
q[8] <= altera_syncram:altera_syncram_component.q_a
q[9] <= altera_syncram:altera_syncram_component.q_a
q[10] <= altera_syncram:altera_syncram_component.q_a
q[11] <= altera_syncram:altera_syncram_component.q_a
q[12] <= altera_syncram:altera_syncram_component.q_a
q[13] <= altera_syncram:altera_syncram_component.q_a
q[14] <= altera_syncram:altera_syncram_component.q_a
q[15] <= altera_syncram:altera_syncram_component.q_a
q[16] <= altera_syncram:altera_syncram_component.q_a
q[17] <= altera_syncram:altera_syncram_component.q_a
q[18] <= altera_syncram:altera_syncram_component.q_a
q[19] <= altera_syncram:altera_syncram_component.q_a
q[20] <= altera_syncram:altera_syncram_component.q_a
q[21] <= altera_syncram:altera_syncram_component.q_a
q[22] <= altera_syncram:altera_syncram_component.q_a
q[23] <= altera_syncram:altera_syncram_component.q_a


|ad9250_top|control_unit:control_unit|rom_port:rom_port|rom_port_rom_1port_161_m5cej6i:rom_1port_0|altera_syncram:altera_syncram_component
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_qin1:auto_generated.address_a[0]
address_a[1] => altera_syncram_qin1:auto_generated.address_a[1]
address_a[2] => altera_syncram_qin1:auto_generated.address_a[2]
address_a[3] => altera_syncram_qin1:auto_generated.address_a[3]
address_a[4] => altera_syncram_qin1:auto_generated.address_a[4]
address_a[5] => altera_syncram_qin1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_qin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altera_syncram_qin1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= altera_syncram_qin1:auto_generated.q_a[0]
q_a[1] <= altera_syncram_qin1:auto_generated.q_a[1]
q_a[2] <= altera_syncram_qin1:auto_generated.q_a[2]
q_a[3] <= altera_syncram_qin1:auto_generated.q_a[3]
q_a[4] <= altera_syncram_qin1:auto_generated.q_a[4]
q_a[5] <= altera_syncram_qin1:auto_generated.q_a[5]
q_a[6] <= altera_syncram_qin1:auto_generated.q_a[6]
q_a[7] <= altera_syncram_qin1:auto_generated.q_a[7]
q_a[8] <= altera_syncram_qin1:auto_generated.q_a[8]
q_a[9] <= altera_syncram_qin1:auto_generated.q_a[9]
q_a[10] <= altera_syncram_qin1:auto_generated.q_a[10]
q_a[11] <= altera_syncram_qin1:auto_generated.q_a[11]
q_a[12] <= altera_syncram_qin1:auto_generated.q_a[12]
q_a[13] <= altera_syncram_qin1:auto_generated.q_a[13]
q_a[14] <= altera_syncram_qin1:auto_generated.q_a[14]
q_a[15] <= altera_syncram_qin1:auto_generated.q_a[15]
q_a[16] <= altera_syncram_qin1:auto_generated.q_a[16]
q_a[17] <= altera_syncram_qin1:auto_generated.q_a[17]
q_a[18] <= altera_syncram_qin1:auto_generated.q_a[18]
q_a[19] <= altera_syncram_qin1:auto_generated.q_a[19]
q_a[20] <= altera_syncram_qin1:auto_generated.q_a[20]
q_a[21] <= altera_syncram_qin1:auto_generated.q_a[21]
q_a[22] <= altera_syncram_qin1:auto_generated.q_a[22]
q_a[23] <= altera_syncram_qin1:auto_generated.q_a[23]
q_b[0] <= <GND>
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~


|ad9250_top|control_unit:control_unit|rom_port:rom_port|rom_port_rom_1port_161_m5cej6i:rom_1port_0|altera_syncram:altera_syncram_component|altera_syncram_qin1:auto_generated
address_a[0] => altsyncram_t1c4:altsyncram1.address_a[0]
address_a[1] => altsyncram_t1c4:altsyncram1.address_a[1]
address_a[2] => altsyncram_t1c4:altsyncram1.address_a[2]
address_a[3] => altsyncram_t1c4:altsyncram1.address_a[3]
address_a[4] => altsyncram_t1c4:altsyncram1.address_a[4]
address_a[5] => altsyncram_t1c4:altsyncram1.address_a[5]
clock0 => altsyncram_t1c4:altsyncram1.clock0
clocken0 => altsyncram_t1c4:altsyncram1.clocken0
q_a[0] <= altsyncram_t1c4:altsyncram1.q_a[0]
q_a[1] <= altsyncram_t1c4:altsyncram1.q_a[1]
q_a[2] <= altsyncram_t1c4:altsyncram1.q_a[2]
q_a[3] <= altsyncram_t1c4:altsyncram1.q_a[3]
q_a[4] <= altsyncram_t1c4:altsyncram1.q_a[4]
q_a[5] <= altsyncram_t1c4:altsyncram1.q_a[5]
q_a[6] <= altsyncram_t1c4:altsyncram1.q_a[6]
q_a[7] <= altsyncram_t1c4:altsyncram1.q_a[7]
q_a[8] <= altsyncram_t1c4:altsyncram1.q_a[8]
q_a[9] <= altsyncram_t1c4:altsyncram1.q_a[9]
q_a[10] <= altsyncram_t1c4:altsyncram1.q_a[10]
q_a[11] <= altsyncram_t1c4:altsyncram1.q_a[11]
q_a[12] <= altsyncram_t1c4:altsyncram1.q_a[12]
q_a[13] <= altsyncram_t1c4:altsyncram1.q_a[13]
q_a[14] <= altsyncram_t1c4:altsyncram1.q_a[14]
q_a[15] <= altsyncram_t1c4:altsyncram1.q_a[15]
q_a[16] <= altsyncram_t1c4:altsyncram1.q_a[16]
q_a[17] <= altsyncram_t1c4:altsyncram1.q_a[17]
q_a[18] <= altsyncram_t1c4:altsyncram1.q_a[18]
q_a[19] <= altsyncram_t1c4:altsyncram1.q_a[19]
q_a[20] <= altsyncram_t1c4:altsyncram1.q_a[20]
q_a[21] <= altsyncram_t1c4:altsyncram1.q_a[21]
q_a[22] <= altsyncram_t1c4:altsyncram1.q_a[22]
q_a[23] <= altsyncram_t1c4:altsyncram1.q_a[23]


|ad9250_top|control_unit:control_unit|rom_port:rom_port|rom_port_rom_1port_161_m5cej6i:rom_1port_0|altera_syncram:altera_syncram_component|altera_syncram_qin1:auto_generated|altsyncram_t1c4:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
clocken0 => ram_block2a20.ENA0
clocken0 => ram_block2a21.ENA0
clocken0 => ram_block2a22.ENA0
clocken0 => ram_block2a23.ENA0
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_a[23] <= ram_block2a23.PORTADATAOUT


|ad9250_top|spi_master:spi_master
rst_n => spi_rxdata[0]~reg0.ACLR
rst_n => spi_rxdata[1]~reg0.ACLR
rst_n => spi_rxdata[2]~reg0.ACLR
rst_n => spi_rxdata[3]~reg0.ACLR
rst_n => spi_rxdata[4]~reg0.ACLR
rst_n => spi_rxdata[5]~reg0.ACLR
rst_n => spi_rxdata[6]~reg0.ACLR
rst_n => spi_rxdata[7]~reg0.ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => cnt_bit[4].ACLR
rst_n => trans_done~reg0.ACLR
rst_n => io_sel~reg0.ACLR
rst_n => mosi~reg0.ACLR
rst_n => sck~reg0.PRESET
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => ss~reg0.PRESET
rst_n => current_state~3.DATAIN
rst_n => read_done~reg0.ENA
clk => read_done~reg0.CLK
clk => spi_rxdata[0]~reg0.CLK
clk => spi_rxdata[1]~reg0.CLK
clk => spi_rxdata[2]~reg0.CLK
clk => spi_rxdata[3]~reg0.CLK
clk => spi_rxdata[4]~reg0.CLK
clk => spi_rxdata[5]~reg0.CLK
clk => spi_rxdata[6]~reg0.CLK
clk => spi_rxdata[7]~reg0.CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_bit[4].CLK
clk => trans_done~reg0.CLK
clk => io_sel~reg0.CLK
clk => mosi~reg0.CLK
clk => sck~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => ss~reg0.CLK
clk => current_state~1.DATAIN
wr_en => next_state.OUTPUTSELECT
wr_en => next_state.OUTPUTSELECT
wr_en => Selector2.IN2
rd_en => next_state.DATAA
rd_en => next_state.DATAA
spi_txdata[0] => Mux0.IN31
spi_txdata[1] => Mux0.IN30
spi_txdata[2] => Mux0.IN29
spi_txdata[3] => Mux0.IN28
spi_txdata[4] => Mux0.IN27
spi_txdata[5] => Mux0.IN26
spi_txdata[6] => Mux0.IN25
spi_txdata[7] => Mux0.IN24
spi_txdata[8] => Mux0.IN23
spi_txdata[9] => Mux0.IN22
spi_txdata[10] => Mux0.IN21
spi_txdata[11] => Mux0.IN20
spi_txdata[12] => Mux0.IN19
spi_txdata[13] => Mux0.IN18
spi_txdata[14] => Mux0.IN17
spi_txdata[15] => Mux0.IN16
spi_txdata[16] => Mux0.IN15
spi_txdata[17] => Mux0.IN14
spi_txdata[18] => Mux0.IN13
spi_txdata[19] => Mux0.IN12
spi_txdata[20] => Mux0.IN11
spi_txdata[21] => Mux0.IN10
spi_txdata[22] => Mux0.IN9
spi_txdata[23] => Mux0.IN8
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
miso => spi_rxdata.DATAB
ss <= ss~reg0.DB_MAX_OUTPUT_PORT_TYPE
sck <= sck~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
io_sel <= io_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_done <= trans_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_done <= read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[0] <= spi_rxdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[1] <= spi_rxdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[2] <= spi_rxdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[3] <= spi_rxdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[4] <= spi_rxdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[5] <= spi_rxdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[6] <= spi_rxdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_rxdata[7] <= spi_rxdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


