//MUX 2:1 
module AND_Gate(
input wire a,b,
output reg q
);

always @(*)begin
case(b)
1'b0: q=1'b0;
1'b1: q=a;
endcase
end 
endmodule
