#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 27 13:38:55 2022
# Process ID: 21384
# Current directory: D:/Vteacher/OExp03-div32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9572 D:\Vteacher\OExp03-div32\div32.xpr
# Log file: D:/Vteacher/OExp03-div32/vivado.log
# Journal file: D:/Vteacher/OExp03-div32\vivado.jou
#-----------------------------------------------------------
start_gui
oexit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 13:39:13 2022...
ect file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-div32' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'div32.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.051 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim/xsim.dir/div32_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim/xsim.dir/div32_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 27 14:22:17 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 27 14:22:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.051 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 2725 ns : File "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 3415 ns : File "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 3415 ns : File "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 3415 ns : File "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj div32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sources_1/new/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
"xelab -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto db90b1ea8cbb4d8f86b747cb3efc6342 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div32_tb_behav xil_defaultlib.div32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div32
Compiling module xil_defaultlib.div32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/OExp03-div32/div32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div32_tb_behav -key {Behavioral:sim_1:Functional:div32_tb} -tclbatch {div32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source div32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 3415 ns : File "D:/Vteacher/OExp03-div32/div32.srcs/sim_1/imports/new/div32_tb.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 23:33:04 2022...
