# Pipeline-CPU-with-Cache
This is my computer architecture course project, my friend jimmycsie and I implemented a Pipeline CPU with Cache in Verilog 
