[INF:CM0023] Creating log file ../../build/regression/HierMultiSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<205> s<204> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dm_csrs> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:15>
n<> u<4> t<Port> p<5> l<1:17> el<1:17>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:16> el<1:18>
n<> u<6> t<Module_nonansi_header> p<202> c<2> s<26> l<1:1> el<1:19>
n<dmi_req_i> u<7> t<StringConst> p<8> l<2:10> el<2:19>
n<> u<8> t<Ps_or_hierarchical_identifier> p<12> c<7> s<11> l<2:10> el<2:19>
n<addr1> u<9> t<StringConst> p<11> s<10> l<2:20> el<2:25>
n<> u<10> t<Constant_bit_select> p<11> l<2:26> el<2:26>
n<> u<11> t<Constant_select> p<12> c<9> l<2:19> el<2:25>
n<> u<12> t<Net_lvalue> p<20> c<8> s<19> l<2:10> el<2:25>
n<dmi_req_i> u<13> t<StringConst> p<17> s<14> l<2:28> el<2:37>
n<addr2> u<14> t<StringConst> p<17> s<16> l<2:38> el<2:43>
n<> u<15> t<Bit_select> p<16> l<2:44> el<2:44>
n<> u<16> t<Select> p<17> c<15> l<2:44> el<2:44>
n<> u<17> t<Complex_func_call> p<18> c<13> l<2:28> el<2:43>
n<> u<18> t<Primary> p<19> c<17> l<2:28> el<2:43>
n<> u<19> t<Expression> p<20> c<18> l<2:28> el<2:43>
n<> u<20> t<Net_assignment> p<21> c<12> l<2:10> el<2:43>
n<> u<21> t<List_of_net_assignments> p<22> c<20> l<2:10> el<2:43>
n<> u<22> t<Continuous_assign> p<23> c<21> l<2:3> el<2:45>
n<> u<23> t<Module_common_item> p<24> c<22> l<2:3> el<2:45>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<2:3> el<2:45>
n<> u<25> t<Non_port_module_item> p<26> c<24> l<2:3> el<2:45>
n<> u<26> t<Module_item> p<202> c<25> s<74> l<2:3> el<2:45>
n<kmac_mask_o> u<27> t<StringConst> p<28> l<3:10> el<3:21>
n<> u<28> t<Ps_or_hierarchical_identifier> p<48> c<27> s<47> l<3:10> el<3:21>
n<> u<29> t<Constant_bit_select> p<47> s<46> l<3:21> el<3:21>
n<8> u<30> t<IntConst> p<31> l<3:22> el<3:23>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:22> el<3:23>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:22> el<3:23>
n<> u<33> t<Constant_expression> p<39> c<32> s<38> l<3:22> el<3:23>
n<i> u<34> t<StringConst> p<35> l<3:24> el<3:25>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:24> el<3:25>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:24> el<3:25>
n<> u<37> t<Constant_expression> p<39> c<36> l<3:24> el<3:25>
n<> u<38> t<BinOp_Mult> p<39> s<37> l<3:23> el<3:24>
n<> u<39> t<Constant_expression> p<45> c<33> s<40> l<3:22> el<3:25>
n<> u<40> t<IncPartSelectOp> p<45> s<44> l<3:25> el<3:27>
n<8> u<41> t<IntConst> p<42> l<3:27> el<3:28>
n<> u<42> t<Primary_literal> p<43> c<41> l<3:27> el<3:28>
n<> u<43> t<Constant_primary> p<44> c<42> l<3:27> el<3:28>
n<> u<44> t<Constant_expression> p<45> c<43> l<3:27> el<3:28>
n<> u<45> t<Constant_indexed_range> p<46> c<39> l<3:22> el<3:28>
n<> u<46> t<Constant_part_select_range> p<47> c<45> l<3:22> el<3:28>
n<> u<47> t<Constant_select> p<48> c<29> l<3:21> el<3:29>
n<> u<48> t<Net_lvalue> p<68> c<28> s<67> l<3:10> el<3:29>
n<8> u<49> t<IntConst> p<50> l<3:33> el<3:34>
n<> u<50> t<Primary_literal> p<51> c<49> l<3:33> el<3:34>
n<> u<51> t<Primary> p<52> c<50> l<3:33> el<3:34>
n<> u<52> t<Expression> p<65> c<51> s<64> l<3:33> el<3:34>
n<keymgr_data_i> u<53> t<StringConst> p<61> s<54> l<3:35> el<3:48>
n<strb> u<54> t<StringConst> p<61> s<60> l<3:49> el<3:53>
n<i> u<55> t<StringConst> p<56> l<3:54> el<3:55>
n<> u<56> t<Primary_literal> p<57> c<55> l<3:54> el<3:55>
n<> u<57> t<Primary> p<58> c<56> l<3:54> el<3:55>
n<> u<58> t<Expression> p<59> c<57> l<3:54> el<3:55>
n<> u<59> t<Bit_select> p<60> c<58> l<3:53> el<3:56>
n<> u<60> t<Select> p<61> c<59> l<3:53> el<3:56>
n<> u<61> t<Complex_func_call> p<62> c<53> l<3:35> el<3:56>
n<> u<62> t<Primary> p<63> c<61> l<3:35> el<3:56>
n<> u<63> t<Expression> p<64> c<62> l<3:35> el<3:56>
n<> u<64> t<Concatenation> p<65> c<63> l<3:34> el<3:57>
n<> u<65> t<Multiple_concatenation> p<66> c<52> l<3:32> el<3:58>
n<> u<66> t<Primary> p<67> c<65> l<3:32> el<3:58>
n<> u<67> t<Expression> p<68> c<66> l<3:32> el<3:58>
n<> u<68> t<Net_assignment> p<69> c<48> l<3:10> el<3:58>
n<> u<69> t<List_of_net_assignments> p<70> c<68> l<3:10> el<3:58>
n<> u<70> t<Continuous_assign> p<71> c<69> l<3:3> el<3:59>
n<> u<71> t<Module_common_item> p<72> c<70> l<3:3> el<3:59>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<3:3> el<3:59>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<3:3> el<3:59>
n<> u<74> t<Module_item> p<202> c<73> s<114> l<3:3> el<3:59>
n<o> u<75> t<StringConst> p<76> l<4:10> el<4:11>
n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<4:10> el<4:11>
n<> u<77> t<Constant_bit_select> p<78> l<4:12> el<4:12>
n<> u<78> t<Constant_select> p<79> c<77> l<4:12> el<4:12>
n<> u<79> t<Net_lvalue> p<108> c<76> s<107> l<4:10> el<4:11>
n<keymgr_key_i> u<80> t<StringConst> p<105> s<81> l<4:14> el<4:26>
n<key> u<81> t<StringConst> p<105> s<104> l<4:27> el<4:30>
n<0> u<82> t<IntConst> p<83> l<4:31> el<4:32>
n<> u<83> t<Primary_literal> p<84> c<82> l<4:31> el<4:32>
n<> u<84> t<Primary> p<85> c<83> l<4:31> el<4:32>
n<> u<85> t<Expression> p<86> c<84> l<4:31> el<4:32>
n<> u<86> t<Bit_select> p<104> c<85> s<103> l<4:30> el<4:33>
n<1> u<87> t<IntConst> p<88> l<4:34> el<4:35>
n<> u<88> t<Primary_literal> p<89> c<87> l<4:34> el<4:35>
n<> u<89> t<Primary> p<90> c<88> l<4:34> el<4:35>
n<> u<90> t<Expression> p<96> c<89> s<95> l<4:34> el<4:35>
n<32> u<91> t<IntConst> p<92> l<4:38> el<4:40>
n<> u<92> t<Primary_literal> p<93> c<91> l<4:38> el<4:40>
n<> u<93> t<Primary> p<94> c<92> l<4:38> el<4:40>
n<> u<94> t<Expression> p<96> c<93> l<4:38> el<4:40>
n<> u<95> t<BinOp_Mult> p<96> s<94> l<4:36> el<4:37>
n<> u<96> t<Expression> p<102> c<90> s<97> l<4:34> el<4:40>
n<> u<97> t<IncPartSelectOp> p<102> s<101> l<4:41> el<4:43>
n<32> u<98> t<IntConst> p<99> l<4:44> el<4:46>
n<> u<99> t<Primary_literal> p<100> c<98> l<4:44> el<4:46>
n<> u<100> t<Constant_primary> p<101> c<99> l<4:44> el<4:46>
n<> u<101> t<Constant_expression> p<102> c<100> l<4:44> el<4:46>
n<> u<102> t<Indexed_range> p<103> c<96> l<4:34> el<4:46>
n<> u<103> t<Part_select_range> p<104> c<102> l<4:34> el<4:46>
n<> u<104> t<Select> p<105> c<86> l<4:30> el<4:47>
n<> u<105> t<Complex_func_call> p<106> c<80> l<4:14> el<4:47>
n<> u<106> t<Primary> p<107> c<105> l<4:14> el<4:47>
n<> u<107> t<Expression> p<108> c<106> l<4:14> el<4:47>
n<> u<108> t<Net_assignment> p<109> c<79> l<4:10> el<4:47>
n<> u<109> t<List_of_net_assignments> p<110> c<108> l<4:10> el<4:47>
n<> u<110> t<Continuous_assign> p<111> c<109> l<4:3> el<4:48>
n<> u<111> t<Module_common_item> p<112> c<110> l<4:3> el<4:48>
n<> u<112> t<Module_or_generate_item> p<113> c<111> l<4:3> el<4:48>
n<> u<113> t<Non_port_module_item> p<114> c<112> l<4:3> el<4:48>
n<> u<114> t<Module_item> p<202> c<113> s<142> l<4:3> el<4:48>
n<sram_otp_key_o> u<115> t<StringConst> p<127> s<125> l<5:10> el<5:24>
n<2> u<116> t<IntConst> p<117> l<5:25> el<5:26>
n<> u<117> t<Primary_literal> p<118> c<116> l<5:25> el<5:26>
n<> u<118> t<Constant_primary> p<119> c<117> l<5:25> el<5:26>
n<> u<119> t<Constant_expression> p<125> c<118> s<124> l<5:25> el<5:26>
n<2> u<120> t<IntConst> p<121> l<5:27> el<5:28>
n<> u<121> t<Primary_literal> p<122> c<120> l<5:27> el<5:28>
n<> u<122> t<Constant_primary> p<123> c<121> l<5:27> el<5:28>
n<> u<123> t<Constant_expression> p<125> c<122> l<5:27> el<5:28>
n<> u<124> t<BinOp_Minus> p<125> s<123> l<5:26> el<5:27>
n<> u<125> t<Constant_expression> p<127> c<119> s<126> l<5:25> el<5:28>
n<nonce> u<126> t<StringConst> p<127> l<5:30> el<5:35>
n<> u<127> t<Hierarchical_identifier> p<128> c<115> l<5:10> el<5:35>
n<> u<128> t<Ps_or_hierarchical_identifier> p<131> c<127> s<130> l<5:10> el<5:35>
n<> u<129> t<Constant_bit_select> p<130> l<5:36> el<5:36>
n<> u<130> t<Constant_select> p<131> c<129> l<5:36> el<5:36>
n<> u<131> t<Net_lvalue> p<136> c<128> s<135> l<5:10> el<5:35>
n<1> u<132> t<IntConst> p<133> l<5:38> el<5:39>
n<> u<133> t<Primary_literal> p<134> c<132> l<5:38> el<5:39>
n<> u<134> t<Primary> p<135> c<133> l<5:38> el<5:39>
n<> u<135> t<Expression> p<136> c<134> l<5:38> el<5:39>
n<> u<136> t<Net_assignment> p<137> c<131> l<5:10> el<5:39>
n<> u<137> t<List_of_net_assignments> p<138> c<136> l<5:10> el<5:39>
n<> u<138> t<Continuous_assign> p<139> c<137> l<5:3> el<5:40>
n<> u<139> t<Module_common_item> p<140> c<138> l<5:3> el<5:40>
n<> u<140> t<Module_or_generate_item> p<141> c<139> l<5:3> el<5:40>
n<> u<141> t<Non_port_module_item> p<142> c<140> l<5:3> el<5:40>
n<> u<142> t<Module_item> p<202> c<141> s<177> l<5:3> el<5:40>
n<> u<143> t<IntVec_TypeLogic> p<144> l<6:3> el<6:8>
n<> u<144> t<Data_type> p<170> c<143> s<169> l<6:3> el<6:8>
n<c> u<145> t<StringConst> p<168> s<167> l<6:9> el<6:10>
n<a> u<146> t<StringConst> p<165> s<150> l<6:13> el<6:14>
n<0> u<147> t<IntConst> p<148> l<6:15> el<6:16>
n<> u<148> t<Primary_literal> p<149> c<147> l<6:15> el<6:16>
n<> u<149> t<Constant_primary> p<150> c<148> l<6:15> el<6:16>
n<> u<150> t<Constant_expression> p<165> c<149> s<151> l<6:15> el<6:16>
n<source> u<151> t<StringConst> p<165> s<164> l<6:18> el<6:24>
n<> u<152> t<Bit_select> p<164> s<163> l<6:24> el<6:24>
n<6> u<153> t<IntConst> p<154> l<6:25> el<6:26>
n<> u<154> t<Primary_literal> p<155> c<153> l<6:25> el<6:26>
n<> u<155> t<Primary> p<156> c<154> l<6:25> el<6:26>
n<> u<156> t<Expression> p<162> c<155> s<157> l<6:25> el<6:26>
n<> u<157> t<DecPartSelectOp> p<162> s<161> l<6:27> el<6:29>
n<2> u<158> t<IntConst> p<159> l<6:30> el<6:31>
n<> u<159> t<Primary_literal> p<160> c<158> l<6:30> el<6:31>
n<> u<160> t<Constant_primary> p<161> c<159> l<6:30> el<6:31>
n<> u<161> t<Constant_expression> p<162> c<160> l<6:30> el<6:31>
n<> u<162> t<Indexed_range> p<163> c<156> l<6:25> el<6:31>
n<> u<163> t<Part_select_range> p<164> c<162> l<6:25> el<6:31>
n<> u<164> t<Select> p<165> c<152> l<6:24> el<6:32>
n<> u<165> t<Complex_func_call> p<166> c<146> l<6:13> el<6:32>
n<> u<166> t<Primary> p<167> c<165> l<6:13> el<6:32>
n<> u<167> t<Expression> p<168> c<166> l<6:13> el<6:32>
n<> u<168> t<Variable_decl_assignment> p<169> c<145> l<6:9> el<6:32>
n<> u<169> t<List_of_variable_decl_assignments> p<170> c<168> l<6:9> el<6:32>
n<> u<170> t<Variable_declaration> p<171> c<144> l<6:3> el<6:33>
n<> u<171> t<Data_declaration> p<172> c<170> l<6:3> el<6:33>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> l<6:3> el<6:33>
n<> u<173> t<Module_or_generate_item_declaration> p<174> c<172> l<6:3> el<6:33>
n<> u<174> t<Module_common_item> p<175> c<173> l<6:3> el<6:33>
n<> u<175> t<Module_or_generate_item> p<176> c<174> l<6:3> el<6:33>
n<> u<176> t<Non_port_module_item> p<177> c<175> l<6:3> el<6:33>
n<> u<177> t<Module_item> p<202> c<176> s<201> l<6:3> el<6:33>
n<> u<178> t<IntegerAtomType_Byte> p<179> l<7:3> el<7:7>
n<> u<179> t<Data_type> p<194> c<178> s<193> l<7:3> el<7:7>
n<o> u<180> t<StringConst> p<192> s<191> l<7:8> el<7:9>
n<b> u<181> t<StringConst> p<189> s<183> l<7:12> el<7:13>
n<> u<182> t<Bit_select> p<183> l<7:13> el<7:13>
n<> u<183> t<Select> p<189> c<182> s<188> l<7:13> el<7:13>
n<> u<184> t<And_call> p<185> l<7:14> el<7:17>
n<> u<185> t<Array_method_name> p<186> c<184> l<7:14> el<7:17>
n<> u<186> t<Array_manipulation_call> p<187> c<185> l<7:14> el<7:17>
n<> u<187> t<Built_in_method_call> p<188> c<186> l<7:14> el<7:17>
n<> u<188> t<Method_call_body> p<189> c<187> l<7:14> el<7:17>
n<> u<189> t<Complex_func_call> p<190> c<181> l<7:12> el<7:17>
n<> u<190> t<Primary> p<191> c<189> l<7:12> el<7:17>
n<> u<191> t<Expression> p<192> c<190> l<7:12> el<7:17>
n<> u<192> t<Variable_decl_assignment> p<193> c<180> l<7:8> el<7:17>
n<> u<193> t<List_of_variable_decl_assignments> p<194> c<192> l<7:8> el<7:17>
n<> u<194> t<Variable_declaration> p<195> c<179> l<7:3> el<7:18>
n<> u<195> t<Data_declaration> p<196> c<194> l<7:3> el<7:18>
n<> u<196> t<Package_or_generate_item_declaration> p<197> c<195> l<7:3> el<7:18>
n<> u<197> t<Module_or_generate_item_declaration> p<198> c<196> l<7:3> el<7:18>
n<> u<198> t<Module_common_item> p<199> c<197> l<7:3> el<7:18>
n<> u<199> t<Module_or_generate_item> p<200> c<198> l<7:3> el<7:18>
n<> u<200> t<Non_port_module_item> p<201> c<199> l<7:3> el<7:18>
n<> u<201> t<Module_item> p<202> c<200> l<7:3> el<7:18>
n<> u<202> t<Module_declaration> p<203> c<6> l<1:1> el<8:10>
n<> u<203> t<Description> p<204> c<202> l<1:1> el<8:10>
n<> u<204> t<Source_text> p<205> c<203> l<1:1> el<8:10>
n<> u<205> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dm_csrs".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dm_csrs".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dm_csrs".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HierMultiSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HierMultiSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HierMultiSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dm_csrs)
|vpiElaborated:1
|vpiName:work@dm_csrs
|uhdmallModules:
\_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@dm_csrs)
  |vpiFullName:work@dm_csrs
  |vpiDefName:work@dm_csrs
  |vpiNet:
  \_logic_net: (work@dm_csrs.c), line:6:9, endln:6:10
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@dm_csrs.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dm_csrs.o), line:7:8, endln:7:9
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiFullName:work@dm_csrs.o
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:43
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_hier_path: (dmi_req_i.addr2), line:2:28, endln:2:43
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:43
      |vpiName:dmi_req_i.addr2
      |vpiActual:
      \_ref_obj: (dmi_req_i), line:2:28, endln:2:37
        |vpiParent:
        \_hier_path: (dmi_req_i.addr2), line:2:28, endln:2:43
        |vpiName:dmi_req_i
      |vpiActual:
      \_ref_obj: (addr2), line:2:38, endln:2:43
        |vpiName:addr2
    |vpiLhs:
    \_hier_path: (dmi_req_i.addr1), line:2:10, endln:2:25
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:43
      |vpiName:dmi_req_i.addr1
      |vpiActual:
      \_ref_obj: (dmi_req_i)
        |vpiParent:
        \_hier_path: (dmi_req_i.addr1), line:2:10, endln:2:25
        |vpiName:dmi_req_i
      |vpiActual:
      \_ref_obj: (addr1)
        |vpiName:addr1
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:58
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_operation: , line:3:32, endln:3:58
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:58
      |vpiOpType:34
      |vpiOperand:
      \_constant: , line:3:33, endln:3:34
        |vpiParent:
        \_operation: , line:3:32, endln:3:58
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:3:34, endln:3:57
        |vpiParent:
        \_operation: , line:3:32, endln:3:58
        |vpiOpType:33
        |vpiOperand:
        \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
          |vpiName:keymgr_data_i.strb[i]
          |vpiActual:
          \_ref_obj: (keymgr_data_i), line:3:35, endln:3:48
            |vpiParent:
            \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
            |vpiName:keymgr_data_i
          |vpiActual:
          \_bit_select: (strb), line:3:49, endln:3:53
            |vpiParent:
            \_ref_obj: (strb[i])
              |vpiParent:
              \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
              |vpiName:strb[i]
            |vpiName:strb
            |vpiIndex:
            \_ref_obj: (i), line:3:54, endln:3:55
              |vpiName:i
              |vpiActual:
              \_logic_net: (i)
                |vpiName:i
                |vpiNetType:1
    |vpiLhs:
    \_indexed_part_select: , line:3:10, endln:3:29
      |vpiParent:
      \_ref_obj: kmac_mask_o (work@dm_csrs.kmac_mask_o)
        |vpiParent:
        \_cont_assign: , line:3:10, endln:3:58
        |vpiName:kmac_mask_o
        |vpiFullName:work@dm_csrs.kmac_mask_o
        |vpiDefName:kmac_mask_o
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:3:22, endln:3:25
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:3:22, endln:3:23
          |vpiParent:
          \_operation: , line:3:22, endln:3:25
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (i), line:3:24, endln:3:25
          |vpiParent:
          \_operation: , line:3:22, endln:3:25
          |vpiName:i
          |vpiActual:
          \_logic_net: (i)
      |vpiWidthExpr:
      \_constant: , line:3:27, endln:3:28
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:47
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:47
      |vpiName:keymgr_key_i.key[0][+:32]
      |vpiActual:
      \_ref_obj: (keymgr_key_i), line:4:14, endln:4:26
        |vpiParent:
        \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
        |vpiName:keymgr_key_i
      |vpiActual:
      \_bit_select: (key), line:4:27, endln:4:30
        |vpiParent:
        \_ref_obj: (work@dm_csrs.key[0])
          |vpiParent:
          \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
          |vpiName:key[0]
          |vpiFullName:work@dm_csrs.key[0]
        |vpiName:key
        |vpiIndex:
        \_constant: , line:4:31, endln:4:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_indexed_part_select: , line:4:27, endln:4:46
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_operation: , line:4:34, endln:4:40
          |vpiOpType:25
          |vpiOperand:
          \_constant: , line:4:34, endln:4:35
            |vpiParent:
            \_operation: , line:4:34, endln:4:40
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:4:38, endln:4:40
            |vpiParent:
            \_operation: , line:4:34, endln:4:40
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:4:44, endln:4:46
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dm_csrs.o), line:4:10, endln:4:11
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:47
      |vpiName:o
      |vpiFullName:work@dm_csrs.o
      |vpiActual:
      \_byte_var: (work@dm_csrs.o), line:7:8, endln:7:17
        |vpiParent:
        \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
        |vpiTypespec:
        \_byte_typespec: , line:7:3, endln:7:7
          |vpiSigned:1
        |vpiName:o
        |vpiFullName:work@dm_csrs.o
        |vpiVisibility:1
        |vpiExpr:
        \_hier_path: (b), line:7:12, endln:7:17
          |vpiName:b
          |vpiActual:
          \_ref_obj: (b), line:7:12, endln:7:13
            |vpiName:b
          |vpiActual:
          \_method_func_call: (and), line:7:14, endln:7:17
            |vpiName:and
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:39
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:5:38, endln:5:39
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:39
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:39
      |vpiName:sram_otp_key_o[...].nonce
      |vpiActual:
      \_bit_select: (sram_otp_key_o), line:5:10, endln:5:24
        |vpiParent:
        \_ref_obj: (work@dm_csrs.sram_otp_key_o[...])
          |vpiParent:
          \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
          |vpiName:sram_otp_key_o[...]
          |vpiFullName:work@dm_csrs.sram_otp_key_o[...]
        |vpiName:sram_otp_key_o
        |vpiIndex:
        \_operation: , line:5:25, endln:5:28
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:5:25, endln:5:26
            |vpiParent:
            \_operation: , line:5:25, endln:5:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:27, endln:5:28
            |vpiParent:
            \_operation: , line:5:25, endln:5:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiActual:
      \_ref_obj: (nonce)
        |vpiParent:
        \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
        |vpiName:nonce
|uhdmtopModules:
\_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
  |vpiName:work@dm_csrs
  |vpiVariables:
  \_logic_var: (work@dm_csrs.c), line:6:9, endln:6:32
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:6:3, endln:6:8
    |vpiName:c
    |vpiFullName:work@dm_csrs.c
    |vpiVisibility:1
    |vpiExpr:
    \_hier_path: (a[0].source[6-:2]), line:6:13, endln:6:32
      |vpiName:a[0].source[6-:2]
      |vpiActual:
      \_bit_select: (a), line:6:13, endln:6:14
        |vpiParent:
        \_ref_obj: (a[0])
          |vpiParent:
          \_hier_path: (a[0].source[6-:2]), line:6:13, endln:6:32
          |vpiName:a[0]
        |vpiName:a
        |vpiIndex:
        \_constant: , line:6:15, endln:6:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_indexed_part_select: , line:6:18, endln:6:31
        |vpiParent:
        \_ref_obj: (source)
          |vpiName:source
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_constant: , line:6:25, endln:6:26
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:6:30, endln:6:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
  |vpiVariables:
  \_byte_var: (work@dm_csrs.o), line:7:8, endln:7:17
  |vpiDefName:work@dm_csrs
  |vpiTop:1
  |vpiNet:
  \_logic_net: (i)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:43
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_hier_path: (dmi_req_i.addr2), line:2:28, endln:2:43
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:43
      |vpiName:dmi_req_i.addr2
      |vpiActual:
      \_ref_obj: (dmi_req_i), line:2:28, endln:2:37
        |vpiParent:
        \_hier_path: (dmi_req_i.addr2), line:2:28, endln:2:43
        |vpiName:dmi_req_i
      |vpiActual:
      \_ref_obj: (addr2), line:2:38, endln:2:43
        |vpiParent:
        \_hier_path: (dmi_req_i.addr2), line:2:28, endln:2:43
        |vpiName:addr2
    |vpiLhs:
    \_hier_path: (dmi_req_i.addr1), line:2:10, endln:2:25
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:43
      |vpiName:dmi_req_i.addr1
      |vpiActual:
      \_ref_obj: (dmi_req_i)
        |vpiParent:
        \_hier_path: (dmi_req_i.addr1), line:2:10, endln:2:25
        |vpiName:dmi_req_i
      |vpiActual:
      \_ref_obj: (addr1)
        |vpiParent:
        \_hier_path: (dmi_req_i.addr1), line:2:10, endln:2:25
        |vpiName:addr1
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:58
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_operation: , line:3:32, endln:3:58
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:58
      |vpiOpType:34
      |vpiOperand:
      \_constant: , line:3:33, endln:3:34
      |vpiOperand:
      \_operation: , line:3:34, endln:3:57
        |vpiParent:
        \_operation: , line:3:32, endln:3:58
        |vpiOpType:33
        |vpiOperand:
        \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
          |vpiParent:
          \_operation: , line:3:34, endln:3:57
          |vpiName:keymgr_data_i.strb[i]
          |vpiActual:
          \_ref_obj: (keymgr_data_i), line:3:35, endln:3:48
            |vpiParent:
            \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
            |vpiName:keymgr_data_i
          |vpiActual:
          \_bit_select: (strb), line:3:49, endln:3:53
            |vpiParent:
            \_ref_obj: (work@dm_csrs.strb[i])
              |vpiParent:
              \_hier_path: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
              |vpiName:strb[i]
              |vpiFullName:work@dm_csrs.strb[i]
            |vpiName:strb
            |vpiIndex:
            \_ref_obj: (work@dm_csrs.strb[i].i), line:3:54, endln:3:55
              |vpiParent:
              \_bit_select: (strb), line:3:49, endln:3:53
              |vpiName:i
              |vpiFullName:work@dm_csrs.strb[i].i
              |vpiActual:
              \_logic_net: (i)
    |vpiLhs:
    \_indexed_part_select: , line:3:10, endln:3:29
      |vpiParent:
      \_ref_obj: kmac_mask_o (work@dm_csrs.kmac_mask_o)
        |vpiParent:
        \_cont_assign: , line:3:10, endln:3:58
        |vpiName:kmac_mask_o
        |vpiFullName:work@dm_csrs.kmac_mask_o
        |vpiDefName:kmac_mask_o
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:3:22, endln:3:25
        |vpiParent:
        \_indexed_part_select: , line:3:10, endln:3:29
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:3:22, endln:3:23
        |vpiOperand:
        \_ref_obj: (work@dm_csrs.kmac_mask_o.i), line:3:24, endln:3:25
          |vpiParent:
          \_operation: , line:3:22, endln:3:25
          |vpiName:i
          |vpiFullName:work@dm_csrs.kmac_mask_o.i
          |vpiActual:
          \_logic_net: (i)
      |vpiWidthExpr:
      \_constant: , line:3:27, endln:3:28
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:47
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:47
      |vpiName:keymgr_key_i.key[0][+:32]
      |vpiActual:
      \_ref_obj: (keymgr_key_i), line:4:14, endln:4:26
        |vpiParent:
        \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
        |vpiName:keymgr_key_i
      |vpiActual:
      \_bit_select: (key), line:4:27, endln:4:30
        |vpiParent:
        \_ref_obj: (work@dm_csrs.key[0])
          |vpiParent:
          \_hier_path: (keymgr_key_i.key[0][+:32]), line:4:14, endln:4:47
          |vpiName:key[0]
          |vpiFullName:work@dm_csrs.key[0]
        |vpiName:key
        |vpiIndex:
        \_constant: , line:4:31, endln:4:32
      |vpiActual:
      \_indexed_part_select: , line:4:27, endln:4:46
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_operation: , line:4:34, endln:4:40
          |vpiParent:
          \_indexed_part_select: , line:4:27, endln:4:46
          |vpiOpType:25
          |vpiOperand:
          \_constant: , line:4:34, endln:4:35
          |vpiOperand:
          \_constant: , line:4:38, endln:4:40
        |vpiWidthExpr:
        \_constant: , line:4:44, endln:4:46
    |vpiLhs:
    \_ref_obj: (work@dm_csrs.o), line:4:10, endln:4:11
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:47
      |vpiName:o
      |vpiFullName:work@dm_csrs.o
      |vpiActual:
      \_byte_var: (work@dm_csrs.o), line:7:8, endln:7:17
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:39
    |vpiParent:
    \_module: work@dm_csrs (work@dm_csrs), file:dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:5:38, endln:5:39
    |vpiLhs:
    \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:39
      |vpiName:sram_otp_key_o[...].nonce
      |vpiActual:
      \_bit_select: (sram_otp_key_o), line:5:10, endln:5:24
        |vpiParent:
        \_ref_obj: (work@dm_csrs.sram_otp_key_o[...])
          |vpiParent:
          \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
          |vpiName:sram_otp_key_o[...]
          |vpiFullName:work@dm_csrs.sram_otp_key_o[...]
        |vpiName:sram_otp_key_o
        |vpiIndex:
        \_operation: , line:5:25, endln:5:28
          |vpiParent:
          \_bit_select: (sram_otp_key_o), line:5:10, endln:5:24
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:5:25, endln:5:26
          |vpiOperand:
          \_constant: , line:5:27, endln:5:28
      |vpiActual:
      \_ref_obj: (nonce)
        |vpiParent:
        \_hier_path: (sram_otp_key_o[...].nonce), line:5:10, endln:5:24
        |vpiName:nonce
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierMultiSelect/dut.sv | ${SURELOG_DIR}/build/regression/HierMultiSelect/roundtrip/dut_000.sv | 6 | 8 | 

