// Seed: 693297145
`timescale 1 ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  initial begin
    id_0 <= 1;
  end
  logic id_2;
  assign id_2 = id_2;
  logic id_4, id_5;
  logic id_6;
  assign id_4 = 1;
endmodule
