/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [2:0] _02_;
  wire [3:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_20z & celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z & in_data[41]);
  assign celloutsig_0_24z = ~(in_data[92] & celloutsig_0_0z);
  assign celloutsig_0_7z = celloutsig_0_0z | _00_;
  assign celloutsig_0_3z = celloutsig_0_2z | in_data[74];
  assign celloutsig_0_20z = celloutsig_0_4z[0] ^ in_data[78];
  assign celloutsig_0_22z = celloutsig_0_7z ^ celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_8z ^ celloutsig_0_21z[6];
  assign celloutsig_0_9z = ~(celloutsig_0_4z[2] ^ celloutsig_0_7z);
  assign celloutsig_0_1z = ~(in_data[68] ^ in_data[11]);
  assign celloutsig_0_30z = ~(celloutsig_0_10z ^ celloutsig_0_23z);
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _03_[3:2], _00_, _03_[0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 3'h0;
    else _02_ <= _01_[6:4];
  reg [10:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 11'h000;
    else _18_ <= { celloutsig_0_14z[14:12], _03_[3:2], _00_, _03_[0], celloutsig_0_8z, celloutsig_0_4z };
  assign { _04_[10], _01_[9:1], _04_[0] } = _18_;
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_0z[9:1] / { 1'h1, celloutsig_1_1z[4:3], celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_11z[6:1], celloutsig_0_5z } / { 1'h1, _01_[2:1], _04_[0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[8:0], celloutsig_1_0z, celloutsig_1_1z[5:1], in_data[96] };
  assign celloutsig_1_6z = celloutsig_1_0z[6:3] / { 1'h1, in_data[178:176] };
  assign celloutsig_1_9z = celloutsig_1_3z[23:7] / { 1'h1, in_data[149:144], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z } / { 1'h1, celloutsig_1_1z[4:2], celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[79:67], celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_17z = in_data[84:77] / { 1'h1, _00_, _03_[0], celloutsig_0_10z, _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_27z = { in_data[42:20], celloutsig_0_5z, celloutsig_0_9z } / { 1'h1, celloutsig_0_11z, 1'h0, celloutsig_0_2z, celloutsig_0_4z, 1'h0, celloutsig_0_18z };
  assign celloutsig_1_19z = { celloutsig_1_9z[16:10], celloutsig_1_15z, celloutsig_1_17z } === { celloutsig_1_3z[7:6], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_37z = { in_data[60], celloutsig_0_4z } >= { in_data[27:26], celloutsig_0_18z, celloutsig_0_30z };
  assign celloutsig_0_43z = { _01_[5:2], celloutsig_0_22z } >= { celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_36z };
  assign celloutsig_0_35z = { celloutsig_0_27z[7:6], celloutsig_0_17z, celloutsig_0_24z } && { _01_[9:1], _04_[0], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_0z[9:2] && { celloutsig_1_0z[5:4], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_6z && { celloutsig_1_8z[8:6], celloutsig_1_12z };
  assign celloutsig_0_32z = { _04_[10], _01_[9:2], celloutsig_0_5z } && { celloutsig_0_11z[8:0], celloutsig_0_9z };
  assign celloutsig_1_5z = ! { celloutsig_1_1z[3:1], celloutsig_1_1z };
  assign celloutsig_0_8z = ! { _03_[3:2], _00_, _03_[0], celloutsig_0_2z };
  assign celloutsig_0_13z = ! celloutsig_0_11z[9:4];
  assign celloutsig_1_16z = celloutsig_1_0z[6:1] < { celloutsig_1_7z[6:2], celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:5], celloutsig_1_6z } < { celloutsig_1_9z[10:7], celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_15z = { _03_[3:2], _00_, celloutsig_0_10z } < { _03_[2], _00_, 2'h0 };
  assign celloutsig_0_18z = { celloutsig_0_3z, 1'h0, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z } < _01_[9:1];
  assign celloutsig_0_65z = { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_32z } != { celloutsig_0_27z[17:16], celloutsig_0_32z, celloutsig_0_43z };
  assign celloutsig_1_4z = { celloutsig_1_1z[4:1], celloutsig_1_2z } != in_data[111:107];
  assign celloutsig_0_0z = & in_data[89:87];
  assign celloutsig_0_66z = & { celloutsig_0_65z, _02_, celloutsig_0_19z[1:0] };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[73:72] };
  assign celloutsig_0_5z = in_data[68] & in_data[54];
  assign celloutsig_1_12z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_7z = celloutsig_1_0z[8:0] << in_data[139:131];
  assign celloutsig_1_11z = in_data[163:146] << in_data[143:126];
  assign celloutsig_0_14z = { in_data[19:15], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } << { in_data[54:42], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_19z = { _04_[10], _01_[9:8] } << { in_data[11], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[105:100] >> in_data[117:112];
  assign celloutsig_1_0z = in_data[113:104] ~^ in_data[168:159];
  assign celloutsig_1_17z = ~((in_data[191] & celloutsig_1_9z[12]) | (celloutsig_1_16z & celloutsig_1_6z[0]));
  assign _01_[0] = celloutsig_0_15z;
  assign _03_[1] = _00_;
  assign _04_[9:1] = _01_[9:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
