#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan  4 14:40:45 2024
# Process ID: 2516
# Current directory: D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1
# Command line: vivado.exe -log design_1_sc1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sc1_0_0.tcl
# Log file: D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/design_1_sc1_0_0.vds
# Journal file: D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1\vivado.jou
# Running On: DESKTOP-91RNSVG, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 29832 MB
#-----------------------------------------------------------
source design_1_sc1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 463.992 ; gain = 185.480
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sc1_0_0
Command: synth_design -top design_1_sc1_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.656 ; gain = 440.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sc1_0_0' [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ip/design_1_sc1_0_0/synth/design_1_sc1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sc1' [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ipshared/f7dc/hdl/verilog/sc1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sc1' (0#1) [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ipshared/f7dc/hdl/verilog/sc1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sc1_0_0' (0#1) [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ip/design_1_sc1_0_0/synth/design_1_sc1_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.699 ; gain = 546.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.699 ; gain = 546.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.699 ; gain = 546.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ip/design_1_sc1_0_0/constraints/sc1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.gen/sources_1/bd/design_1/ip/design_1_sc1_0_0/constraints/sc1_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1443.188 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.188 ; gain = 559.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1443.188 ; gain = 546.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1443.188 ; gain = 559.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 65e63b44
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1444.766 ; gain = 969.566
INFO: [Common 17-1381] The checkpoint 'D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/design_1_sc1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sc1_0_0, cache-ID = 277dab4d95ad7697
INFO: [Common 17-1381] The checkpoint 'D:/FACULTATE/ANUL_III/SEM_I/CN2/xilinx/prb1_c1-vivado/prb1_c1-vivado.runs/design_1_sc1_0_0_synth_1/design_1_sc1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sc1_0_0_utilization_synth.rpt -pb design_1_sc1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 14:41:36 2024...
