-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity write_C is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    M : IN STD_LOGIC_VECTOR (31 downto 0);
    N : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_i_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_i_0_V_empty_n : IN STD_LOGIC;
    fifoSortMatrixC_i_0_V_read : OUT STD_LOGIC;
    fifoSortMatrixC_i_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_i_1_V_empty_n : IN STD_LOGIC;
    fifoSortMatrixC_i_1_V_read : OUT STD_LOGIC;
    matrixC_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    matrixC_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of write_C is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "write_C_write_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.914000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=99,HLS_SYN_LUT=214,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifoSortMatrixC_i_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln184_fu_117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifoSortMatrixC_i_1_V_blk_n : STD_LOGIC;
    signal add_ln183_fu_111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln183_reg_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln184_fu_122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op34_read_state3 : BOOLEAN;
    signal ap_predicate_op36_read_state3 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal j_reg_75 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln183_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_in_phi_fu_89_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_40 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_fu_40_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_40 <= ap_const_lv32_0;
            elsif ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (icmp_ln184_fu_117_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_40 <= add_ln183_reg_158;
            end if; 
        end if;
    end process;

    j_reg_75_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln183_fu_106_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_75 <= ap_const_lv32_0;
            elsif ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_reg_75 <= add_ln184_fu_122_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln183_reg_158 <= add_ln183_fu_111_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_CS_fsm_state3, icmp_ln184_fu_117_p2, ap_CS_fsm_state2, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3, icmp_ln183_fu_106_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln183_fu_106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (icmp_ln184_fu_117_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln183_fu_111_p2 <= std_logic_vector(unsigned(i_fu_40) + unsigned(ap_const_lv32_1));
    add_ln184_fu_122_p2 <= std_logic_vector(unsigned(j_reg_75) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3)
    begin
        if ((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3)
    begin
                ap_block_state3 <= (((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln183_fu_106_p2)
    begin
        if (((icmp_ln183_fu_106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_in_phi_fu_89_p4_assign_proc : process(fifoSortMatrixC_i_0_V_dout, fifoSortMatrixC_i_1_V_dout, ap_CS_fsm_state3, icmp_ln184_fu_117_p2, icmp_ln145_fu_128_p2)
    begin
        if (((icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
            if ((icmp_ln145_fu_128_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_p_in_phi_fu_89_p4 <= fifoSortMatrixC_i_1_V_dout;
            elsif ((icmp_ln145_fu_128_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_p_in_phi_fu_89_p4 <= fifoSortMatrixC_i_0_V_dout;
            else 
                ap_phi_mux_p_in_phi_fu_89_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_p_in_phi_fu_89_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op34_read_state3_assign_proc : process(icmp_ln184_fu_117_p2, icmp_ln145_fu_128_p2)
    begin
                ap_predicate_op34_read_state3 <= ((icmp_ln145_fu_128_p2 = ap_const_lv1_0) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op36_read_state3_assign_proc : process(icmp_ln184_fu_117_p2, icmp_ln145_fu_128_p2)
    begin
                ap_predicate_op36_read_state3 <= ((icmp_ln145_fu_128_p2 = ap_const_lv1_1) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln183_fu_106_p2)
    begin
        if (((icmp_ln183_fu_106_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_i_0_V_blk_n_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, ap_CS_fsm_state3, icmp_ln184_fu_117_p2, icmp_ln145_fu_128_p2)
    begin
        if (((icmp_ln145_fu_128_p2 = ap_const_lv1_1) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifoSortMatrixC_i_0_V_blk_n <= fifoSortMatrixC_i_0_V_empty_n;
        else 
            fifoSortMatrixC_i_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifoSortMatrixC_i_0_V_read_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_CS_fsm_state3, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3)
    begin
        if ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (ap_predicate_op36_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifoSortMatrixC_i_0_V_read <= ap_const_logic_1;
        else 
            fifoSortMatrixC_i_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_i_1_V_blk_n_assign_proc : process(fifoSortMatrixC_i_1_V_empty_n, ap_CS_fsm_state3, icmp_ln184_fu_117_p2, icmp_ln145_fu_128_p2)
    begin
        if (((icmp_ln145_fu_128_p2 = ap_const_lv1_0) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifoSortMatrixC_i_1_V_blk_n <= fifoSortMatrixC_i_1_V_empty_n;
        else 
            fifoSortMatrixC_i_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifoSortMatrixC_i_1_V_read_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_CS_fsm_state3, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3)
    begin
        if ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifoSortMatrixC_i_1_V_read <= ap_const_logic_1;
        else 
            fifoSortMatrixC_i_1_V_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln145_fu_128_p2 <= "1" when (j_reg_75 = ap_const_lv32_0) else "0";
    icmp_ln183_fu_106_p2 <= "1" when (i_fu_40 = M) else "0";
    icmp_ln184_fu_117_p2 <= "1" when (j_reg_75 = N) else "0";
    matrixC_o <= ap_phi_mux_p_in_phi_fu_89_p4;

    matrixC_o_ap_vld_assign_proc : process(fifoSortMatrixC_i_0_V_empty_n, fifoSortMatrixC_i_1_V_empty_n, ap_CS_fsm_state3, icmp_ln184_fu_117_p2, ap_predicate_op34_read_state3, ap_predicate_op36_read_state3)
    begin
        if ((not((((ap_predicate_op36_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_0_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (fifoSortMatrixC_i_1_V_empty_n = ap_const_logic_0)))) and (icmp_ln184_fu_117_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_o_ap_vld <= ap_const_logic_1;
        else 
            matrixC_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
