// Register Top module auto-generated by `reggen`

module student_dma_reg_top (
  input clk_i,
  input rst_ni,

  // Below Regster interface can be changed
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output student_dma_reg_pkg::student_dma_reg2hw_t reg2hw, // Write
  input  student_dma_reg_pkg::student_dma_hw2reg_t hw2reg, // Read

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import student_dma_reg_pkg::* ;

  localparam int AW = 5;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;

  assign tl_reg_h2d = tl_i;
  assign tl_o       = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW)
  ) u_reg_if (
    .clk_i,
    .rst_ni,

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err ;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [1:0] status_qs;
  logic status_re;
  logic [31:0] now_dadr_qs;
  logic [31:0] now_dadr_wd;
  logic now_dadr_we;
  logic cmd_wd;
  logic cmd_we;
  logic [31:0] length_qs;
  logic length_re;
  logic [31:0] src_adr_qs;
  logic src_adr_re;
  logic [31:0] dst_adr_qs;
  logic dst_adr_re;

  // Register instances
  // R[status]: V(True)

  prim_subreg_ext #(
    .DW    (2)
  ) u_status (
    .re     (status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.status.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (status_qs)
  );


  // R[now_dadr]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_now_dadr (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (now_dadr_we),
    .wd     (now_dadr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (reg2hw.now_dadr.qe),
    .q      (reg2hw.now_dadr.q ),

    // to register interface (read)
    .qs     (now_dadr_qs)
  );


  // R[cmd]: V(True)

  prim_subreg_ext #(
    .DW    (1)
  ) u_cmd (
    .re     (1'b0),
    .we     (cmd_we),
    .wd     (cmd_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.cmd.qe),
    .q      (reg2hw.cmd.q ),
    .qs     ()
  );


  // R[length]: V(True)

  prim_subreg_ext #(
    .DW    (32)
  ) u_length (
    .re     (length_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.length.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (length_qs)
  );


  // R[src_adr]: V(True)

  prim_subreg_ext #(
    .DW    (32)
  ) u_src_adr (
    .re     (src_adr_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.src_adr.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (src_adr_qs)
  );


  // R[dst_adr]: V(True)

  prim_subreg_ext #(
    .DW    (32)
  ) u_dst_adr (
    .re     (dst_adr_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dst_adr.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (dst_adr_qs)
  );




  logic [5:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == STUDENT_DMA_STATUS_OFFSET);
    addr_hit[1] = (reg_addr == STUDENT_DMA_NOW_DADR_OFFSET);
    addr_hit[2] = (reg_addr == STUDENT_DMA_CMD_OFFSET);
    addr_hit[3] = (reg_addr == STUDENT_DMA_LENGTH_OFFSET);
    addr_hit[4] = (reg_addr == STUDENT_DMA_SRC_ADR_OFFSET);
    addr_hit[5] = (reg_addr == STUDENT_DMA_DST_ADR_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = 1'b0;
    if (addr_hit[0] && reg_we && (STUDENT_DMA_PERMIT[0] != (STUDENT_DMA_PERMIT[0] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[1] && reg_we && (STUDENT_DMA_PERMIT[1] != (STUDENT_DMA_PERMIT[1] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[2] && reg_we && (STUDENT_DMA_PERMIT[2] != (STUDENT_DMA_PERMIT[2] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[3] && reg_we && (STUDENT_DMA_PERMIT[3] != (STUDENT_DMA_PERMIT[3] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[4] && reg_we && (STUDENT_DMA_PERMIT[4] != (STUDENT_DMA_PERMIT[4] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[5] && reg_we && (STUDENT_DMA_PERMIT[5] != (STUDENT_DMA_PERMIT[5] & reg_be))) wr_err = 1'b1 ;
  end

  assign status_re = addr_hit[0] && reg_re;

  assign now_dadr_we = addr_hit[1] & reg_we & ~wr_err;
  assign now_dadr_wd = reg_wdata[31:0];

  assign cmd_we = addr_hit[2] & reg_we & ~wr_err;
  assign cmd_wd = reg_wdata[0];

  assign length_re = addr_hit[3] && reg_re;

  assign src_adr_re = addr_hit[4] && reg_re;

  assign dst_adr_re = addr_hit[5] && reg_re;

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[1:0] = status_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[31:0] = now_dadr_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[0] = '0;
      end

      addr_hit[3]: begin
        reg_rdata_next[31:0] = length_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[31:0] = src_adr_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[31:0] = dst_adr_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)

endmodule
