07-10 06:33 __main__     INFO     configs
07-10 06:33 __main__     INFO     {'abs_gt': False,
 'abs_selection': False,
 'abs_t_list': True,
 'alpha': 1.0,
 'beta': 0.9,
 'clean_diag': False,
 'control_type': 'type_3_global',
 'd': 40,
 'dag_control': 'None',
 'dag_control_deconv': 'None',
 'dagma_type': 'dagma_1',
 'deconv_type': 'deconv_2',
 'deconv_type_dagma': 'None',
 'device': 'cuda:7',
 'epochs': 30000,
 'est_type': 'tau+',
 'fdr': 0.2,
 'graph_type': 'ER',
 'l2_w': 0.0,
 'log_file': 'log_/log_40',
 'lr': 0.01,
 'n': 2000,
 'niter': 2000,
 'norm_DAGMA': False,
 'norm_knockoffGAN': False,
 'numeric': False,
 'numeric_precision': '1e-1',
 'order': 5,
 'order': 2,
 'root_path': 'simulated_data/v11',
 's0': 160,
 'seed_X': 1,
 'seed_knockoff_list': [1,
                        2,
                        3,
                        4,
                        5,
                        6,
                        7,
                        8,
                        9,
                        10],
 'seed_model_list': [0],
 'sem_type': 'gauss',
 'version': 40}

07-10 06:33 utils        DEBUG    load X with seed 1 in simulated_data/v11/v40/X
07-10 06:33 __main__     INFO     knockoff: 1 | model: 0
07-10 06:33 utils        DEBUG    load W with seed 1_0 in simulated_data/v11/v40/W
07-10 06:38 fdr_control  INFO     ==============================
07-10 06:38 fdr_control  INFO     expected FDR 0.2
07-10 06:38 fdr_control  DEBUG    thresh 3.4989 | est fdr 2.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 3.4875 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 3.4408 | est fdr 3.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 2.7018 | est fdr 1.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 2.4319 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 2.4236 | est fdr 0.7500 | true fdr 1.0000 | true power 0.0000
07-10 06:38 fdr_control  DEBUG    thresh 2.0772 | est fdr 0.6000 | true fdr 0.8000 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 2.0763 | est fdr 0.8000 | true fdr 0.8000 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 2.0660 | est fdr 1.0000 | true fdr 0.8000 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 2.0474 | est fdr 1.2000 | true fdr 0.8000 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.9288 | est fdr 1.4000 | true fdr 0.8000 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.8554 | est fdr 1.1667 | true fdr 0.8333 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6989 | est fdr 1.3333 | true fdr 0.8333 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6952 | est fdr 1.1429 | true fdr 0.8571 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6834 | est fdr 1.2857 | true fdr 0.8571 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6508 | est fdr 1.4286 | true fdr 0.8571 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6417 | est fdr 1.5714 | true fdr 0.8571 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6396 | est fdr 1.3750 | true fdr 0.8750 | true power 0.0063
07-10 06:38 fdr_control  DEBUG    thresh 1.6214 | est fdr 1.2222 | true fdr 0.7778 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.6178 | est fdr 1.1000 | true fdr 0.8000 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.5999 | est fdr 1.2000 | true fdr 0.8000 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.5880 | est fdr 1.3000 | true fdr 0.8000 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.5709 | est fdr 1.1818 | true fdr 0.8182 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.4684 | est fdr 1.0833 | true fdr 0.8333 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.4232 | est fdr 1.0000 | true fdr 0.8462 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.4118 | est fdr 1.0769 | true fdr 0.8462 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.3971 | est fdr 1.0000 | true fdr 0.8571 | true power 0.0125
07-10 06:38 fdr_control  DEBUG    thresh 1.3588 | est fdr 0.9333 | true fdr 0.8000 | true power 0.0187
07-10 06:38 fdr_control  DEBUG    thresh 1.3529 | est fdr 0.8750 | true fdr 0.8125 | true power 0.0187
07-10 06:38 fdr_control  DEBUG    thresh 1.3440 | est fdr 0.9375 | true fdr 0.8125 | true power 0.0187
07-10 06:38 fdr_control  DEBUG    thresh 1.3311 | est fdr 0.8824 | true fdr 0.8235 | true power 0.0187
07-10 06:38 fdr_control  DEBUG    thresh 1.3292 | est fdr 0.8333 | true fdr 0.7778 | true power 0.0250
07-10 06:38 fdr_control  DEBUG    thresh 1.3190 | est fdr 0.7895 | true fdr 0.7895 | true power 0.0250
07-10 06:38 fdr_control  DEBUG    thresh 1.3021 | est fdr 0.8421 | true fdr 0.7895 | true power 0.0250
07-10 06:38 fdr_control  DEBUG    thresh 1.2969 | est fdr 0.8000 | true fdr 0.7500 | true power 0.0312
07-10 06:38 fdr_control  DEBUG    thresh 1.2661 | est fdr 0.8500 | true fdr 0.7500 | true power 0.0312
07-10 06:38 fdr_control  DEBUG    thresh 1.2660 | est fdr 0.8095 | true fdr 0.7619 | true power 0.0312
07-10 06:38 fdr_control  DEBUG    thresh 1.2620 | est fdr 0.7727 | true fdr 0.7727 | true power 0.0312
07-10 06:38 fdr_control  DEBUG    thresh 1.2131 | est fdr 0.7391 | true fdr 0.7826 | true power 0.0312
07-10 06:38 fdr_control  DEBUG    thresh 1.2046 | est fdr 0.7083 | true fdr 0.7500 | true power 0.0375
07-10 06:38 fdr_control  DEBUG    thresh 1.1989 | est fdr 0.6800 | true fdr 0.7200 | true power 0.0437
07-10 06:38 fdr_control  DEBUG    thresh 1.1986 | est fdr 0.6538 | true fdr 0.7308 | true power 0.0437
07-10 06:38 fdr_control  DEBUG    thresh 1.1982 | est fdr 0.6296 | true fdr 0.7407 | true power 0.0437
07-10 06:38 fdr_control  DEBUG    thresh 1.1954 | est fdr 0.6667 | true fdr 0.7407 | true power 0.0437
07-10 06:38 fdr_control  DEBUG    thresh 1.1938 | est fdr 0.7037 | true fdr 0.7407 | true power 0.0437
07-10 06:38 fdr_control  DEBUG    thresh 1.1923 | est fdr 0.6786 | true fdr 0.7143 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1911 | est fdr 0.6552 | true fdr 0.7241 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1857 | est fdr 0.6333 | true fdr 0.7333 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1792 | est fdr 0.6129 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1768 | est fdr 0.6452 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1602 | est fdr 0.6774 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1542 | est fdr 0.7097 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1402 | est fdr 0.7419 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1396 | est fdr 0.7742 | true fdr 0.7419 | true power 0.0500
07-10 06:38 fdr_control  DEBUG    thresh 1.1279 | est fdr 0.7500 | true fdr 0.7188 | true power 0.0563
07-10 06:38 fdr_control  DEBUG    thresh 1.1068 | est fdr 0.7273 | true fdr 0.6970 | true power 0.0625
07-10 06:38 fdr_control  DEBUG    thresh 1.0949 | est fdr 0.7059 | true fdr 0.6765 | true power 0.0688
07-10 06:38 fdr_control  DEBUG    thresh 1.0932 | est fdr 0.6857 | true fdr 0.6857 | true power 0.0688
07-10 06:38 fdr_control  DEBUG    thresh 1.0920 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0918 | est fdr 0.6944 | true fdr 0.6667 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0895 | est fdr 0.6757 | true fdr 0.6757 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0877 | est fdr 0.7027 | true fdr 0.6757 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0823 | est fdr 0.7297 | true fdr 0.6757 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0708 | est fdr 0.7568 | true fdr 0.6757 | true power 0.0750
07-10 06:38 fdr_control  DEBUG    thresh 1.0543 | est fdr 0.7368 | true fdr 0.6579 | true power 0.0813
07-10 06:38 fdr_control  DEBUG    thresh 1.0447 | est fdr 0.7179 | true fdr 0.6410 | true power 0.0875
07-10 06:38 fdr_control  DEBUG    thresh 1.0415 | est fdr 0.7436 | true fdr 0.6410 | true power 0.0875
07-10 06:38 fdr_control  DEBUG    thresh 1.0208 | est fdr 0.7250 | true fdr 0.6250 | true power 0.0938
07-10 06:38 fdr_control  DEBUG    thresh 1.0196 | est fdr 0.7073 | true fdr 0.6098 | true power 0.1000
07-10 06:38 fdr_control  DEBUG    thresh 1.0180 | est fdr 0.7317 | true fdr 0.6098 | true power 0.1000
07-10 06:38 fdr_control  DEBUG    thresh 1.0079 | est fdr 0.7143 | true fdr 0.6190 | true power 0.1000
07-10 06:38 fdr_control  DEBUG    thresh 0.9989 | est fdr 0.6977 | true fdr 0.6047 | true power 0.1062
07-10 06:38 fdr_control  DEBUG    thresh 0.9869 | est fdr 0.7209 | true fdr 0.6047 | true power 0.1062
07-10 06:38 fdr_control  DEBUG    thresh 0.9823 | est fdr 0.7442 | true fdr 0.6047 | true power 0.1062
07-10 06:38 fdr_control  DEBUG    thresh 0.9813 | est fdr 0.7674 | true fdr 0.6047 | true power 0.1062
07-10 06:38 fdr_control  DEBUG    thresh 0.9715 | est fdr 0.7500 | true fdr 0.5909 | true power 0.1125
07-10 06:38 fdr_control  DEBUG    thresh 0.9684 | est fdr 0.7333 | true fdr 0.6000 | true power 0.1125
07-10 06:38 fdr_control  DEBUG    thresh 0.9640 | est fdr 0.7556 | true fdr 0.6000 | true power 0.1125
07-10 06:38 fdr_control  DEBUG    thresh 0.9558 | est fdr 0.7391 | true fdr 0.6087 | true power 0.1125
07-10 06:38 fdr_control  DEBUG    thresh 0.9505 | est fdr 0.7234 | true fdr 0.5957 | true power 0.1187
07-10 06:38 fdr_control  DEBUG    thresh 0.9462 | est fdr 0.7083 | true fdr 0.5833 | true power 0.1250
07-10 06:38 fdr_control  DEBUG    thresh 0.9453 | est fdr 0.6939 | true fdr 0.5918 | true power 0.1250
07-10 06:38 fdr_control  DEBUG    thresh 0.9436 | est fdr 0.6800 | true fdr 0.5800 | true power 0.1313
07-10 06:38 fdr_control  DEBUG    thresh 0.9354 | est fdr 0.6667 | true fdr 0.5686 | true power 0.1375
07-10 06:38 fdr_control  DEBUG    thresh 0.9349 | est fdr 0.6863 | true fdr 0.5686 | true power 0.1375
07-10 06:38 fdr_control  DEBUG    thresh 0.9299 | est fdr 0.6731 | true fdr 0.5577 | true power 0.1437
07-10 06:38 fdr_control  DEBUG    thresh 0.9212 | est fdr 0.6604 | true fdr 0.5472 | true power 0.1500
07-10 06:38 fdr_control  DEBUG    thresh 0.9112 | est fdr 0.6481 | true fdr 0.5370 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9112 | est fdr 0.6667 | true fdr 0.5370 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9107 | est fdr 0.6545 | true fdr 0.5455 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9069 | est fdr 0.6727 | true fdr 0.5455 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9032 | est fdr 0.6607 | true fdr 0.5536 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9019 | est fdr 0.6786 | true fdr 0.5536 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.9007 | est fdr 0.6964 | true fdr 0.5536 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.8996 | est fdr 0.7143 | true fdr 0.5536 | true power 0.1562
07-10 06:38 fdr_control  DEBUG    thresh 0.8990 | est fdr 0.7018 | true fdr 0.5439 | true power 0.1625
07-10 06:38 fdr_control  DEBUG    thresh 0.8959 | est fdr 0.7193 | true fdr 0.5439 | true power 0.1625
07-10 06:38 fdr_control  DEBUG    thresh 0.8937 | est fdr 0.7368 | true fdr 0.5439 | true power 0.1625
07-10 06:38 fdr_control  DEBUG    thresh 0.8936 | est fdr 0.7544 | true fdr 0.5439 | true power 0.1625
07-10 06:38 fdr_control  DEBUG    thresh 0.8909 | est fdr 0.7414 | true fdr 0.5345 | true power 0.1688
07-10 06:38 fdr_control  DEBUG    thresh 0.8853 | est fdr 0.7288 | true fdr 0.5254 | true power 0.1750
07-10 06:38 fdr_control  DEBUG    thresh 0.8804 | est fdr 0.7167 | true fdr 0.5167 | true power 0.1812
07-10 06:38 fdr_control  DEBUG    thresh 0.8746 | est fdr 0.7333 | true fdr 0.5167 | true power 0.1812
07-10 06:38 fdr_control  DEBUG    thresh 0.8703 | est fdr 0.7213 | true fdr 0.5246 | true power 0.1812
07-10 06:38 fdr_control  DEBUG    thresh 0.8685 | est fdr 0.7377 | true fdr 0.5246 | true power 0.1812
07-10 06:38 fdr_control  DEBUG    thresh 0.8663 | est fdr 0.7258 | true fdr 0.5161 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8638 | est fdr 0.7419 | true fdr 0.5161 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8589 | est fdr 0.7302 | true fdr 0.5238 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8588 | est fdr 0.7460 | true fdr 0.5238 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8549 | est fdr 0.7619 | true fdr 0.5238 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8522 | est fdr 0.7500 | true fdr 0.5312 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8460 | est fdr 0.7385 | true fdr 0.5385 | true power 0.1875
07-10 06:38 fdr_control  DEBUG    thresh 0.8441 | est fdr 0.7273 | true fdr 0.5303 | true power 0.1938
07-10 06:38 fdr_control  DEBUG    thresh 0.8435 | est fdr 0.7424 | true fdr 0.5303 | true power 0.1938
07-10 06:38 fdr_control  DEBUG    thresh 0.8345 | est fdr 0.7313 | true fdr 0.5373 | true power 0.1938
07-10 06:38 fdr_control  DEBUG    thresh 0.8286 | est fdr 0.7206 | true fdr 0.5294 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8262 | est fdr 0.7101 | true fdr 0.5362 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8197 | est fdr 0.7000 | true fdr 0.5429 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8183 | est fdr 0.7143 | true fdr 0.5429 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8175 | est fdr 0.7042 | true fdr 0.5493 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8156 | est fdr 0.6944 | true fdr 0.5556 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8156 | est fdr 0.6849 | true fdr 0.5616 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8143 | est fdr 0.6757 | true fdr 0.5676 | true power 0.2000
07-10 06:38 fdr_control  DEBUG    thresh 0.8106 | est fdr 0.6667 | true fdr 0.5600 | true power 0.2062
07-10 06:38 fdr_control  DEBUG    thresh 0.8069 | est fdr 0.6579 | true fdr 0.5658 | true power 0.2062
07-10 06:38 fdr_control  DEBUG    thresh 0.8051 | est fdr 0.6494 | true fdr 0.5584 | true power 0.2125
07-10 06:38 fdr_control  DEBUG    thresh 0.8044 | est fdr 0.6410 | true fdr 0.5513 | true power 0.2188
07-10 06:38 fdr_control  DEBUG    thresh 0.8003 | est fdr 0.6538 | true fdr 0.5513 | true power 0.2188
07-10 06:38 fdr_control  DEBUG    thresh 0.7994 | est fdr 0.6456 | true fdr 0.5443 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7934 | est fdr 0.6582 | true fdr 0.5443 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7905 | est fdr 0.6500 | true fdr 0.5500 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7881 | est fdr 0.6625 | true fdr 0.5500 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7843 | est fdr 0.6750 | true fdr 0.5500 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7810 | est fdr 0.6667 | true fdr 0.5556 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7798 | est fdr 0.6790 | true fdr 0.5556 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7691 | est fdr 0.6914 | true fdr 0.5556 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7671 | est fdr 0.6829 | true fdr 0.5610 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7662 | est fdr 0.6951 | true fdr 0.5610 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7616 | est fdr 0.6867 | true fdr 0.5663 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7611 | est fdr 0.6786 | true fdr 0.5714 | true power 0.2250
07-10 06:38 fdr_control  DEBUG    thresh 0.7596 | est fdr 0.6706 | true fdr 0.5647 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7590 | est fdr 0.6824 | true fdr 0.5647 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7572 | est fdr 0.6744 | true fdr 0.5698 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7563 | est fdr 0.6860 | true fdr 0.5698 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7526 | est fdr 0.6977 | true fdr 0.5698 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7509 | est fdr 0.7093 | true fdr 0.5698 | true power 0.2313
07-10 06:38 fdr_control  DEBUG    thresh 0.7467 | est fdr 0.7011 | true fdr 0.5632 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7375 | est fdr 0.6932 | true fdr 0.5682 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7306 | est fdr 0.7045 | true fdr 0.5682 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7306 | est fdr 0.7159 | true fdr 0.5682 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7270 | est fdr 0.7079 | true fdr 0.5730 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7181 | est fdr 0.7191 | true fdr 0.5730 | true power 0.2375
07-10 06:38 fdr_control  DEBUG    thresh 0.7132 | est fdr 0.7111 | true fdr 0.5667 | true power 0.2437
07-10 06:38 fdr_control  DEBUG    thresh 0.7118 | est fdr 0.7033 | true fdr 0.5604 | true power 0.2500
07-10 06:38 fdr_control  DEBUG    thresh 0.7112 | est fdr 0.6957 | true fdr 0.5543 | true power 0.2562
07-10 06:38 fdr_control  DEBUG    thresh 0.7090 | est fdr 0.7065 | true fdr 0.5543 | true power 0.2562
07-10 06:38 fdr_control  DEBUG    thresh 0.6966 | est fdr 0.6989 | true fdr 0.5484 | true power 0.2625
07-10 06:38 fdr_control  DEBUG    thresh 0.6949 | est fdr 0.7097 | true fdr 0.5484 | true power 0.2625
07-10 06:38 fdr_control  DEBUG    thresh 0.6901 | est fdr 0.7204 | true fdr 0.5484 | true power 0.2625
07-10 06:38 fdr_control  DEBUG    thresh 0.6872 | est fdr 0.7312 | true fdr 0.5484 | true power 0.2625
07-10 06:38 fdr_control  DEBUG    thresh 0.6865 | est fdr 0.7234 | true fdr 0.5532 | true power 0.2625
07-10 06:38 fdr_control  DEBUG    thresh 0.6859 | est fdr 0.7158 | true fdr 0.5474 | true power 0.2687
07-10 06:38 fdr_control  DEBUG    thresh 0.6831 | est fdr 0.7263 | true fdr 0.5474 | true power 0.2687
07-10 06:38 fdr_control  DEBUG    thresh 0.6789 | est fdr 0.7368 | true fdr 0.5474 | true power 0.2687
07-10 06:38 fdr_control  DEBUG    thresh 0.6775 | est fdr 0.7474 | true fdr 0.5474 | true power 0.2687
07-10 06:38 fdr_control  DEBUG    thresh 0.6758 | est fdr 0.7396 | true fdr 0.5521 | true power 0.2687
07-10 06:38 fdr_control  DEBUG    thresh 0.6738 | est fdr 0.7320 | true fdr 0.5464 | true power 0.2750
07-10 06:38 fdr_control  DEBUG    thresh 0.6702 | est fdr 0.7423 | true fdr 0.5464 | true power 0.2750
07-10 06:38 fdr_control  DEBUG    thresh 0.6701 | est fdr 0.7347 | true fdr 0.5510 | true power 0.2750
07-10 06:38 fdr_control  DEBUG    thresh 0.6671 | est fdr 0.7449 | true fdr 0.5510 | true power 0.2750
07-10 06:38 fdr_control  DEBUG    thresh 0.6626 | est fdr 0.7374 | true fdr 0.5455 | true power 0.2812
07-10 06:38 fdr_control  DEBUG    thresh 0.6621 | est fdr 0.7300 | true fdr 0.5400 | true power 0.2875
07-10 06:38 fdr_control  DEBUG    thresh 0.6574 | est fdr 0.7228 | true fdr 0.5347 | true power 0.2938
07-10 06:38 fdr_control  DEBUG    thresh 0.6560 | est fdr 0.7327 | true fdr 0.5347 | true power 0.2938
07-10 06:38 fdr_control  DEBUG    thresh 0.6544 | est fdr 0.7255 | true fdr 0.5392 | true power 0.2938
07-10 06:38 fdr_control  DEBUG    thresh 0.6513 | est fdr 0.7184 | true fdr 0.5340 | true power 0.3000
07-10 06:38 fdr_control  DEBUG    thresh 0.6502 | est fdr 0.7282 | true fdr 0.5340 | true power 0.3000
07-10 06:38 fdr_control  DEBUG    thresh 0.6396 | est fdr 0.7379 | true fdr 0.5340 | true power 0.3000
07-10 06:38 fdr_control  DEBUG    thresh 0.6379 | est fdr 0.7476 | true fdr 0.5340 | true power 0.3000
07-10 06:38 fdr_control  DEBUG    thresh 0.6378 | est fdr 0.7404 | true fdr 0.5288 | true power 0.3063
07-10 06:38 fdr_control  DEBUG    thresh 0.6364 | est fdr 0.7500 | true fdr 0.5288 | true power 0.3063
07-10 06:38 fdr_control  DEBUG    thresh 0.6336 | est fdr 0.7429 | true fdr 0.5333 | true power 0.3063
07-10 06:38 fdr_control  DEBUG    thresh 0.6334 | est fdr 0.7358 | true fdr 0.5283 | true power 0.3125
07-10 06:38 fdr_control  DEBUG    thresh 0.6330 | est fdr 0.7453 | true fdr 0.5283 | true power 0.3125
07-10 06:38 fdr_control  DEBUG    thresh 0.6290 | est fdr 0.7547 | true fdr 0.5283 | true power 0.3125
07-10 06:38 fdr_control  DEBUG    thresh 0.6283 | est fdr 0.7642 | true fdr 0.5283 | true power 0.3125
07-10 06:38 fdr_control  DEBUG    thresh 0.6225 | est fdr 0.7570 | true fdr 0.5234 | true power 0.3187
07-10 06:38 fdr_control  DEBUG    thresh 0.6181 | est fdr 0.7664 | true fdr 0.5234 | true power 0.3187
07-10 06:38 fdr_control  DEBUG    thresh 0.6123 | est fdr 0.7593 | true fdr 0.5185 | true power 0.3250
07-10 06:38 fdr_control  DEBUG    thresh 0.6109 | est fdr 0.7523 | true fdr 0.5138 | true power 0.3312
07-10 06:38 fdr_control  DEBUG    thresh 0.6105 | est fdr 0.7455 | true fdr 0.5091 | true power 0.3375
07-10 06:38 fdr_control  DEBUG    thresh 0.6095 | est fdr 0.7545 | true fdr 0.5091 | true power 0.3375
07-10 06:38 fdr_control  DEBUG    thresh 0.6081 | est fdr 0.7477 | true fdr 0.5135 | true power 0.3375
07-10 06:38 fdr_control  DEBUG    thresh 0.6081 | est fdr 0.7568 | true fdr 0.5135 | true power 0.3375
07-10 06:38 fdr_control  DEBUG    thresh 0.6077 | est fdr 0.7500 | true fdr 0.5089 | true power 0.3438
07-10 06:38 fdr_control  DEBUG    thresh 0.6067 | est fdr 0.7434 | true fdr 0.5133 | true power 0.3438
07-10 06:38 fdr_control  DEBUG    thresh 0.6036 | est fdr 0.7522 | true fdr 0.5133 | true power 0.3438
07-10 06:38 fdr_control  DEBUG    thresh 0.6032 | est fdr 0.7456 | true fdr 0.5175 | true power 0.3438
07-10 06:38 fdr_control  DEBUG    thresh 0.6028 | est fdr 0.7391 | true fdr 0.5130 | true power 0.3500
07-10 06:38 fdr_control  DEBUG    thresh 0.5998 | est fdr 0.7478 | true fdr 0.5130 | true power 0.3500
07-10 06:38 fdr_control  DEBUG    thresh 0.5997 | est fdr 0.7414 | true fdr 0.5172 | true power 0.3500
07-10 06:38 fdr_control  DEBUG    thresh 0.5976 | est fdr 0.7500 | true fdr 0.5172 | true power 0.3500
07-10 06:38 fdr_control  DEBUG    thresh 0.5933 | est fdr 0.7436 | true fdr 0.5128 | true power 0.3563
07-10 06:38 fdr_control  DEBUG    thresh 0.5923 | est fdr 0.7521 | true fdr 0.5128 | true power 0.3563
07-10 06:38 fdr_control  DEBUG    thresh 0.5919 | est fdr 0.7458 | true fdr 0.5085 | true power 0.3625
07-10 06:38 fdr_control  DEBUG    thresh 0.5915 | est fdr 0.7395 | true fdr 0.5126 | true power 0.3625
07-10 06:38 fdr_control  DEBUG    thresh 0.5899 | est fdr 0.7333 | true fdr 0.5167 | true power 0.3625
07-10 06:38 fdr_control  DEBUG    thresh 0.5879 | est fdr 0.7273 | true fdr 0.5124 | true power 0.3688
07-10 06:38 fdr_control  DEBUG    thresh 0.5847 | est fdr 0.7213 | true fdr 0.5164 | true power 0.3688
07-10 06:38 fdr_control  DEBUG    thresh 0.5843 | est fdr 0.7295 | true fdr 0.5164 | true power 0.3688
07-10 06:38 fdr_control  DEBUG    thresh 0.5830 | est fdr 0.7236 | true fdr 0.5203 | true power 0.3688
07-10 06:38 fdr_control  DEBUG    thresh 0.5811 | est fdr 0.7317 | true fdr 0.5203 | true power 0.3688
07-10 06:38 fdr_control  DEBUG    thresh 0.5806 | est fdr 0.7258 | true fdr 0.5161 | true power 0.3750
07-10 06:38 fdr_control  DEBUG    thresh 0.5744 | est fdr 0.7339 | true fdr 0.5161 | true power 0.3750
07-10 06:38 fdr_control  DEBUG    thresh 0.5735 | est fdr 0.7419 | true fdr 0.5161 | true power 0.3750
07-10 06:38 fdr_control  DEBUG    thresh 0.5701 | est fdr 0.7360 | true fdr 0.5120 | true power 0.3812
07-10 06:38 fdr_control  DEBUG    thresh 0.5685 | est fdr 0.7302 | true fdr 0.5159 | true power 0.3812
07-10 06:38 fdr_control  DEBUG    thresh 0.5675 | est fdr 0.7244 | true fdr 0.5118 | true power 0.3875
07-10 06:38 fdr_control  DEBUG    thresh 0.5611 | est fdr 0.7188 | true fdr 0.5078 | true power 0.3937
07-10 06:38 fdr_control  DEBUG    thresh 0.5605 | est fdr 0.7266 | true fdr 0.5078 | true power 0.3937
07-10 06:38 fdr_control  DEBUG    thresh 0.5603 | est fdr 0.7209 | true fdr 0.5039 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5600 | est fdr 0.7287 | true fdr 0.5039 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5591 | est fdr 0.7231 | true fdr 0.5077 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5583 | est fdr 0.7176 | true fdr 0.5115 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5564 | est fdr 0.7252 | true fdr 0.5115 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5562 | est fdr 0.7328 | true fdr 0.5115 | true power 0.4000
07-10 06:38 fdr_control  DEBUG    thresh 0.5558 | est fdr 0.7273 | true fdr 0.5076 | true power 0.4062
07-10 06:38 fdr_control  DEBUG    thresh 0.5552 | est fdr 0.7218 | true fdr 0.5038 | true power 0.4125
07-10 06:38 fdr_control  DEBUG    thresh 0.5529 | est fdr 0.7293 | true fdr 0.5038 | true power 0.4125
07-10 06:38 fdr_control  DEBUG    thresh 0.5528 | est fdr 0.7368 | true fdr 0.5038 | true power 0.4125
07-10 06:38 fdr_control  DEBUG    thresh 0.5516 | est fdr 0.7313 | true fdr 0.5075 | true power 0.4125
07-10 06:38 fdr_control  DEBUG    thresh 0.5509 | est fdr 0.7259 | true fdr 0.5037 | true power 0.4188
07-10 06:38 fdr_control  DEBUG    thresh 0.5503 | est fdr 0.7333 | true fdr 0.5037 | true power 0.4188
07-10 06:38 fdr_control  DEBUG    thresh 0.5499 | est fdr 0.7407 | true fdr 0.5037 | true power 0.4188
07-10 06:38 fdr_control  DEBUG    thresh 0.5438 | est fdr 0.7353 | true fdr 0.5000 | true power 0.4250
07-10 06:38 fdr_control  DEBUG    thresh 0.5416 | est fdr 0.7299 | true fdr 0.4964 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5409 | est fdr 0.7246 | true fdr 0.5000 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5391 | est fdr 0.7319 | true fdr 0.5000 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5381 | est fdr 0.7391 | true fdr 0.5000 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5307 | est fdr 0.7338 | true fdr 0.5036 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5306 | est fdr 0.7410 | true fdr 0.5036 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5244 | est fdr 0.7482 | true fdr 0.5036 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5214 | est fdr 0.7429 | true fdr 0.5071 | true power 0.4313
07-10 06:38 fdr_control  DEBUG    thresh 0.5191 | est fdr 0.7376 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5186 | est fdr 0.7447 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5176 | est fdr 0.7518 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5171 | est fdr 0.7589 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5160 | est fdr 0.7660 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5147 | est fdr 0.7730 | true fdr 0.5035 | true power 0.4375
07-10 06:38 fdr_control  DEBUG    thresh 0.5115 | est fdr 0.7676 | true fdr 0.5000 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5071 | est fdr 0.7622 | true fdr 0.5035 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5066 | est fdr 0.7692 | true fdr 0.5035 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5062 | est fdr 0.7639 | true fdr 0.5069 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5030 | est fdr 0.7586 | true fdr 0.5103 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5016 | est fdr 0.7655 | true fdr 0.5103 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.5010 | est fdr 0.7603 | true fdr 0.5137 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4998 | est fdr 0.7671 | true fdr 0.5137 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4992 | est fdr 0.7740 | true fdr 0.5137 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4964 | est fdr 0.7808 | true fdr 0.5137 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4959 | est fdr 0.7877 | true fdr 0.5137 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4941 | est fdr 0.7823 | true fdr 0.5170 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4930 | est fdr 0.7891 | true fdr 0.5170 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4917 | est fdr 0.7838 | true fdr 0.5203 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4916 | est fdr 0.7785 | true fdr 0.5235 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4914 | est fdr 0.7733 | true fdr 0.5267 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4893 | est fdr 0.7682 | true fdr 0.5298 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4887 | est fdr 0.7632 | true fdr 0.5329 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4868 | est fdr 0.7582 | true fdr 0.5359 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4862 | est fdr 0.7647 | true fdr 0.5359 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4846 | est fdr 0.7712 | true fdr 0.5359 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4846 | est fdr 0.7662 | true fdr 0.5390 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4841 | est fdr 0.7727 | true fdr 0.5390 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4814 | est fdr 0.7792 | true fdr 0.5390 | true power 0.4437
07-10 06:38 fdr_control  DEBUG    thresh 0.4811 | est fdr 0.7742 | true fdr 0.5355 | true power 0.4500
07-10 06:38 fdr_control  DEBUG    thresh 0.4789 | est fdr 0.7806 | true fdr 0.5355 | true power 0.4500
07-10 06:38 fdr_control  DEBUG    thresh 0.4767 | est fdr 0.7756 | true fdr 0.5321 | true power 0.4562
07-10 06:38 fdr_control  DEBUG    thresh 0.4719 | est fdr 0.7707 | true fdr 0.5350 | true power 0.4562
07-10 06:38 fdr_control  DEBUG    thresh 0.4710 | est fdr 0.7658 | true fdr 0.5316 | true power 0.4625
07-10 06:38 fdr_control  DEBUG    thresh 0.4635 | est fdr 0.7722 | true fdr 0.5316 | true power 0.4625
07-10 06:38 fdr_control  DEBUG    thresh 0.4603 | est fdr 0.7785 | true fdr 0.5316 | true power 0.4625
07-10 06:38 fdr_control  DEBUG    thresh 0.4595 | est fdr 0.7736 | true fdr 0.5283 | true power 0.4688
07-10 06:38 fdr_control  DEBUG    thresh 0.4559 | est fdr 0.7799 | true fdr 0.5283 | true power 0.4688
07-10 06:38 fdr_control  DEBUG    thresh 0.4517 | est fdr 0.7750 | true fdr 0.5250 | true power 0.4750
07-10 06:38 fdr_control  DEBUG    thresh 0.4499 | est fdr 0.7812 | true fdr 0.5250 | true power 0.4750
07-10 06:38 fdr_control  DEBUG    thresh 0.4479 | est fdr 0.7764 | true fdr 0.5217 | true power 0.4813
07-10 06:38 fdr_control  DEBUG    thresh 0.4476 | est fdr 0.7716 | true fdr 0.5247 | true power 0.4813
07-10 06:38 fdr_control  DEBUG    thresh 0.4461 | est fdr 0.7669 | true fdr 0.5276 | true power 0.4813
07-10 06:38 fdr_control  DEBUG    thresh 0.4422 | est fdr 0.7622 | true fdr 0.5305 | true power 0.4813
07-10 06:38 fdr_control  DEBUG    thresh 0.4419 | est fdr 0.7576 | true fdr 0.5273 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4402 | est fdr 0.7530 | true fdr 0.5301 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4383 | est fdr 0.7485 | true fdr 0.5329 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4381 | est fdr 0.7545 | true fdr 0.5329 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4326 | est fdr 0.7500 | true fdr 0.5357 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4296 | est fdr 0.7560 | true fdr 0.5357 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4262 | est fdr 0.7619 | true fdr 0.5357 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4254 | est fdr 0.7679 | true fdr 0.5357 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4246 | est fdr 0.7633 | true fdr 0.5385 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4222 | est fdr 0.7588 | true fdr 0.5412 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4221 | est fdr 0.7647 | true fdr 0.5412 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4200 | est fdr 0.7706 | true fdr 0.5412 | true power 0.4875
07-10 06:38 fdr_control  DEBUG    thresh 0.4194 | est fdr 0.7661 | true fdr 0.5380 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4194 | est fdr 0.7616 | true fdr 0.5407 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4191 | est fdr 0.7572 | true fdr 0.5434 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4181 | est fdr 0.7529 | true fdr 0.5460 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4181 | est fdr 0.7586 | true fdr 0.5460 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4167 | est fdr 0.7644 | true fdr 0.5460 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4151 | est fdr 0.7600 | true fdr 0.5486 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4149 | est fdr 0.7657 | true fdr 0.5486 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4111 | est fdr 0.7714 | true fdr 0.5486 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4055 | est fdr 0.7771 | true fdr 0.5486 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4052 | est fdr 0.7727 | true fdr 0.5511 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4045 | est fdr 0.7684 | true fdr 0.5537 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4029 | est fdr 0.7640 | true fdr 0.5562 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4015 | est fdr 0.7697 | true fdr 0.5562 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4013 | est fdr 0.7654 | true fdr 0.5587 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4008 | est fdr 0.7611 | true fdr 0.5611 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4004 | est fdr 0.7667 | true fdr 0.5611 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4002 | est fdr 0.7624 | true fdr 0.5635 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.4002 | est fdr 0.7582 | true fdr 0.5659 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.3985 | est fdr 0.7637 | true fdr 0.5659 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.3984 | est fdr 0.7692 | true fdr 0.5659 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.3982 | est fdr 0.7747 | true fdr 0.5659 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.3982 | est fdr 0.7802 | true fdr 0.5659 | true power 0.4938
07-10 06:38 fdr_control  DEBUG    thresh 0.3966 | est fdr 0.7760 | true fdr 0.5628 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3943 | est fdr 0.7814 | true fdr 0.5628 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3926 | est fdr 0.7869 | true fdr 0.5628 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3910 | est fdr 0.7826 | true fdr 0.5652 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3878 | est fdr 0.7784 | true fdr 0.5676 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3875 | est fdr 0.7742 | true fdr 0.5699 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3865 | est fdr 0.7796 | true fdr 0.5699 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3862 | est fdr 0.7849 | true fdr 0.5699 | true power 0.5000
07-10 06:38 fdr_control  DEBUG    thresh 0.3791 | est fdr 0.7807 | true fdr 0.5668 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3778 | est fdr 0.7766 | true fdr 0.5691 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3770 | est fdr 0.7725 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3770 | est fdr 0.7778 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3770 | est fdr 0.7831 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3759 | est fdr 0.7884 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3755 | est fdr 0.7937 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3739 | est fdr 0.7989 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3716 | est fdr 0.8042 | true fdr 0.5714 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3713 | est fdr 0.8000 | true fdr 0.5737 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3711 | est fdr 0.7958 | true fdr 0.5759 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3707 | est fdr 0.8010 | true fdr 0.5759 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3705 | est fdr 0.8063 | true fdr 0.5759 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3698 | est fdr 0.8115 | true fdr 0.5759 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3693 | est fdr 0.8073 | true fdr 0.5781 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3693 | est fdr 0.8031 | true fdr 0.5803 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3691 | est fdr 0.8083 | true fdr 0.5803 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3688 | est fdr 0.8135 | true fdr 0.5803 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3660 | est fdr 0.8093 | true fdr 0.5825 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3642 | est fdr 0.8144 | true fdr 0.5825 | true power 0.5062
07-10 06:38 fdr_control  DEBUG    thresh 0.3625 | est fdr 0.8103 | true fdr 0.5795 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3620 | est fdr 0.8154 | true fdr 0.5795 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3616 | est fdr 0.8205 | true fdr 0.5795 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3604 | est fdr 0.8256 | true fdr 0.5795 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3595 | est fdr 0.8214 | true fdr 0.5816 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3558 | est fdr 0.8173 | true fdr 0.5838 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3543 | est fdr 0.8223 | true fdr 0.5838 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3531 | est fdr 0.8182 | true fdr 0.5859 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3519 | est fdr 0.8232 | true fdr 0.5859 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3517 | est fdr 0.8191 | true fdr 0.5879 | true power 0.5125
07-10 06:38 fdr_control  DEBUG    thresh 0.3515 | est fdr 0.8150 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3494 | est fdr 0.8200 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3485 | est fdr 0.8250 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3484 | est fdr 0.8300 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3466 | est fdr 0.8350 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3464 | est fdr 0.8400 | true fdr 0.5850 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3459 | est fdr 0.8358 | true fdr 0.5871 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3456 | est fdr 0.8317 | true fdr 0.5891 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3447 | est fdr 0.8366 | true fdr 0.5891 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3439 | est fdr 0.8416 | true fdr 0.5891 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3425 | est fdr 0.8374 | true fdr 0.5911 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3415 | est fdr 0.8424 | true fdr 0.5911 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3414 | est fdr 0.8382 | true fdr 0.5931 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3410 | est fdr 0.8431 | true fdr 0.5931 | true power 0.5188
07-10 06:38 fdr_control  DEBUG    thresh 0.3406 | est fdr 0.8390 | true fdr 0.5902 | true power 0.5250
07-10 06:38 fdr_control  DEBUG    thresh 0.3403 | est fdr 0.8439 | true fdr 0.5902 | true power 0.5250
07-10 06:38 fdr_control  DEBUG    thresh 0.3393 | est fdr 0.8398 | true fdr 0.5874 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3390 | est fdr 0.8447 | true fdr 0.5874 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3390 | est fdr 0.8495 | true fdr 0.5874 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3375 | est fdr 0.8454 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3355 | est fdr 0.8502 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3353 | est fdr 0.8551 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3351 | est fdr 0.8599 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3345 | est fdr 0.8647 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3344 | est fdr 0.8696 | true fdr 0.5894 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3343 | est fdr 0.8654 | true fdr 0.5913 | true power 0.5312
07-10 06:38 fdr_control  DEBUG    thresh 0.3341 | est fdr 0.8612 | true fdr 0.5885 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3338 | est fdr 0.8660 | true fdr 0.5885 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3334 | est fdr 0.8708 | true fdr 0.5885 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3327 | est fdr 0.8667 | true fdr 0.5905 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3310 | est fdr 0.8714 | true fdr 0.5905 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3309 | est fdr 0.8762 | true fdr 0.5905 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3293 | est fdr 0.8810 | true fdr 0.5905 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3267 | est fdr 0.8857 | true fdr 0.5905 | true power 0.5375
07-10 06:38 fdr_control  DEBUG    thresh 0.3259 | est fdr 0.8815 | true fdr 0.5924 | true power 0.5375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3252 | est fdr 0.8774 | true fdr 0.5943 | true power 0.5375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3238 | est fdr 0.8821 | true fdr 0.5943 | true power 0.5375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3237 | est fdr 0.8779 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3228 | est fdr 0.8826 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3223 | est fdr 0.8873 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3219 | est fdr 0.8920 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3212 | est fdr 0.8967 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3204 | est fdr 0.9014 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3198 | est fdr 0.9061 | true fdr 0.5915 | true power 0.5437
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3191 | est fdr 0.9019 | true fdr 0.5888 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3173 | est fdr 0.9065 | true fdr 0.5888 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3165 | est fdr 0.9112 | true fdr 0.5888 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3148 | est fdr 0.9159 | true fdr 0.5888 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3144 | est fdr 0.9116 | true fdr 0.5907 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3142 | est fdr 0.9074 | true fdr 0.5926 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3129 | est fdr 0.9120 | true fdr 0.5926 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3120 | est fdr 0.9078 | true fdr 0.5945 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3102 | est fdr 0.9037 | true fdr 0.5963 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3100 | est fdr 0.8995 | true fdr 0.5982 | true power 0.5500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3089 | est fdr 0.8955 | true fdr 0.5955 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3086 | est fdr 0.8914 | true fdr 0.5973 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3057 | est fdr 0.8959 | true fdr 0.5973 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.8919 | true fdr 0.5991 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.8964 | true fdr 0.5991 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3055 | est fdr 0.9009 | true fdr 0.5991 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3052 | est fdr 0.9054 | true fdr 0.5991 | true power 0.5563
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3039 | est fdr 0.9013 | true fdr 0.5964 | true power 0.5625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3031 | est fdr 0.9058 | true fdr 0.5964 | true power 0.5625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3030 | est fdr 0.9018 | true fdr 0.5982 | true power 0.5625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3029 | est fdr 0.8978 | true fdr 0.6000 | true power 0.5625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3023 | est fdr 0.8938 | true fdr 0.6018 | true power 0.5625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3017 | est fdr 0.8899 | true fdr 0.5991 | true power 0.5687
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.3010 | est fdr 0.8860 | true fdr 0.5965 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2997 | est fdr 0.8904 | true fdr 0.5965 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2985 | est fdr 0.8947 | true fdr 0.5965 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2968 | est fdr 0.8991 | true fdr 0.5965 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2956 | est fdr 0.9035 | true fdr 0.5965 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2954 | est fdr 0.8996 | true fdr 0.5983 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2948 | est fdr 0.9039 | true fdr 0.5983 | true power 0.5750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2943 | est fdr 0.9000 | true fdr 0.5957 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2937 | est fdr 0.8961 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2936 | est fdr 0.9004 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2933 | est fdr 0.9048 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2931 | est fdr 0.9091 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2926 | est fdr 0.9134 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2919 | est fdr 0.9177 | true fdr 0.5974 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2918 | est fdr 0.9138 | true fdr 0.5991 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2902 | est fdr 0.9099 | true fdr 0.6009 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2896 | est fdr 0.9142 | true fdr 0.6009 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2850 | est fdr 0.9185 | true fdr 0.6009 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2845 | est fdr 0.9145 | true fdr 0.6026 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2839 | est fdr 0.9188 | true fdr 0.6026 | true power 0.5813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2812 | est fdr 0.9149 | true fdr 0.6000 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2802 | est fdr 0.9110 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2795 | est fdr 0.9153 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2783 | est fdr 0.9195 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2769 | est fdr 0.9237 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2769 | est fdr 0.9280 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2760 | est fdr 0.9322 | true fdr 0.6017 | true power 0.5875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2753 | est fdr 0.9283 | true fdr 0.5992 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2741 | est fdr 0.9244 | true fdr 0.6008 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2737 | est fdr 0.9286 | true fdr 0.6008 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2734 | est fdr 0.9328 | true fdr 0.6008 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2729 | est fdr 0.9289 | true fdr 0.6025 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2729 | est fdr 0.9331 | true fdr 0.6025 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2722 | est fdr 0.9292 | true fdr 0.6042 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2702 | est fdr 0.9253 | true fdr 0.6058 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2682 | est fdr 0.9295 | true fdr 0.6058 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2680 | est fdr 0.9256 | true fdr 0.6074 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2674 | est fdr 0.9298 | true fdr 0.6074 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2674 | est fdr 0.9259 | true fdr 0.6091 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2660 | est fdr 0.9300 | true fdr 0.6091 | true power 0.5938
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2659 | est fdr 0.9262 | true fdr 0.6066 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2655 | est fdr 0.9224 | true fdr 0.6082 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2634 | est fdr 0.9265 | true fdr 0.6082 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2631 | est fdr 0.9306 | true fdr 0.6082 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2630 | est fdr 0.9347 | true fdr 0.6082 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2626 | est fdr 0.9309 | true fdr 0.6098 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2625 | est fdr 0.9350 | true fdr 0.6098 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2606 | est fdr 0.9312 | true fdr 0.6113 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2604 | est fdr 0.9352 | true fdr 0.6113 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2599 | est fdr 0.9393 | true fdr 0.6113 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2595 | est fdr 0.9355 | true fdr 0.6129 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2591 | est fdr 0.9395 | true fdr 0.6129 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2586 | est fdr 0.9435 | true fdr 0.6129 | true power 0.6000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2573 | est fdr 0.9398 | true fdr 0.6104 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2572 | est fdr 0.9360 | true fdr 0.6120 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2570 | est fdr 0.9400 | true fdr 0.6120 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2567 | est fdr 0.9363 | true fdr 0.6135 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2567 | est fdr 0.9325 | true fdr 0.6151 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2558 | est fdr 0.9365 | true fdr 0.6151 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2550 | est fdr 0.9405 | true fdr 0.6151 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2507 | est fdr 0.9368 | true fdr 0.6166 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2501 | est fdr 0.9407 | true fdr 0.6166 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2500 | est fdr 0.9447 | true fdr 0.6166 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2489 | est fdr 0.9409 | true fdr 0.6181 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2483 | est fdr 0.9449 | true fdr 0.6181 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2476 | est fdr 0.9412 | true fdr 0.6196 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2473 | est fdr 0.9375 | true fdr 0.6211 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2472 | est fdr 0.9414 | true fdr 0.6211 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2468 | est fdr 0.9377 | true fdr 0.6226 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2460 | est fdr 0.9416 | true fdr 0.6226 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2430 | est fdr 0.9380 | true fdr 0.6240 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2419 | est fdr 0.9419 | true fdr 0.6240 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2415 | est fdr 0.9382 | true fdr 0.6255 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2415 | est fdr 0.9421 | true fdr 0.6255 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2408 | est fdr 0.9385 | true fdr 0.6269 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2407 | est fdr 0.9423 | true fdr 0.6269 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2400 | est fdr 0.9387 | true fdr 0.6284 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2398 | est fdr 0.9425 | true fdr 0.6284 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2393 | est fdr 0.9389 | true fdr 0.6298 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2381 | est fdr 0.9354 | true fdr 0.6312 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2367 | est fdr 0.9318 | true fdr 0.6326 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2359 | est fdr 0.9283 | true fdr 0.6340 | true power 0.6062
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2356 | est fdr 0.9248 | true fdr 0.6316 | true power 0.6125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2355 | est fdr 0.9213 | true fdr 0.6330 | true power 0.6125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2355 | est fdr 0.9179 | true fdr 0.6306 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2344 | est fdr 0.9145 | true fdr 0.6320 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2338 | est fdr 0.9111 | true fdr 0.6333 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2334 | est fdr 0.9077 | true fdr 0.6347 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2332 | est fdr 0.9044 | true fdr 0.6360 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2331 | est fdr 0.9081 | true fdr 0.6360 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2323 | est fdr 0.9118 | true fdr 0.6360 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2322 | est fdr 0.9154 | true fdr 0.6360 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2315 | est fdr 0.9121 | true fdr 0.6374 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2307 | est fdr 0.9158 | true fdr 0.6374 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2304 | est fdr 0.9194 | true fdr 0.6374 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2303 | est fdr 0.9161 | true fdr 0.6387 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2299 | est fdr 0.9127 | true fdr 0.6400 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2298 | est fdr 0.9094 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2297 | est fdr 0.9130 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2288 | est fdr 0.9167 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2286 | est fdr 0.9203 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2281 | est fdr 0.9239 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2277 | est fdr 0.9275 | true fdr 0.6413 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2268 | est fdr 0.9242 | true fdr 0.6426 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2264 | est fdr 0.9278 | true fdr 0.6426 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2258 | est fdr 0.9314 | true fdr 0.6426 | true power 0.6188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2256 | est fdr 0.9281 | true fdr 0.6403 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2222 | est fdr 0.9247 | true fdr 0.6416 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2221 | est fdr 0.9214 | true fdr 0.6429 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2220 | est fdr 0.9181 | true fdr 0.6441 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2219 | est fdr 0.9217 | true fdr 0.6441 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2219 | est fdr 0.9184 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.9220 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2206 | est fdr 0.9255 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2180 | est fdr 0.9291 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2179 | est fdr 0.9326 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2175 | est fdr 0.9362 | true fdr 0.6454 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2167 | est fdr 0.9329 | true fdr 0.6466 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2166 | est fdr 0.9364 | true fdr 0.6466 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2159 | est fdr 0.9399 | true fdr 0.6466 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2156 | est fdr 0.9435 | true fdr 0.6466 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2152 | est fdr 0.9401 | true fdr 0.6479 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2138 | est fdr 0.9437 | true fdr 0.6479 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2134 | est fdr 0.9472 | true fdr 0.6479 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2133 | est fdr 0.9507 | true fdr 0.6479 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2132 | est fdr 0.9542 | true fdr 0.6479 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2124 | est fdr 0.9509 | true fdr 0.6491 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2118 | est fdr 0.9476 | true fdr 0.6503 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2115 | est fdr 0.9510 | true fdr 0.6503 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2112 | est fdr 0.9477 | true fdr 0.6516 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2112 | est fdr 0.9512 | true fdr 0.6516 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2106 | est fdr 0.9547 | true fdr 0.6516 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2100 | est fdr 0.9582 | true fdr 0.6516 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2095 | est fdr 0.9617 | true fdr 0.6516 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2095 | est fdr 0.9583 | true fdr 0.6528 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2086 | est fdr 0.9618 | true fdr 0.6528 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2081 | est fdr 0.9653 | true fdr 0.6528 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2078 | est fdr 0.9688 | true fdr 0.6528 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2072 | est fdr 0.9654 | true fdr 0.6540 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2057 | est fdr 0.9689 | true fdr 0.6540 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2049 | est fdr 0.9655 | true fdr 0.6552 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2041 | est fdr 0.9622 | true fdr 0.6564 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2035 | est fdr 0.9656 | true fdr 0.6564 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2033 | est fdr 0.9691 | true fdr 0.6564 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2021 | est fdr 0.9658 | true fdr 0.6575 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2019 | est fdr 0.9625 | true fdr 0.6587 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.2017 | est fdr 0.9659 | true fdr 0.6587 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1997 | est fdr 0.9693 | true fdr 0.6587 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1995 | est fdr 0.9660 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1994 | est fdr 0.9694 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1978 | est fdr 0.9728 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1971 | est fdr 0.9762 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1962 | est fdr 0.9796 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1954 | est fdr 0.9830 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1944 | est fdr 0.9864 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.9898 | true fdr 0.6599 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1924 | est fdr 0.9864 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1916 | est fdr 0.9898 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1910 | est fdr 0.9932 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1900 | est fdr 0.9966 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1895 | est fdr 1.0000 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1887 | est fdr 1.0034 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1877 | est fdr 1.0068 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1877 | est fdr 1.0102 | true fdr 0.6610 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1867 | est fdr 1.0068 | true fdr 0.6622 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1855 | est fdr 1.0034 | true fdr 0.6633 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1846 | est fdr 1.0067 | true fdr 0.6633 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1839 | est fdr 1.0101 | true fdr 0.6633 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1821 | est fdr 1.0067 | true fdr 0.6644 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1811 | est fdr 1.0101 | true fdr 0.6644 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1811 | est fdr 1.0067 | true fdr 0.6656 | true power 0.6250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1784 | est fdr 1.0033 | true fdr 0.6633 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1781 | est fdr 1.0000 | true fdr 0.6645 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1771 | est fdr 0.9967 | true fdr 0.6656 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1768 | est fdr 0.9934 | true fdr 0.6667 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1766 | est fdr 0.9901 | true fdr 0.6678 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1734 | est fdr 0.9869 | true fdr 0.6689 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1730 | est fdr 0.9837 | true fdr 0.6699 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1729 | est fdr 0.9869 | true fdr 0.6699 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1721 | est fdr 0.9837 | true fdr 0.6710 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1707 | est fdr 0.9870 | true fdr 0.6710 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1705 | est fdr 0.9902 | true fdr 0.6710 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1700 | est fdr 0.9935 | true fdr 0.6710 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1691 | est fdr 0.9967 | true fdr 0.6710 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1689 | est fdr 0.9935 | true fdr 0.6721 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1682 | est fdr 0.9968 | true fdr 0.6721 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1680 | est fdr 0.9935 | true fdr 0.6731 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1677 | est fdr 0.9903 | true fdr 0.6742 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1674 | est fdr 0.9871 | true fdr 0.6752 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1672 | est fdr 0.9840 | true fdr 0.6763 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1671 | est fdr 0.9808 | true fdr 0.6773 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1669 | est fdr 0.9840 | true fdr 0.6773 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1667 | est fdr 0.9872 | true fdr 0.6773 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1657 | est fdr 0.9841 | true fdr 0.6783 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1651 | est fdr 0.9810 | true fdr 0.6794 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1651 | est fdr 0.9841 | true fdr 0.6794 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1647 | est fdr 0.9810 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1641 | est fdr 0.9842 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1641 | est fdr 0.9873 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.9905 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1629 | est fdr 0.9937 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1613 | est fdr 0.9968 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1606 | est fdr 1.0000 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1590 | est fdr 1.0032 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1584 | est fdr 1.0063 | true fdr 0.6804 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1580 | est fdr 1.0032 | true fdr 0.6814 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1579 | est fdr 1.0000 | true fdr 0.6824 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1560 | est fdr 1.0031 | true fdr 0.6824 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1558 | est fdr 1.0063 | true fdr 0.6824 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1555 | est fdr 1.0031 | true fdr 0.6834 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1550 | est fdr 1.0000 | true fdr 0.6844 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1549 | est fdr 1.0031 | true fdr 0.6844 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1548 | est fdr 1.0063 | true fdr 0.6844 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1536 | est fdr 1.0094 | true fdr 0.6844 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1529 | est fdr 1.0062 | true fdr 0.6854 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1529 | est fdr 1.0031 | true fdr 0.6863 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1528 | est fdr 1.0062 | true fdr 0.6863 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1525 | est fdr 1.0093 | true fdr 0.6863 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1523 | est fdr 1.0062 | true fdr 0.6873 | true power 0.6312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1523 | est fdr 1.0031 | true fdr 0.6852 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1521 | est fdr 1.0000 | true fdr 0.6862 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1521 | est fdr 0.9969 | true fdr 0.6871 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1513 | est fdr 1.0000 | true fdr 0.6871 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1501 | est fdr 1.0031 | true fdr 0.6871 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1492 | est fdr 1.0000 | true fdr 0.6881 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1488 | est fdr 1.0031 | true fdr 0.6881 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1482 | est fdr 1.0061 | true fdr 0.6881 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1472 | est fdr 1.0030 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1468 | est fdr 1.0061 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1465 | est fdr 1.0091 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1465 | est fdr 1.0122 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1462 | est fdr 1.0152 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1461 | est fdr 1.0183 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1460 | est fdr 1.0213 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1458 | est fdr 1.0244 | true fdr 0.6890 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1456 | est fdr 1.0213 | true fdr 0.6900 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1455 | est fdr 1.0182 | true fdr 0.6909 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1453 | est fdr 1.0212 | true fdr 0.6909 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1453 | est fdr 1.0242 | true fdr 0.6909 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1438 | est fdr 1.0273 | true fdr 0.6909 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1435 | est fdr 1.0242 | true fdr 0.6918 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1433 | est fdr 1.0211 | true fdr 0.6928 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1431 | est fdr 1.0241 | true fdr 0.6928 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1430 | est fdr 1.0271 | true fdr 0.6928 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1427 | est fdr 1.0240 | true fdr 0.6937 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1424 | est fdr 1.0270 | true fdr 0.6937 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1422 | est fdr 1.0240 | true fdr 0.6946 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1417 | est fdr 1.0269 | true fdr 0.6946 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1416 | est fdr 1.0239 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1415 | est fdr 1.0269 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1415 | est fdr 1.0299 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1412 | est fdr 1.0328 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1409 | est fdr 1.0358 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1399 | est fdr 1.0388 | true fdr 0.6955 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1398 | est fdr 1.0357 | true fdr 0.6964 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1397 | est fdr 1.0387 | true fdr 0.6964 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1395 | est fdr 1.0417 | true fdr 0.6964 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1395 | est fdr 1.0386 | true fdr 0.6973 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1391 | est fdr 1.0415 | true fdr 0.6973 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1391 | est fdr 1.0385 | true fdr 0.6982 | true power 0.6375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1387 | est fdr 1.0354 | true fdr 0.6962 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1381 | est fdr 1.0324 | true fdr 0.6971 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1376 | est fdr 1.0353 | true fdr 0.6971 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1365 | est fdr 1.0323 | true fdr 0.6979 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1358 | est fdr 1.0292 | true fdr 0.6988 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1355 | est fdr 1.0322 | true fdr 0.6988 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1354 | est fdr 1.0351 | true fdr 0.6988 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1352 | est fdr 1.0321 | true fdr 0.6997 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1350 | est fdr 1.0350 | true fdr 0.6997 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1347 | est fdr 1.0379 | true fdr 0.6997 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1345 | est fdr 1.0349 | true fdr 0.7006 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1341 | est fdr 1.0378 | true fdr 0.7006 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1338 | est fdr 1.0407 | true fdr 0.7006 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1337 | est fdr 1.0436 | true fdr 0.7006 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1331 | est fdr 1.0406 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1331 | est fdr 1.0435 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1331 | est fdr 1.0464 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1328 | est fdr 1.0493 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1327 | est fdr 1.0522 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1326 | est fdr 1.0551 | true fdr 0.7014 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1324 | est fdr 1.0520 | true fdr 0.7023 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1324 | est fdr 1.0549 | true fdr 0.7023 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1318 | est fdr 1.0578 | true fdr 0.7023 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1313 | est fdr 1.0607 | true fdr 0.7023 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1310 | est fdr 1.0636 | true fdr 0.7023 | true power 0.6438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1309 | est fdr 1.0605 | true fdr 0.7003 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1307 | est fdr 1.0575 | true fdr 0.7011 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1301 | est fdr 1.0603 | true fdr 0.7011 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1299 | est fdr 1.0632 | true fdr 0.7011 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1293 | est fdr 1.0661 | true fdr 0.7011 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1293 | est fdr 1.0690 | true fdr 0.7011 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1290 | est fdr 1.0659 | true fdr 0.7020 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1289 | est fdr 1.0688 | true fdr 0.7020 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1289 | est fdr 1.0657 | true fdr 0.7029 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1288 | est fdr 1.0627 | true fdr 0.7037 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1287 | est fdr 1.0655 | true fdr 0.7037 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1280 | est fdr 1.0684 | true fdr 0.7037 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1278 | est fdr 1.0712 | true fdr 0.7037 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1272 | est fdr 1.0682 | true fdr 0.7045 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1271 | est fdr 1.0710 | true fdr 0.7045 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1266 | est fdr 1.0680 | true fdr 0.7054 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1265 | est fdr 1.0650 | true fdr 0.7062 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1263 | est fdr 1.0678 | true fdr 0.7062 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1259 | est fdr 1.0648 | true fdr 0.7070 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1259 | est fdr 1.0618 | true fdr 0.7079 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1258 | est fdr 1.0646 | true fdr 0.7079 | true power 0.6500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1257 | est fdr 1.0616 | true fdr 0.7059 | true power 0.6562
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1253 | est fdr 1.0587 | true fdr 0.7067 | true power 0.6562
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1251 | est fdr 1.0615 | true fdr 0.7067 | true power 0.6562
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1249 | est fdr 1.0642 | true fdr 0.7067 | true power 0.6562
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1247 | est fdr 1.0670 | true fdr 0.7067 | true power 0.6562
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1242 | est fdr 1.0641 | true fdr 0.7047 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1242 | est fdr 1.0611 | true fdr 0.7056 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1233 | est fdr 1.0582 | true fdr 0.7064 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1232 | est fdr 1.0552 | true fdr 0.7072 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1229 | est fdr 1.0580 | true fdr 0.7072 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1228 | est fdr 1.0608 | true fdr 0.7072 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1226 | est fdr 1.0579 | true fdr 0.7080 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1226 | est fdr 1.0549 | true fdr 0.7088 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1226 | est fdr 1.0577 | true fdr 0.7088 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1226 | est fdr 1.0604 | true fdr 0.7088 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1223 | est fdr 1.0575 | true fdr 0.7096 | true power 0.6625
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1222 | est fdr 1.0546 | true fdr 0.7077 | true power 0.6687
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1214 | est fdr 1.0518 | true fdr 0.7084 | true power 0.6687
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1207 | est fdr 1.0545 | true fdr 0.7084 | true power 0.6687
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1203 | est fdr 1.0516 | true fdr 0.7092 | true power 0.6687
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1201 | est fdr 1.0488 | true fdr 0.7073 | true power 0.6750
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1199 | est fdr 1.0459 | true fdr 0.7054 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1194 | est fdr 1.0486 | true fdr 0.7054 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1180 | est fdr 1.0458 | true fdr 0.7062 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1175 | est fdr 1.0485 | true fdr 0.7062 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1174 | est fdr 1.0512 | true fdr 0.7062 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1170 | est fdr 1.0539 | true fdr 0.7062 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1168 | est fdr 1.0566 | true fdr 0.7062 | true power 0.6813
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1165 | est fdr 1.0538 | true fdr 0.7043 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1165 | est fdr 1.0509 | true fdr 0.7051 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1163 | est fdr 1.0536 | true fdr 0.7051 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1159 | est fdr 1.0563 | true fdr 0.7051 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1154 | est fdr 1.0590 | true fdr 0.7051 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1153 | est fdr 1.0617 | true fdr 0.7051 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1148 | est fdr 1.0588 | true fdr 0.7059 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1145 | est fdr 1.0615 | true fdr 0.7059 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1138 | est fdr 1.0642 | true fdr 0.7059 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1137 | est fdr 1.0668 | true fdr 0.7059 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1135 | est fdr 1.0695 | true fdr 0.7059 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1132 | est fdr 1.0667 | true fdr 0.7067 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1128 | est fdr 1.0693 | true fdr 0.7067 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1127 | est fdr 1.0720 | true fdr 0.7067 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1122 | est fdr 1.0691 | true fdr 0.7074 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1121 | est fdr 1.0718 | true fdr 0.7074 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1121 | est fdr 1.0745 | true fdr 0.7074 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1120 | est fdr 1.0771 | true fdr 0.7074 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1117 | est fdr 1.0798 | true fdr 0.7074 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1116 | est fdr 1.0769 | true fdr 0.7082 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1113 | est fdr 1.0741 | true fdr 0.7090 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1108 | est fdr 1.0767 | true fdr 0.7090 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1107 | est fdr 1.0739 | true fdr 0.7098 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1102 | est fdr 1.0765 | true fdr 0.7098 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1101 | est fdr 1.0792 | true fdr 0.7098 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1100 | est fdr 1.0763 | true fdr 0.7105 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1098 | est fdr 1.0735 | true fdr 0.7113 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1093 | est fdr 1.0707 | true fdr 0.7120 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1090 | est fdr 1.0733 | true fdr 0.7120 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1083 | est fdr 1.0759 | true fdr 0.7120 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1082 | est fdr 1.0785 | true fdr 0.7120 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1081 | est fdr 1.0757 | true fdr 0.7128 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1080 | est fdr 1.0729 | true fdr 0.7135 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1074 | est fdr 1.0755 | true fdr 0.7135 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1069 | est fdr 1.0727 | true fdr 0.7143 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1067 | est fdr 1.0753 | true fdr 0.7143 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1066 | est fdr 1.0725 | true fdr 0.7150 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1063 | est fdr 1.0698 | true fdr 0.7158 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1054 | est fdr 1.0724 | true fdr 0.7158 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1050 | est fdr 1.0749 | true fdr 0.7158 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1045 | est fdr 1.0775 | true fdr 0.7158 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1044 | est fdr 1.0801 | true fdr 0.7158 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1038 | est fdr 1.0773 | true fdr 0.7165 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1032 | est fdr 1.0746 | true fdr 0.7172 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1028 | est fdr 1.0771 | true fdr 0.7172 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1024 | est fdr 1.0744 | true fdr 0.7179 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1024 | est fdr 1.0769 | true fdr 0.7179 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1023 | est fdr 1.0742 | true fdr 0.7187 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1021 | est fdr 1.0767 | true fdr 0.7187 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1019 | est fdr 1.0740 | true fdr 0.7194 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1018 | est fdr 1.0765 | true fdr 0.7194 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1015 | est fdr 1.0738 | true fdr 0.7201 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1012 | est fdr 1.0763 | true fdr 0.7201 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1011 | est fdr 1.0736 | true fdr 0.7208 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1007 | est fdr 1.0761 | true fdr 0.7208 | true power 0.6875
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1006 | est fdr 1.0734 | true fdr 0.7190 | true power 0.6937
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1005 | est fdr 1.0707 | true fdr 0.7197 | true power 0.6937
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1004 | est fdr 1.0732 | true fdr 0.7197 | true power 0.6937
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1003 | est fdr 1.0758 | true fdr 0.7197 | true power 0.6937
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1003 | est fdr 1.0730 | true fdr 0.7179 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.1001 | est fdr 1.0756 | true fdr 0.7179 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0999 | est fdr 1.0729 | true fdr 0.7186 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0993 | est fdr 1.0754 | true fdr 0.7186 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0985 | est fdr 1.0779 | true fdr 0.7186 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0985 | est fdr 1.0752 | true fdr 0.7193 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0985 | est fdr 1.0725 | true fdr 0.7200 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0984 | est fdr 1.0750 | true fdr 0.7200 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0983 | est fdr 1.0775 | true fdr 0.7200 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0983 | est fdr 1.0748 | true fdr 0.7207 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0975 | est fdr 1.0721 | true fdr 0.7214 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0973 | est fdr 1.0746 | true fdr 0.7214 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0972 | est fdr 1.0720 | true fdr 0.7221 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0970 | est fdr 1.0744 | true fdr 0.7221 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0967 | est fdr 1.0769 | true fdr 0.7221 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0967 | est fdr 1.0794 | true fdr 0.7221 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0964 | est fdr 1.0819 | true fdr 0.7221 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0957 | est fdr 1.0792 | true fdr 0.7228 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0954 | est fdr 1.0817 | true fdr 0.7228 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0951 | est fdr 1.0842 | true fdr 0.7228 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0950 | est fdr 1.0866 | true fdr 0.7228 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0950 | est fdr 1.0891 | true fdr 0.7228 | true power 0.7000
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0949 | est fdr 1.0864 | true fdr 0.7210 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0948 | est fdr 1.0889 | true fdr 0.7210 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0942 | est fdr 1.0862 | true fdr 0.7217 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0940 | est fdr 1.0887 | true fdr 0.7217 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0938 | est fdr 1.0911 | true fdr 0.7217 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0936 | est fdr 1.0885 | true fdr 0.7224 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0934 | est fdr 1.0909 | true fdr 0.7224 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0930 | est fdr 1.0934 | true fdr 0.7224 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0929 | est fdr 1.0907 | true fdr 0.7230 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0925 | est fdr 1.0931 | true fdr 0.7230 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0919 | est fdr 1.0956 | true fdr 0.7230 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0915 | est fdr 1.0980 | true fdr 0.7230 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0913 | est fdr 1.0954 | true fdr 0.7237 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0913 | est fdr 1.0927 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0912 | est fdr 1.0951 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0904 | est fdr 1.0976 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0904 | est fdr 1.1000 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0903 | est fdr 1.1024 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0903 | est fdr 1.1049 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0902 | est fdr 1.1073 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0900 | est fdr 1.1098 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0898 | est fdr 1.1122 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0897 | est fdr 1.1146 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0896 | est fdr 1.1171 | true fdr 0.7244 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0892 | est fdr 1.1144 | true fdr 0.7251 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0889 | est fdr 1.1168 | true fdr 0.7251 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0883 | est fdr 1.1141 | true fdr 0.7257 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0882 | est fdr 1.1114 | true fdr 0.7264 | true power 0.7063
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0881 | est fdr 1.1087 | true fdr 0.7246 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0881 | est fdr 1.1111 | true fdr 0.7246 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0880 | est fdr 1.1135 | true fdr 0.7246 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0876 | est fdr 1.1108 | true fdr 0.7253 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0875 | est fdr 1.1133 | true fdr 0.7253 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0874 | est fdr 1.1106 | true fdr 0.7260 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0874 | est fdr 1.1079 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0869 | est fdr 1.1103 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0869 | est fdr 1.1127 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0861 | est fdr 1.1151 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0859 | est fdr 1.1175 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0858 | est fdr 1.1199 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0854 | est fdr 1.1223 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0848 | est fdr 1.1247 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0848 | est fdr 1.1271 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0845 | est fdr 1.1295 | true fdr 0.7266 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0842 | est fdr 1.1268 | true fdr 0.7273 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0832 | est fdr 1.1292 | true fdr 0.7273 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0832 | est fdr 1.1316 | true fdr 0.7273 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0828 | est fdr 1.1289 | true fdr 0.7279 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0828 | est fdr 1.1262 | true fdr 0.7286 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0827 | est fdr 1.1286 | true fdr 0.7286 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0826 | est fdr 1.1259 | true fdr 0.7292 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0822 | est fdr 1.1232 | true fdr 0.7299 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0821 | est fdr 1.1256 | true fdr 0.7299 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0820 | est fdr 1.1280 | true fdr 0.7299 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0820 | est fdr 1.1253 | true fdr 0.7305 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0820 | est fdr 1.1226 | true fdr 0.7311 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0819 | est fdr 1.1200 | true fdr 0.7318 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0818 | est fdr 1.1174 | true fdr 0.7324 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0818 | est fdr 1.1197 | true fdr 0.7324 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0817 | est fdr 1.1171 | true fdr 0.7330 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0817 | est fdr 1.1194 | true fdr 0.7330 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0816 | est fdr 1.1218 | true fdr 0.7330 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0814 | est fdr 1.1192 | true fdr 0.7336 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0809 | est fdr 1.1215 | true fdr 0.7336 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0807 | est fdr 1.1189 | true fdr 0.7343 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0806 | est fdr 1.1212 | true fdr 0.7343 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0806 | est fdr 1.1235 | true fdr 0.7343 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0805 | est fdr 1.1259 | true fdr 0.7343 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0803 | est fdr 1.1282 | true fdr 0.7343 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0803 | est fdr 1.1256 | true fdr 0.7349 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0802 | est fdr 1.1230 | true fdr 0.7355 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0802 | est fdr 1.1253 | true fdr 0.7355 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0801 | est fdr 1.1276 | true fdr 0.7355 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0801 | est fdr 1.1299 | true fdr 0.7355 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0798 | est fdr 1.1273 | true fdr 0.7361 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0795 | est fdr 1.1296 | true fdr 0.7361 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0794 | est fdr 1.1319 | true fdr 0.7361 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0791 | est fdr 1.1293 | true fdr 0.7367 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0788 | est fdr 1.1316 | true fdr 0.7367 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0784 | est fdr 1.1339 | true fdr 0.7367 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0783 | est fdr 1.1313 | true fdr 0.7373 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0783 | est fdr 1.1287 | true fdr 0.7379 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0777 | est fdr 1.1261 | true fdr 0.7385 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0776 | est fdr 1.1284 | true fdr 0.7385 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0775 | est fdr 1.1307 | true fdr 0.7385 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0775 | est fdr 1.1330 | true fdr 0.7385 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0771 | est fdr 1.1353 | true fdr 0.7385 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0769 | est fdr 1.1327 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0768 | est fdr 1.1350 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0766 | est fdr 1.1373 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0765 | est fdr 1.1396 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0764 | est fdr 1.1419 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0762 | est fdr 1.1442 | true fdr 0.7391 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0760 | est fdr 1.1416 | true fdr 0.7397 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0759 | est fdr 1.1390 | true fdr 0.7403 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0756 | est fdr 1.1412 | true fdr 0.7403 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0756 | est fdr 1.1386 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0754 | est fdr 1.1409 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0753 | est fdr 1.1432 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0751 | est fdr 1.1455 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0747 | est fdr 1.1477 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0746 | est fdr 1.1500 | true fdr 0.7409 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0743 | est fdr 1.1474 | true fdr 0.7415 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0743 | est fdr 1.1448 | true fdr 0.7421 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0739 | est fdr 1.1422 | true fdr 0.7427 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0739 | est fdr 1.1445 | true fdr 0.7427 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0737 | est fdr 1.1419 | true fdr 0.7432 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0737 | est fdr 1.1393 | true fdr 0.7438 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0737 | est fdr 1.1416 | true fdr 0.7438 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0735 | est fdr 1.1438 | true fdr 0.7438 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0732 | est fdr 1.1413 | true fdr 0.7444 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0732 | est fdr 1.1435 | true fdr 0.7444 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0729 | est fdr 1.1409 | true fdr 0.7450 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0728 | est fdr 1.1432 | true fdr 0.7450 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.1406 | true fdr 0.7455 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.1429 | true fdr 0.7455 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0725 | est fdr 1.1451 | true fdr 0.7455 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0724 | est fdr 1.1425 | true fdr 0.7461 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0722 | est fdr 1.1448 | true fdr 0.7461 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0720 | est fdr 1.1470 | true fdr 0.7461 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0719 | est fdr 1.1444 | true fdr 0.7467 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0719 | est fdr 1.1467 | true fdr 0.7467 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0717 | est fdr 1.1489 | true fdr 0.7467 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0716 | est fdr 1.1463 | true fdr 0.7472 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0714 | est fdr 1.1438 | true fdr 0.7478 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0712 | est fdr 1.1460 | true fdr 0.7478 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0711 | est fdr 1.1435 | true fdr 0.7483 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0706 | est fdr 1.1457 | true fdr 0.7483 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0705 | est fdr 1.1432 | true fdr 0.7489 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0704 | est fdr 1.1407 | true fdr 0.7495 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0702 | est fdr 1.1382 | true fdr 0.7500 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0700 | est fdr 1.1357 | true fdr 0.7505 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0700 | est fdr 1.1379 | true fdr 0.7505 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0699 | est fdr 1.1354 | true fdr 0.7511 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0699 | est fdr 1.1376 | true fdr 0.7511 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0698 | est fdr 1.1397 | true fdr 0.7511 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0695 | est fdr 1.1419 | true fdr 0.7511 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0695 | est fdr 1.1394 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0694 | est fdr 1.1416 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0693 | est fdr 1.1438 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0690 | est fdr 1.1460 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0689 | est fdr 1.1481 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0688 | est fdr 1.1503 | true fdr 0.7516 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0688 | est fdr 1.1478 | true fdr 0.7522 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0682 | est fdr 1.1453 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0682 | est fdr 1.1475 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0678 | est fdr 1.1497 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0678 | est fdr 1.1518 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0676 | est fdr 1.1540 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0675 | est fdr 1.1562 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0672 | est fdr 1.1584 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0672 | est fdr 1.1605 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0671 | est fdr 1.1627 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0669 | est fdr 1.1649 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0668 | est fdr 1.1670 | true fdr 0.7527 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0668 | est fdr 1.1645 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0667 | est fdr 1.1667 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0666 | est fdr 1.1688 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0661 | est fdr 1.1710 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0660 | est fdr 1.1732 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0659 | est fdr 1.1753 | true fdr 0.7532 | true power 0.7125
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0659 | est fdr 1.1728 | true fdr 0.7516 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0654 | est fdr 1.1703 | true fdr 0.7522 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0649 | est fdr 1.1724 | true fdr 0.7522 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0649 | est fdr 1.1746 | true fdr 0.7522 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0642 | est fdr 1.1767 | true fdr 0.7522 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0642 | est fdr 1.1742 | true fdr 0.7527 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0640 | est fdr 1.1763 | true fdr 0.7527 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0638 | est fdr 1.1738 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0634 | est fdr 1.1760 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0632 | est fdr 1.1781 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.1803 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.1824 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0630 | est fdr 1.1845 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0629 | est fdr 1.1867 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0629 | est fdr 1.1888 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0629 | est fdr 1.1910 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0620 | est fdr 1.1931 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0620 | est fdr 1.1953 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0619 | est fdr 1.1974 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0619 | est fdr 1.1996 | true fdr 0.7532 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0617 | est fdr 1.1970 | true fdr 0.7537 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0616 | est fdr 1.1991 | true fdr 0.7537 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0616 | est fdr 1.2013 | true fdr 0.7537 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0611 | est fdr 1.1987 | true fdr 0.7543 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0611 | est fdr 1.1962 | true fdr 0.7548 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0608 | est fdr 1.1936 | true fdr 0.7553 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0607 | est fdr 1.1957 | true fdr 0.7553 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0605 | est fdr 1.1932 | true fdr 0.7558 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0602 | est fdr 1.1907 | true fdr 0.7564 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0601 | est fdr 1.1928 | true fdr 0.7564 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0599 | est fdr 1.1949 | true fdr 0.7564 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0597 | est fdr 1.1970 | true fdr 0.7564 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0595 | est fdr 1.1992 | true fdr 0.7564 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0594 | est fdr 1.1966 | true fdr 0.7569 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0594 | est fdr 1.1941 | true fdr 0.7574 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0593 | est fdr 1.1962 | true fdr 0.7574 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0588 | est fdr 1.1937 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0587 | est fdr 1.1958 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0582 | est fdr 1.1979 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0579 | est fdr 1.2000 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0579 | est fdr 1.2021 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0579 | est fdr 1.2042 | true fdr 0.7579 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0576 | est fdr 1.2017 | true fdr 0.7584 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0575 | est fdr 1.1992 | true fdr 0.7589 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0573 | est fdr 1.2013 | true fdr 0.7589 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0573 | est fdr 1.1987 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0572 | est fdr 1.2008 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0570 | est fdr 1.2029 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0570 | est fdr 1.2050 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0563 | est fdr 1.2071 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0562 | est fdr 1.2092 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0560 | est fdr 1.2113 | true fdr 0.7594 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0558 | est fdr 1.2088 | true fdr 0.7599 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0554 | est fdr 1.2109 | true fdr 0.7599 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0552 | est fdr 1.2129 | true fdr 0.7599 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0550 | est fdr 1.2104 | true fdr 0.7604 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0548 | est fdr 1.2079 | true fdr 0.7609 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0545 | est fdr 1.2054 | true fdr 0.7614 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0544 | est fdr 1.2029 | true fdr 0.7619 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0541 | est fdr 1.2050 | true fdr 0.7619 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0538 | est fdr 1.2025 | true fdr 0.7624 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0537 | est fdr 1.2000 | true fdr 0.7629 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0536 | est fdr 1.1975 | true fdr 0.7634 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0533 | est fdr 1.1996 | true fdr 0.7634 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0532 | est fdr 1.1971 | true fdr 0.7639 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0532 | est fdr 1.1947 | true fdr 0.7643 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0531 | est fdr 1.1967 | true fdr 0.7643 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0530 | est fdr 1.1988 | true fdr 0.7643 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0527 | est fdr 1.2008 | true fdr 0.7643 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0523 | est fdr 1.1984 | true fdr 0.7648 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0520 | est fdr 1.2004 | true fdr 0.7648 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0519 | est fdr 1.2025 | true fdr 0.7648 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0517 | est fdr 1.2045 | true fdr 0.7648 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0517 | est fdr 1.2020 | true fdr 0.7653 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0513 | est fdr 1.1996 | true fdr 0.7658 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0506 | est fdr 1.2016 | true fdr 0.7658 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0506 | est fdr 1.2037 | true fdr 0.7658 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0503 | est fdr 1.2057 | true fdr 0.7658 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0502 | est fdr 1.2033 | true fdr 0.7663 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0501 | est fdr 1.2008 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0499 | est fdr 1.2028 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0497 | est fdr 1.2049 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0497 | est fdr 1.2069 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0494 | est fdr 1.2089 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0491 | est fdr 1.2110 | true fdr 0.7667 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0485 | est fdr 1.2085 | true fdr 0.7672 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0484 | est fdr 1.2061 | true fdr 0.7677 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0478 | est fdr 1.2081 | true fdr 0.7677 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0478 | est fdr 1.2056 | true fdr 0.7681 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0477 | est fdr 1.2077 | true fdr 0.7681 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0476 | est fdr 1.2097 | true fdr 0.7681 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0476 | est fdr 1.2072 | true fdr 0.7686 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0474 | est fdr 1.2048 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0472 | est fdr 1.2068 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0472 | est fdr 1.2088 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0468 | est fdr 1.2108 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0467 | est fdr 1.2129 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0467 | est fdr 1.2149 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0466 | est fdr 1.2169 | true fdr 0.7691 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0464 | est fdr 1.2144 | true fdr 0.7695 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0460 | est fdr 1.2164 | true fdr 0.7695 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0458 | est fdr 1.2184 | true fdr 0.7695 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0457 | est fdr 1.2160 | true fdr 0.7700 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0457 | est fdr 1.2180 | true fdr 0.7700 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0455 | est fdr 1.2156 | true fdr 0.7705 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0453 | est fdr 1.2131 | true fdr 0.7709 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0452 | est fdr 1.2151 | true fdr 0.7709 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0452 | est fdr 1.2127 | true fdr 0.7714 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0448 | est fdr 1.2147 | true fdr 0.7714 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0445 | est fdr 1.2167 | true fdr 0.7714 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0442 | est fdr 1.2187 | true fdr 0.7714 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0441 | est fdr 1.2163 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0440 | est fdr 1.2183 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0439 | est fdr 1.2202 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0435 | est fdr 1.2222 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.2242 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.2262 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.2282 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0426 | est fdr 1.2302 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0422 | est fdr 1.2321 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0420 | est fdr 1.2341 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0419 | est fdr 1.2361 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0419 | est fdr 1.2381 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0419 | est fdr 1.2401 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0417 | est fdr 1.2421 | true fdr 0.7718 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0417 | est fdr 1.2396 | true fdr 0.7723 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0416 | est fdr 1.2372 | true fdr 0.7727 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0414 | est fdr 1.2347 | true fdr 0.7732 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0411 | est fdr 1.2367 | true fdr 0.7732 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0408 | est fdr 1.2387 | true fdr 0.7732 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0407 | est fdr 1.2362 | true fdr 0.7736 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0405 | est fdr 1.2382 | true fdr 0.7736 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0404 | est fdr 1.2402 | true fdr 0.7736 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.2421 | true fdr 0.7736 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0401 | est fdr 1.2397 | true fdr 0.7741 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0399 | est fdr 1.2373 | true fdr 0.7745 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0399 | est fdr 1.2392 | true fdr 0.7745 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0399 | est fdr 1.2412 | true fdr 0.7745 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.2387 | true fdr 0.7750 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.2407 | true fdr 0.7750 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.2427 | true fdr 0.7750 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.2402 | true fdr 0.7754 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.2378 | true fdr 0.7758 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0393 | est fdr 1.2354 | true fdr 0.7763 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.2374 | true fdr 0.7763 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0391 | est fdr 1.2350 | true fdr 0.7767 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0390 | est fdr 1.2326 | true fdr 0.7771 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0389 | est fdr 1.2345 | true fdr 0.7771 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0389 | est fdr 1.2364 | true fdr 0.7771 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0386 | est fdr 1.2384 | true fdr 0.7771 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.2360 | true fdr 0.7776 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.2379 | true fdr 0.7776 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.2355 | true fdr 0.7780 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0381 | est fdr 1.2375 | true fdr 0.7780 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.2394 | true fdr 0.7780 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.2413 | true fdr 0.7780 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0377 | est fdr 1.2432 | true fdr 0.7780 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.2408 | true fdr 0.7784 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0375 | est fdr 1.2428 | true fdr 0.7784 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0375 | est fdr 1.2447 | true fdr 0.7784 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.2423 | true fdr 0.7788 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.2442 | true fdr 0.7788 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.2418 | true fdr 0.7793 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0369 | est fdr 1.2395 | true fdr 0.7797 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0368 | est fdr 1.2414 | true fdr 0.7797 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0366 | est fdr 1.2433 | true fdr 0.7797 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0366 | est fdr 1.2452 | true fdr 0.7797 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.2471 | true fdr 0.7797 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0362 | est fdr 1.2447 | true fdr 0.7801 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0360 | est fdr 1.2467 | true fdr 0.7801 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0360 | est fdr 1.2443 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0360 | est fdr 1.2462 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0360 | est fdr 1.2481 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0360 | est fdr 1.2500 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0358 | est fdr 1.2519 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.2538 | true fdr 0.7805 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.2514 | true fdr 0.7810 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0354 | est fdr 1.2533 | true fdr 0.7810 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.2552 | true fdr 0.7810 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0351 | est fdr 1.2529 | true fdr 0.7814 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.2548 | true fdr 0.7814 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.2567 | true fdr 0.7814 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.2543 | true fdr 0.7818 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.2562 | true fdr 0.7818 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0340 | est fdr 1.2581 | true fdr 0.7818 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0336 | est fdr 1.2557 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0330 | est fdr 1.2576 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.2595 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.2614 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0326 | est fdr 1.2633 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0326 | est fdr 1.2652 | true fdr 0.7822 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0325 | est fdr 1.2628 | true fdr 0.7826 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0322 | est fdr 1.2604 | true fdr 0.7830 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0322 | est fdr 1.2623 | true fdr 0.7830 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.2642 | true fdr 0.7830 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.2660 | true fdr 0.7830 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.2637 | true fdr 0.7834 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.2613 | true fdr 0.7838 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.2589 | true fdr 0.7842 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.2608 | true fdr 0.7842 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0317 | est fdr 1.2584 | true fdr 0.7846 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0317 | est fdr 1.2561 | true fdr 0.7850 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.2537 | true fdr 0.7854 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.2556 | true fdr 0.7854 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.2533 | true fdr 0.7858 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0314 | est fdr 1.2509 | true fdr 0.7862 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.2528 | true fdr 0.7862 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0309 | est fdr 1.2505 | true fdr 0.7866 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0305 | est fdr 1.2523 | true fdr 0.7866 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0304 | est fdr 1.2542 | true fdr 0.7866 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0304 | est fdr 1.2560 | true fdr 0.7866 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0304 | est fdr 1.2537 | true fdr 0.7870 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0301 | est fdr 1.2556 | true fdr 0.7870 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0300 | est fdr 1.2532 | true fdr 0.7874 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.2551 | true fdr 0.7874 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.2528 | true fdr 0.7878 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.2546 | true fdr 0.7878 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.2565 | true fdr 0.7878 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0295 | est fdr 1.2583 | true fdr 0.7878 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0294 | est fdr 1.2560 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0293 | est fdr 1.2578 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0293 | est fdr 1.2597 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0289 | est fdr 1.2615 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.2634 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.2652 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.2670 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.2689 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.2707 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.2726 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.2744 | true fdr 0.7882 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.2721 | true fdr 0.7886 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.2697 | true fdr 0.7890 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.2716 | true fdr 0.7890 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0282 | est fdr 1.2692 | true fdr 0.7894 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0282 | est fdr 1.2711 | true fdr 0.7894 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0280 | est fdr 1.2729 | true fdr 0.7894 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0280 | est fdr 1.2747 | true fdr 0.7894 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0279 | est fdr 1.2766 | true fdr 0.7894 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2742 | true fdr 0.7898 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2719 | true fdr 0.7901 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2696 | true fdr 0.7905 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2673 | true fdr 0.7909 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.2650 | true fdr 0.7913 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0275 | est fdr 1.2668 | true fdr 0.7913 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0270 | est fdr 1.2645 | true fdr 0.7917 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0269 | est fdr 1.2663 | true fdr 0.7917 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.2681 | true fdr 0.7917 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.2699 | true fdr 0.7917 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.2676 | true fdr 0.7920 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0264 | est fdr 1.2694 | true fdr 0.7920 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0263 | est fdr 1.2712 | true fdr 0.7920 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.2690 | true fdr 0.7924 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0261 | est fdr 1.2708 | true fdr 0.7924 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.2685 | true fdr 0.7928 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.2662 | true fdr 0.7932 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0259 | est fdr 1.2680 | true fdr 0.7932 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0258 | est fdr 1.2698 | true fdr 0.7932 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0258 | est fdr 1.2675 | true fdr 0.7935 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0258 | est fdr 1.2693 | true fdr 0.7935 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0255 | est fdr 1.2711 | true fdr 0.7935 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0254 | est fdr 1.2688 | true fdr 0.7939 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.2706 | true fdr 0.7939 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.2683 | true fdr 0.7943 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.2661 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0249 | est fdr 1.2679 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2696 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2714 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.2732 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0244 | est fdr 1.2750 | true fdr 0.7946 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0243 | est fdr 1.2727 | true fdr 0.7950 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.2745 | true fdr 0.7950 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.2763 | true fdr 0.7950 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.2740 | true fdr 0.7954 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.2758 | true fdr 0.7954 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.2776 | true fdr 0.7954 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0240 | est fdr 1.2794 | true fdr 0.7954 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2811 | true fdr 0.7954 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2789 | true fdr 0.7957 | true power 0.7188
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2766 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.2784 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.2801 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.2819 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.2837 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.2855 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.2872 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.2890 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.2908 | true fdr 0.7943 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.2885 | true fdr 0.7947 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.2903 | true fdr 0.7947 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.2920 | true fdr 0.7947 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.2898 | true fdr 0.7951 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.2875 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.2892 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.2910 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0225 | est fdr 1.2928 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0225 | est fdr 1.2945 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.2963 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.2981 | true fdr 0.7954 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.2958 | true fdr 0.7958 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.2975 | true fdr 0.7958 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0223 | est fdr 1.2953 | true fdr 0.7961 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.2970 | true fdr 0.7961 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0219 | est fdr 1.2988 | true fdr 0.7961 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0218 | est fdr 1.3005 | true fdr 0.7961 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.2982 | true fdr 0.7965 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.3000 | true fdr 0.7965 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.2977 | true fdr 0.7968 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0216 | est fdr 1.2995 | true fdr 0.7968 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0214 | est fdr 1.2972 | true fdr 0.7972 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.2949 | true fdr 0.7976 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.2967 | true fdr 0.7976 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.2984 | true fdr 0.7976 | true power 0.7250
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.2962 | true fdr 0.7962 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.2979 | true fdr 0.7962 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.2957 | true fdr 0.7965 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0210 | est fdr 1.2974 | true fdr 0.7965 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0210 | est fdr 1.2951 | true fdr 0.7969 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.2969 | true fdr 0.7969 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.2986 | true fdr 0.7969 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.3003 | true fdr 0.7969 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.2981 | true fdr 0.7972 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.2958 | true fdr 0.7976 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.2976 | true fdr 0.7976 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.2953 | true fdr 0.7979 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.2931 | true fdr 0.7983 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.2909 | true fdr 0.7986 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.2926 | true fdr 0.7986 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0201 | est fdr 1.2943 | true fdr 0.7986 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.2960 | true fdr 0.7986 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.2938 | true fdr 0.7990 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.2916 | true fdr 0.7993 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.2894 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0195 | est fdr 1.2911 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2928 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2945 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2962 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.2979 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.2997 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.3014 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.3031 | true fdr 0.7997 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.3009 | true fdr 0.8000 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.3026 | true fdr 0.8000 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.3043 | true fdr 0.8000 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.3060 | true fdr 0.8000 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.3038 | true fdr 0.8003 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.3015 | true fdr 0.8007 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.2993 | true fdr 0.8010 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.3010 | true fdr 0.8010 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0175 | est fdr 1.3027 | true fdr 0.8010 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0175 | est fdr 1.3044 | true fdr 0.8010 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3022 | true fdr 0.8014 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3039 | true fdr 0.8014 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.3017 | true fdr 0.8017 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.3034 | true fdr 0.8017 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3051 | true fdr 0.8017 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3068 | true fdr 0.8017 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3085 | true fdr 0.8017 | true power 0.7312
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0169 | est fdr 1.3063 | true fdr 0.8003 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0169 | est fdr 1.3041 | true fdr 0.8007 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.3057 | true fdr 0.8007 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.3035 | true fdr 0.8010 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.3052 | true fdr 0.8010 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.3069 | true fdr 0.8010 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.3086 | true fdr 0.8010 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.3064 | true fdr 0.8013 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0157 | est fdr 1.3042 | true fdr 0.8017 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0157 | est fdr 1.3020 | true fdr 0.8020 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.2998 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.3015 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.3032 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.3049 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.3065 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.3082 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0152 | est fdr 1.3099 | true fdr 0.8023 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0152 | est fdr 1.3077 | true fdr 0.8027 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0151 | est fdr 1.3094 | true fdr 0.8027 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3110 | true fdr 0.8027 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3088 | true fdr 0.8030 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3105 | true fdr 0.8030 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.3083 | true fdr 0.8033 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.3100 | true fdr 0.8033 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.3078 | true fdr 0.8037 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.3095 | true fdr 0.8037 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.3111 | true fdr 0.8037 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0145 | est fdr 1.3128 | true fdr 0.8037 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0144 | est fdr 1.3106 | true fdr 0.8040 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0143 | est fdr 1.3123 | true fdr 0.8040 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.3140 | true fdr 0.8040 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3156 | true fdr 0.8040 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3134 | true fdr 0.8043 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.3113 | true fdr 0.8046 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.3129 | true fdr 0.8046 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.3146 | true fdr 0.8046 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.3162 | true fdr 0.8046 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.3140 | true fdr 0.8050 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.3157 | true fdr 0.8050 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.3135 | true fdr 0.8053 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.3152 | true fdr 0.8053 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.3130 | true fdr 0.8056 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.3109 | true fdr 0.8059 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.3125 | true fdr 0.8059 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.3141 | true fdr 0.8059 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.3120 | true fdr 0.8062 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.3136 | true fdr 0.8062 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3153 | true fdr 0.8062 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3131 | true fdr 0.8066 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3148 | true fdr 0.8066 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3164 | true fdr 0.8066 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3142 | true fdr 0.8069 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3159 | true fdr 0.8069 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.3175 | true fdr 0.8069 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.3154 | true fdr 0.8072 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0124 | est fdr 1.3132 | true fdr 0.8075 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3148 | true fdr 0.8075 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3127 | true fdr 0.8078 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3143 | true fdr 0.8078 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3160 | true fdr 0.8078 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0122 | est fdr 1.3138 | true fdr 0.8081 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.3117 | true fdr 0.8084 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.3133 | true fdr 0.8084 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.3149 | true fdr 0.8084 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.3166 | true fdr 0.8084 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.3144 | true fdr 0.8088 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.3123 | true fdr 0.8091 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.3139 | true fdr 0.8091 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.3155 | true fdr 0.8091 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.3172 | true fdr 0.8091 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.3188 | true fdr 0.8091 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.3166 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0112 | est fdr 1.3183 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.3199 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.3215 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.3231 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.3247 | true fdr 0.8094 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.3226 | true fdr 0.8097 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.3205 | true fdr 0.8100 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.3221 | true fdr 0.8100 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.3237 | true fdr 0.8100 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.3215 | true fdr 0.8103 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.3194 | true fdr 0.8106 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.3210 | true fdr 0.8106 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.3226 | true fdr 0.8106 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.3242 | true fdr 0.8106 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.3258 | true fdr 0.8106 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.3237 | true fdr 0.8109 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.3216 | true fdr 0.8112 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.3232 | true fdr 0.8112 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.3248 | true fdr 0.8112 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.3227 | true fdr 0.8115 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.3206 | true fdr 0.8118 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.3222 | true fdr 0.8118 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.3201 | true fdr 0.8121 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.3217 | true fdr 0.8121 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.3232 | true fdr 0.8121 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.3211 | true fdr 0.8124 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.3227 | true fdr 0.8124 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.3206 | true fdr 0.8127 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.3222 | true fdr 0.8127 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.3238 | true fdr 0.8127 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.3254 | true fdr 0.8127 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.3233 | true fdr 0.8130 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.3212 | true fdr 0.8133 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.3191 | true fdr 0.8136 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.3207 | true fdr 0.8136 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.3223 | true fdr 0.8136 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.3202 | true fdr 0.8139 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.3218 | true fdr 0.8139 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.3197 | true fdr 0.8142 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.3213 | true fdr 0.8142 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.3228 | true fdr 0.8142 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.3208 | true fdr 0.8145 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.3187 | true fdr 0.8148 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.3203 | true fdr 0.8148 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.3218 | true fdr 0.8148 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.3234 | true fdr 0.8148 | true power 0.7375
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.3213 | true fdr 0.8135 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.3229 | true fdr 0.8135 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.3245 | true fdr 0.8135 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.3224 | true fdr 0.8138 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.3239 | true fdr 0.8138 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.3219 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.3234 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.3250 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.3266 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.3281 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.3297 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.3313 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.3328 | true fdr 0.8141 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.3307 | true fdr 0.8144 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.3323 | true fdr 0.8144 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.3302 | true fdr 0.8146 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.3281 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.3297 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.3313 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.3328 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.3344 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.3359 | true fdr 0.8149 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.3339 | true fdr 0.8152 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.3318 | true fdr 0.8155 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.3333 | true fdr 0.8155 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.3349 | true fdr 0.8155 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.3364 | true fdr 0.8155 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.3380 | true fdr 0.8155 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.3359 | true fdr 0.8158 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.3375 | true fdr 0.8158 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.3390 | true fdr 0.8158 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.3406 | true fdr 0.8158 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.3385 | true fdr 0.8161 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.3364 | true fdr 0.8164 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.3344 | true fdr 0.8166 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.3359 | true fdr 0.8166 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.3338 | true fdr 0.8169 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.3354 | true fdr 0.8169 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.3333 | true fdr 0.8172 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.3349 | true fdr 0.8172 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.3364 | true fdr 0.8172 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.3379 | true fdr 0.8172 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.3395 | true fdr 0.8172 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.3374 | true fdr 0.8175 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.3354 | true fdr 0.8178 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.3333 | true fdr 0.8180 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.3313 | true fdr 0.8183 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.3328 | true fdr 0.8183 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.3308 | true fdr 0.8186 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.3288 | true fdr 0.8189 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.3303 | true fdr 0.8189 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.3318 | true fdr 0.8189 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.3298 | true fdr 0.8191 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.3313 | true fdr 0.8191 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.3328 | true fdr 0.8191 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3343 | true fdr 0.8191 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3323 | true fdr 0.8194 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3338 | true fdr 0.8194 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3354 | true fdr 0.8194 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3333 | true fdr 0.8197 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3348 | true fdr 0.8197 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3328 | true fdr 0.8200 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.3343 | true fdr 0.8200 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.3359 | true fdr 0.8200 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.3338 | true fdr 0.8202 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.3318 | true fdr 0.8205 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.3333 | true fdr 0.8205 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.3348 | true fdr 0.8205 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.3363 | true fdr 0.8205 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.3343 | true fdr 0.8208 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.3323 | true fdr 0.8211 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.3338 | true fdr 0.8211 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3353 | true fdr 0.8211 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.3333 | true fdr 0.8213 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.3313 | true fdr 0.8216 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.3328 | true fdr 0.8216 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.3308 | true fdr 0.8219 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.3323 | true fdr 0.8219 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.3338 | true fdr 0.8219 | true power 0.7438
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.3318 | true fdr 0.8206 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.3299 | true fdr 0.8209 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.3313 | true fdr 0.8209 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.3328 | true fdr 0.8209 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.3308 | true fdr 0.8212 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.3289 | true fdr 0.8214 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.3269 | true fdr 0.8217 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.3249 | true fdr 0.8220 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.3264 | true fdr 0.8220 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.3279 | true fdr 0.8220 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.3259 | true fdr 0.8222 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.3274 | true fdr 0.8222 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.3254 | true fdr 0.8225 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.3235 | true fdr 0.8227 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.3215 | true fdr 0.8230 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.3196 | true fdr 0.8233 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.3176 | true fdr 0.8235 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.3191 | true fdr 0.8235 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.3206 | true fdr 0.8235 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.3221 | true fdr 0.8235 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.3201 | true fdr 0.8238 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.3216 | true fdr 0.8238 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.3231 | true fdr 0.8238 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3245 | true fdr 0.8238 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3226 | true fdr 0.8240 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3240 | true fdr 0.8240 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3255 | true fdr 0.8240 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.3236 | true fdr 0.8243 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.3216 | true fdr 0.8246 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.3197 | true fdr 0.8248 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.3178 | true fdr 0.8251 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.3192 | true fdr 0.8251 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.3173 | true fdr 0.8253 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3188 | true fdr 0.8253 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.3202 | true fdr 0.8253 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.3217 | true fdr 0.8253 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.3198 | true fdr 0.8256 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.3179 | true fdr 0.8258 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.3193 | true fdr 0.8258 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.3174 | true fdr 0.8261 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.3155 | true fdr 0.8263 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.3169 | true fdr 0.8263 | true power 0.7500
07-10 06:38 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:38 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.3169 | true fdr 0.8263 | true power 0.7500
07-10 06:38 fdr_control  INFO     W_est is DAG
07-10 06:38 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:38 fdr_control  INFO     ==============================
07-10 06:38 __main__     INFO     knockoff: 2 | model: 0
07-10 06:38 utils        DEBUG    load W with seed 2_0 in simulated_data/v11/v40/W
07-10 06:43 fdr_control  INFO     ==============================
07-10 06:43 fdr_control  INFO     expected FDR 0.2
07-10 06:43 fdr_control  DEBUG    thresh 5.8137 | est fdr 2.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 5.1015 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 3.9697 | est fdr 3.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 3.8101 | est fdr 1.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 3.3177 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 3.2047 | est fdr 2.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 2.6075 | est fdr 3.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 2.3757 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 2.3367 | est fdr 1.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:43 fdr_control  DEBUG    thresh 2.2658 | est fdr 1.2000 | true fdr 0.8000 | true power 0.0063
07-10 06:43 fdr_control  DEBUG    thresh 2.2373 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.2369 | est fdr 0.8571 | true fdr 0.7143 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.0968 | est fdr 0.7500 | true fdr 0.7500 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.0520 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.0118 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.0068 | est fdr 0.8889 | true fdr 0.7778 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 2.0064 | est fdr 1.0000 | true fdr 0.7778 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.9832 | est fdr 1.1111 | true fdr 0.7778 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.9306 | est fdr 1.0000 | true fdr 0.8000 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8748 | est fdr 1.1000 | true fdr 0.8000 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8685 | est fdr 1.2000 | true fdr 0.8000 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8324 | est fdr 1.0909 | true fdr 0.8182 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8208 | est fdr 1.1818 | true fdr 0.8182 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8127 | est fdr 1.2727 | true fdr 0.8182 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.8087 | est fdr 1.3636 | true fdr 0.8182 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.7993 | est fdr 1.2500 | true fdr 0.8333 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.7654 | est fdr 1.3333 | true fdr 0.8333 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.7532 | est fdr 1.2308 | true fdr 0.8462 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.7251 | est fdr 1.3077 | true fdr 0.8462 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.7242 | est fdr 1.2143 | true fdr 0.8571 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.6992 | est fdr 1.1333 | true fdr 0.8667 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.6862 | est fdr 1.2000 | true fdr 0.8667 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.6671 | est fdr 1.2667 | true fdr 0.8667 | true power 0.0125
07-10 06:43 fdr_control  DEBUG    thresh 1.6641 | est fdr 1.1875 | true fdr 0.8125 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.6549 | est fdr 1.1176 | true fdr 0.8235 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.6442 | est fdr 1.1765 | true fdr 0.8235 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.6038 | est fdr 1.1111 | true fdr 0.8333 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.5978 | est fdr 1.0526 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.5669 | est fdr 1.1053 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.5646 | est fdr 1.1579 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.5157 | est fdr 1.2105 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.4896 | est fdr 1.2632 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.4875 | est fdr 1.3158 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.4850 | est fdr 1.3684 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.4733 | est fdr 1.4211 | true fdr 0.8421 | true power 0.0187
07-10 06:43 fdr_control  DEBUG    thresh 1.4718 | est fdr 1.3500 | true fdr 0.8000 | true power 0.0250
07-10 06:43 fdr_control  DEBUG    thresh 1.4685 | est fdr 1.2857 | true fdr 0.7619 | true power 0.0312
07-10 06:43 fdr_control  DEBUG    thresh 1.4660 | est fdr 1.3333 | true fdr 0.7619 | true power 0.0312
07-10 06:43 fdr_control  DEBUG    thresh 1.4620 | est fdr 1.2727 | true fdr 0.7727 | true power 0.0312
07-10 06:43 fdr_control  DEBUG    thresh 1.4614 | est fdr 1.3182 | true fdr 0.7727 | true power 0.0312
07-10 06:43 fdr_control  DEBUG    thresh 1.4563 | est fdr 1.2609 | true fdr 0.7391 | true power 0.0375
07-10 06:43 fdr_control  DEBUG    thresh 1.4511 | est fdr 1.2083 | true fdr 0.7083 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.4318 | est fdr 1.1600 | true fdr 0.7200 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3928 | est fdr 1.2000 | true fdr 0.7200 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3911 | est fdr 1.1538 | true fdr 0.7308 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3897 | est fdr 1.1923 | true fdr 0.7308 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3787 | est fdr 1.2308 | true fdr 0.7308 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3719 | est fdr 1.1852 | true fdr 0.7407 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3576 | est fdr 1.1429 | true fdr 0.7500 | true power 0.0437
07-10 06:43 fdr_control  DEBUG    thresh 1.3492 | est fdr 1.1034 | true fdr 0.7241 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3465 | est fdr 1.0667 | true fdr 0.7333 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3414 | est fdr 1.0323 | true fdr 0.7419 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3403 | est fdr 1.0645 | true fdr 0.7419 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3351 | est fdr 1.0312 | true fdr 0.7500 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3340 | est fdr 1.0000 | true fdr 0.7576 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3174 | est fdr 1.0303 | true fdr 0.7576 | true power 0.0500
07-10 06:43 fdr_control  DEBUG    thresh 1.3067 | est fdr 1.0000 | true fdr 0.7353 | true power 0.0563
07-10 06:43 fdr_control  DEBUG    thresh 1.3000 | est fdr 0.9714 | true fdr 0.7143 | true power 0.0625
07-10 06:43 fdr_control  DEBUG    thresh 1.2958 | est fdr 1.0000 | true fdr 0.7143 | true power 0.0625
07-10 06:43 fdr_control  DEBUG    thresh 1.2926 | est fdr 1.0286 | true fdr 0.7143 | true power 0.0625
07-10 06:43 fdr_control  DEBUG    thresh 1.2925 | est fdr 1.0571 | true fdr 0.7143 | true power 0.0625
07-10 06:43 fdr_control  DEBUG    thresh 1.2922 | est fdr 1.0278 | true fdr 0.6944 | true power 0.0688
07-10 06:43 fdr_control  DEBUG    thresh 1.2876 | est fdr 1.0000 | true fdr 0.6757 | true power 0.0750
07-10 06:43 fdr_control  DEBUG    thresh 1.2860 | est fdr 0.9737 | true fdr 0.6842 | true power 0.0750
07-10 06:43 fdr_control  DEBUG    thresh 1.2793 | est fdr 0.9487 | true fdr 0.6923 | true power 0.0750
07-10 06:43 fdr_control  DEBUG    thresh 1.2654 | est fdr 0.9250 | true fdr 0.6750 | true power 0.0813
07-10 06:43 fdr_control  DEBUG    thresh 1.2621 | est fdr 0.9500 | true fdr 0.6750 | true power 0.0813
07-10 06:43 fdr_control  DEBUG    thresh 1.2608 | est fdr 0.9268 | true fdr 0.6829 | true power 0.0813
07-10 06:43 fdr_control  DEBUG    thresh 1.2498 | est fdr 0.9048 | true fdr 0.6667 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2457 | est fdr 0.9286 | true fdr 0.6667 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2351 | est fdr 0.9524 | true fdr 0.6667 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2215 | est fdr 0.9762 | true fdr 0.6667 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2107 | est fdr 0.9535 | true fdr 0.6744 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2091 | est fdr 0.9318 | true fdr 0.6818 | true power 0.0875
07-10 06:43 fdr_control  DEBUG    thresh 1.2065 | est fdr 0.9111 | true fdr 0.6667 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1988 | est fdr 0.9333 | true fdr 0.6667 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1939 | est fdr 0.9556 | true fdr 0.6667 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1917 | est fdr 0.9348 | true fdr 0.6739 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1868 | est fdr 0.9149 | true fdr 0.6809 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1791 | est fdr 0.8958 | true fdr 0.6875 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1711 | est fdr 0.8776 | true fdr 0.6939 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1662 | est fdr 0.8980 | true fdr 0.6939 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1654 | est fdr 0.9184 | true fdr 0.6939 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1614 | est fdr 0.9388 | true fdr 0.6939 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1488 | est fdr 0.9200 | true fdr 0.7000 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1478 | est fdr 0.9020 | true fdr 0.7059 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1308 | est fdr 0.9216 | true fdr 0.7059 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1269 | est fdr 0.9412 | true fdr 0.7059 | true power 0.0938
07-10 06:43 fdr_control  DEBUG    thresh 1.1183 | est fdr 0.9231 | true fdr 0.6923 | true power 0.1000
07-10 06:43 fdr_control  DEBUG    thresh 1.1099 | est fdr 0.9423 | true fdr 0.6923 | true power 0.1000
07-10 06:43 fdr_control  DEBUG    thresh 1.0988 | est fdr 0.9615 | true fdr 0.6923 | true power 0.1000
07-10 06:43 fdr_control  DEBUG    thresh 1.0930 | est fdr 0.9434 | true fdr 0.6792 | true power 0.1062
07-10 06:43 fdr_control  DEBUG    thresh 1.0764 | est fdr 0.9259 | true fdr 0.6852 | true power 0.1062
07-10 06:43 fdr_control  DEBUG    thresh 1.0747 | est fdr 0.9091 | true fdr 0.6727 | true power 0.1125
07-10 06:43 fdr_control  DEBUG    thresh 1.0720 | est fdr 0.8929 | true fdr 0.6786 | true power 0.1125
07-10 06:43 fdr_control  DEBUG    thresh 1.0700 | est fdr 0.8772 | true fdr 0.6667 | true power 0.1187
07-10 06:43 fdr_control  DEBUG    thresh 1.0682 | est fdr 0.8947 | true fdr 0.6667 | true power 0.1187
07-10 06:43 fdr_control  DEBUG    thresh 1.0636 | est fdr 0.8793 | true fdr 0.6724 | true power 0.1187
07-10 06:43 fdr_control  DEBUG    thresh 1.0594 | est fdr 0.8966 | true fdr 0.6724 | true power 0.1187
07-10 06:43 fdr_control  DEBUG    thresh 1.0501 | est fdr 0.8814 | true fdr 0.6610 | true power 0.1250
07-10 06:43 fdr_control  DEBUG    thresh 1.0457 | est fdr 0.8667 | true fdr 0.6500 | true power 0.1313
07-10 06:43 fdr_control  DEBUG    thresh 1.0436 | est fdr 0.8525 | true fdr 0.6557 | true power 0.1313
07-10 06:43 fdr_control  DEBUG    thresh 1.0433 | est fdr 0.8387 | true fdr 0.6452 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0421 | est fdr 0.8548 | true fdr 0.6452 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0389 | est fdr 0.8413 | true fdr 0.6508 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0356 | est fdr 0.8571 | true fdr 0.6508 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0301 | est fdr 0.8730 | true fdr 0.6508 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0228 | est fdr 0.8594 | true fdr 0.6562 | true power 0.1375
07-10 06:43 fdr_control  DEBUG    thresh 1.0200 | est fdr 0.8462 | true fdr 0.6462 | true power 0.1437
07-10 06:43 fdr_control  DEBUG    thresh 1.0162 | est fdr 0.8333 | true fdr 0.6364 | true power 0.1500
07-10 06:43 fdr_control  DEBUG    thresh 1.0145 | est fdr 0.8209 | true fdr 0.6269 | true power 0.1562
07-10 06:43 fdr_control  DEBUG    thresh 1.0106 | est fdr 0.8088 | true fdr 0.6176 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 1.0035 | est fdr 0.8235 | true fdr 0.6176 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 1.0018 | est fdr 0.8116 | true fdr 0.6232 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9978 | est fdr 0.8000 | true fdr 0.6286 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9930 | est fdr 0.8143 | true fdr 0.6286 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9919 | est fdr 0.8286 | true fdr 0.6286 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9865 | est fdr 0.8429 | true fdr 0.6286 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9816 | est fdr 0.8571 | true fdr 0.6286 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9729 | est fdr 0.8451 | true fdr 0.6338 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9723 | est fdr 0.8592 | true fdr 0.6338 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9722 | est fdr 0.8732 | true fdr 0.6338 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9643 | est fdr 0.8611 | true fdr 0.6389 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9529 | est fdr 0.8750 | true fdr 0.6389 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9498 | est fdr 0.8889 | true fdr 0.6389 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9465 | est fdr 0.9028 | true fdr 0.6389 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9386 | est fdr 0.8904 | true fdr 0.6438 | true power 0.1625
07-10 06:43 fdr_control  DEBUG    thresh 0.9348 | est fdr 0.8784 | true fdr 0.6351 | true power 0.1688
07-10 06:43 fdr_control  DEBUG    thresh 0.9292 | est fdr 0.8667 | true fdr 0.6400 | true power 0.1688
07-10 06:43 fdr_control  DEBUG    thresh 0.9266 | est fdr 0.8553 | true fdr 0.6447 | true power 0.1688
07-10 06:43 fdr_control  DEBUG    thresh 0.9099 | est fdr 0.8684 | true fdr 0.6447 | true power 0.1688
07-10 06:43 fdr_control  DEBUG    thresh 0.9065 | est fdr 0.8571 | true fdr 0.6364 | true power 0.1750
07-10 06:43 fdr_control  DEBUG    thresh 0.9048 | est fdr 0.8701 | true fdr 0.6364 | true power 0.1750
07-10 06:43 fdr_control  DEBUG    thresh 0.9030 | est fdr 0.8590 | true fdr 0.6410 | true power 0.1750
07-10 06:43 fdr_control  DEBUG    thresh 0.9014 | est fdr 0.8718 | true fdr 0.6410 | true power 0.1750
07-10 06:43 fdr_control  DEBUG    thresh 0.8999 | est fdr 0.8608 | true fdr 0.6329 | true power 0.1812
07-10 06:43 fdr_control  DEBUG    thresh 0.8863 | est fdr 0.8500 | true fdr 0.6250 | true power 0.1875
07-10 06:43 fdr_control  DEBUG    thresh 0.8782 | est fdr 0.8395 | true fdr 0.6173 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8666 | est fdr 0.8293 | true fdr 0.6220 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8639 | est fdr 0.8415 | true fdr 0.6220 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8621 | est fdr 0.8313 | true fdr 0.6265 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8584 | est fdr 0.8434 | true fdr 0.6265 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8545 | est fdr 0.8333 | true fdr 0.6310 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8539 | est fdr 0.8235 | true fdr 0.6353 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8488 | est fdr 0.8353 | true fdr 0.6353 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8474 | est fdr 0.8471 | true fdr 0.6353 | true power 0.1938
07-10 06:43 fdr_control  DEBUG    thresh 0.8424 | est fdr 0.8372 | true fdr 0.6279 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8387 | est fdr 0.8488 | true fdr 0.6279 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8374 | est fdr 0.8605 | true fdr 0.6279 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8369 | est fdr 0.8506 | true fdr 0.6322 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8342 | est fdr 0.8621 | true fdr 0.6322 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8325 | est fdr 0.8736 | true fdr 0.6322 | true power 0.2000
07-10 06:43 fdr_control  DEBUG    thresh 0.8291 | est fdr 0.8636 | true fdr 0.6250 | true power 0.2062
07-10 06:43 fdr_control  DEBUG    thresh 0.8283 | est fdr 0.8539 | true fdr 0.6180 | true power 0.2125
07-10 06:43 fdr_control  DEBUG    thresh 0.8214 | est fdr 0.8444 | true fdr 0.6222 | true power 0.2125
07-10 06:43 fdr_control  DEBUG    thresh 0.8209 | est fdr 0.8352 | true fdr 0.6264 | true power 0.2125
07-10 06:43 fdr_control  DEBUG    thresh 0.8203 | est fdr 0.8261 | true fdr 0.6196 | true power 0.2188
07-10 06:43 fdr_control  DEBUG    thresh 0.8193 | est fdr 0.8370 | true fdr 0.6196 | true power 0.2188
07-10 06:43 fdr_control  DEBUG    thresh 0.8183 | est fdr 0.8280 | true fdr 0.6129 | true power 0.2250
07-10 06:43 fdr_control  DEBUG    thresh 0.8160 | est fdr 0.8191 | true fdr 0.6064 | true power 0.2313
07-10 06:43 fdr_control  DEBUG    thresh 0.8143 | est fdr 0.8105 | true fdr 0.6105 | true power 0.2313
07-10 06:43 fdr_control  DEBUG    thresh 0.8117 | est fdr 0.8021 | true fdr 0.6042 | true power 0.2375
07-10 06:43 fdr_control  DEBUG    thresh 0.8082 | est fdr 0.7938 | true fdr 0.6082 | true power 0.2375
07-10 06:43 fdr_control  DEBUG    thresh 0.8081 | est fdr 0.7857 | true fdr 0.6122 | true power 0.2375
07-10 06:43 fdr_control  DEBUG    thresh 0.8061 | est fdr 0.7778 | true fdr 0.6162 | true power 0.2375
07-10 06:43 fdr_control  DEBUG    thresh 0.8055 | est fdr 0.7879 | true fdr 0.6162 | true power 0.2375
07-10 06:43 fdr_control  DEBUG    thresh 0.7995 | est fdr 0.7800 | true fdr 0.6100 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7952 | est fdr 0.7900 | true fdr 0.6100 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7947 | est fdr 0.8000 | true fdr 0.6100 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7923 | est fdr 0.8100 | true fdr 0.6100 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7903 | est fdr 0.8020 | true fdr 0.6139 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7897 | est fdr 0.8119 | true fdr 0.6139 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7883 | est fdr 0.8218 | true fdr 0.6139 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7880 | est fdr 0.8317 | true fdr 0.6139 | true power 0.2437
07-10 06:43 fdr_control  DEBUG    thresh 0.7871 | est fdr 0.8235 | true fdr 0.6078 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7869 | est fdr 0.8333 | true fdr 0.6078 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7829 | est fdr 0.8252 | true fdr 0.6117 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7739 | est fdr 0.8173 | true fdr 0.6154 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7715 | est fdr 0.8095 | true fdr 0.6190 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7686 | est fdr 0.8190 | true fdr 0.6190 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7666 | est fdr 0.8286 | true fdr 0.6190 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7635 | est fdr 0.8208 | true fdr 0.6226 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7570 | est fdr 0.8302 | true fdr 0.6226 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7522 | est fdr 0.8396 | true fdr 0.6226 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7513 | est fdr 0.8491 | true fdr 0.6226 | true power 0.2500
07-10 06:43 fdr_control  DEBUG    thresh 0.7493 | est fdr 0.8411 | true fdr 0.6168 | true power 0.2562
07-10 06:43 fdr_control  DEBUG    thresh 0.7462 | est fdr 0.8505 | true fdr 0.6168 | true power 0.2562
07-10 06:43 fdr_control  DEBUG    thresh 0.7456 | est fdr 0.8426 | true fdr 0.6204 | true power 0.2562
07-10 06:43 fdr_control  DEBUG    thresh 0.7439 | est fdr 0.8349 | true fdr 0.6239 | true power 0.2562
07-10 06:43 fdr_control  DEBUG    thresh 0.7382 | est fdr 0.8273 | true fdr 0.6182 | true power 0.2625
07-10 06:43 fdr_control  DEBUG    thresh 0.7293 | est fdr 0.8198 | true fdr 0.6216 | true power 0.2625
07-10 06:43 fdr_control  DEBUG    thresh 0.7293 | est fdr 0.8125 | true fdr 0.6161 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7290 | est fdr 0.8214 | true fdr 0.6161 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7230 | est fdr 0.8142 | true fdr 0.6195 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7059 | est fdr 0.8070 | true fdr 0.6228 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7046 | est fdr 0.8000 | true fdr 0.6261 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7008 | est fdr 0.8087 | true fdr 0.6261 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.7003 | est fdr 0.8174 | true fdr 0.6261 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.6994 | est fdr 0.8261 | true fdr 0.6261 | true power 0.2687
07-10 06:43 fdr_control  DEBUG    thresh 0.6986 | est fdr 0.8190 | true fdr 0.6207 | true power 0.2750
07-10 06:43 fdr_control  DEBUG    thresh 0.6943 | est fdr 0.8120 | true fdr 0.6154 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6889 | est fdr 0.8051 | true fdr 0.6186 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6874 | est fdr 0.7983 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6811 | est fdr 0.8067 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6798 | est fdr 0.8151 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6794 | est fdr 0.8235 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6766 | est fdr 0.8319 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6763 | est fdr 0.8403 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6743 | est fdr 0.8487 | true fdr 0.6218 | true power 0.2812
07-10 06:43 fdr_control  DEBUG    thresh 0.6710 | est fdr 0.8417 | true fdr 0.6167 | true power 0.2875
07-10 06:43 fdr_control  DEBUG    thresh 0.6699 | est fdr 0.8347 | true fdr 0.6198 | true power 0.2875
07-10 06:43 fdr_control  DEBUG    thresh 0.6695 | est fdr 0.8430 | true fdr 0.6198 | true power 0.2875
07-10 06:43 fdr_control  DEBUG    thresh 0.6688 | est fdr 0.8512 | true fdr 0.6198 | true power 0.2875
07-10 06:43 fdr_control  DEBUG    thresh 0.6677 | est fdr 0.8443 | true fdr 0.6148 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6672 | est fdr 0.8374 | true fdr 0.6179 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6631 | est fdr 0.8455 | true fdr 0.6179 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6620 | est fdr 0.8387 | true fdr 0.6210 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6598 | est fdr 0.8468 | true fdr 0.6210 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6555 | est fdr 0.8548 | true fdr 0.6210 | true power 0.2938
07-10 06:43 fdr_control  DEBUG    thresh 0.6545 | est fdr 0.8480 | true fdr 0.6160 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6455 | est fdr 0.8413 | true fdr 0.6190 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6423 | est fdr 0.8492 | true fdr 0.6190 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6397 | est fdr 0.8425 | true fdr 0.6220 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6390 | est fdr 0.8359 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6377 | est fdr 0.8438 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6355 | est fdr 0.8516 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6212 | est fdr 0.8594 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6209 | est fdr 0.8672 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6185 | est fdr 0.8750 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6179 | est fdr 0.8828 | true fdr 0.6250 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6096 | est fdr 0.8760 | true fdr 0.6279 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6095 | est fdr 0.8837 | true fdr 0.6279 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6071 | est fdr 0.8769 | true fdr 0.6308 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6071 | est fdr 0.8846 | true fdr 0.6308 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6062 | est fdr 0.8779 | true fdr 0.6336 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6046 | est fdr 0.8855 | true fdr 0.6336 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6046 | est fdr 0.8788 | true fdr 0.6364 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6044 | est fdr 0.8864 | true fdr 0.6364 | true power 0.3000
07-10 06:43 fdr_control  DEBUG    thresh 0.6021 | est fdr 0.8797 | true fdr 0.6316 | true power 0.3063
07-10 06:43 fdr_control  DEBUG    thresh 0.5992 | est fdr 0.8731 | true fdr 0.6269 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5984 | est fdr 0.8806 | true fdr 0.6269 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5965 | est fdr 0.8741 | true fdr 0.6296 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5824 | est fdr 0.8815 | true fdr 0.6296 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5816 | est fdr 0.8750 | true fdr 0.6324 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5811 | est fdr 0.8686 | true fdr 0.6350 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5792 | est fdr 0.8623 | true fdr 0.6377 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5757 | est fdr 0.8561 | true fdr 0.6403 | true power 0.3125
07-10 06:43 fdr_control  DEBUG    thresh 0.5735 | est fdr 0.8500 | true fdr 0.6357 | true power 0.3187
07-10 06:43 fdr_control  DEBUG    thresh 0.5727 | est fdr 0.8571 | true fdr 0.6357 | true power 0.3187
07-10 06:43 fdr_control  DEBUG    thresh 0.5694 | est fdr 0.8511 | true fdr 0.6383 | true power 0.3187
07-10 06:43 fdr_control  DEBUG    thresh 0.5676 | est fdr 0.8451 | true fdr 0.6338 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5662 | est fdr 0.8521 | true fdr 0.6338 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5655 | est fdr 0.8592 | true fdr 0.6338 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5653 | est fdr 0.8662 | true fdr 0.6338 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5642 | est fdr 0.8601 | true fdr 0.6364 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5640 | est fdr 0.8671 | true fdr 0.6364 | true power 0.3250
07-10 06:43 fdr_control  DEBUG    thresh 0.5581 | est fdr 0.8611 | true fdr 0.6319 | true power 0.3312
07-10 06:43 fdr_control  DEBUG    thresh 0.5570 | est fdr 0.8552 | true fdr 0.6276 | true power 0.3375
07-10 06:43 fdr_control  DEBUG    thresh 0.5496 | est fdr 0.8621 | true fdr 0.6276 | true power 0.3375
07-10 06:43 fdr_control  DEBUG    thresh 0.5473 | est fdr 0.8690 | true fdr 0.6276 | true power 0.3375
07-10 06:43 fdr_control  DEBUG    thresh 0.5439 | est fdr 0.8630 | true fdr 0.6301 | true power 0.3375
07-10 06:43 fdr_control  DEBUG    thresh 0.5409 | est fdr 0.8571 | true fdr 0.6259 | true power 0.3438
07-10 06:43 fdr_control  DEBUG    thresh 0.5397 | est fdr 0.8639 | true fdr 0.6259 | true power 0.3438
07-10 06:43 fdr_control  DEBUG    thresh 0.5370 | est fdr 0.8581 | true fdr 0.6216 | true power 0.3500
07-10 06:43 fdr_control  DEBUG    thresh 0.5357 | est fdr 0.8523 | true fdr 0.6242 | true power 0.3500
07-10 06:43 fdr_control  DEBUG    thresh 0.5355 | est fdr 0.8467 | true fdr 0.6267 | true power 0.3500
07-10 06:43 fdr_control  DEBUG    thresh 0.5314 | est fdr 0.8411 | true fdr 0.6291 | true power 0.3500
07-10 06:43 fdr_control  DEBUG    thresh 0.5272 | est fdr 0.8477 | true fdr 0.6291 | true power 0.3500
07-10 06:43 fdr_control  DEBUG    thresh 0.5250 | est fdr 0.8421 | true fdr 0.6250 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5236 | est fdr 0.8487 | true fdr 0.6250 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5235 | est fdr 0.8431 | true fdr 0.6275 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5227 | est fdr 0.8497 | true fdr 0.6275 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5208 | est fdr 0.8562 | true fdr 0.6275 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5198 | est fdr 0.8627 | true fdr 0.6275 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5192 | est fdr 0.8693 | true fdr 0.6275 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5188 | est fdr 0.8636 | true fdr 0.6299 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5170 | est fdr 0.8581 | true fdr 0.6323 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5167 | est fdr 0.8645 | true fdr 0.6323 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5167 | est fdr 0.8710 | true fdr 0.6323 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5162 | est fdr 0.8774 | true fdr 0.6323 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5147 | est fdr 0.8839 | true fdr 0.6323 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5125 | est fdr 0.8782 | true fdr 0.6346 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5123 | est fdr 0.8726 | true fdr 0.6369 | true power 0.3563
07-10 06:43 fdr_control  DEBUG    thresh 0.5122 | est fdr 0.8671 | true fdr 0.6329 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5082 | est fdr 0.8616 | true fdr 0.6352 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5057 | est fdr 0.8562 | true fdr 0.6375 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5055 | est fdr 0.8509 | true fdr 0.6398 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5043 | est fdr 0.8571 | true fdr 0.6398 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5038 | est fdr 0.8634 | true fdr 0.6398 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5027 | est fdr 0.8696 | true fdr 0.6398 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.5000 | est fdr 0.8642 | true fdr 0.6420 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4988 | est fdr 0.8704 | true fdr 0.6420 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4974 | est fdr 0.8650 | true fdr 0.6442 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4919 | est fdr 0.8712 | true fdr 0.6442 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4896 | est fdr 0.8773 | true fdr 0.6442 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4890 | est fdr 0.8720 | true fdr 0.6463 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4884 | est fdr 0.8667 | true fdr 0.6485 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4880 | est fdr 0.8614 | true fdr 0.6506 | true power 0.3625
07-10 06:43 fdr_control  DEBUG    thresh 0.4880 | est fdr 0.8563 | true fdr 0.6467 | true power 0.3688
07-10 06:43 fdr_control  DEBUG    thresh 0.4880 | est fdr 0.8623 | true fdr 0.6467 | true power 0.3688
07-10 06:43 fdr_control  DEBUG    thresh 0.4850 | est fdr 0.8683 | true fdr 0.6467 | true power 0.3688
07-10 06:43 fdr_control  DEBUG    thresh 0.4829 | est fdr 0.8631 | true fdr 0.6488 | true power 0.3688
07-10 06:43 fdr_control  DEBUG    thresh 0.4810 | est fdr 0.8580 | true fdr 0.6509 | true power 0.3688
07-10 06:43 fdr_control  DEBUG    thresh 0.4808 | est fdr 0.8529 | true fdr 0.6471 | true power 0.3750
07-10 06:43 fdr_control  DEBUG    thresh 0.4804 | est fdr 0.8588 | true fdr 0.6471 | true power 0.3750
07-10 06:43 fdr_control  DEBUG    thresh 0.4798 | est fdr 0.8538 | true fdr 0.6433 | true power 0.3812
07-10 06:43 fdr_control  DEBUG    thresh 0.4779 | est fdr 0.8596 | true fdr 0.6433 | true power 0.3812
07-10 06:43 fdr_control  DEBUG    thresh 0.4759 | est fdr 0.8547 | true fdr 0.6395 | true power 0.3875
07-10 06:43 fdr_control  DEBUG    thresh 0.4746 | est fdr 0.8605 | true fdr 0.6395 | true power 0.3875
07-10 06:43 fdr_control  DEBUG    thresh 0.4744 | est fdr 0.8663 | true fdr 0.6395 | true power 0.3875
07-10 06:43 fdr_control  DEBUG    thresh 0.4744 | est fdr 0.8613 | true fdr 0.6416 | true power 0.3875
07-10 06:43 fdr_control  DEBUG    thresh 0.4722 | est fdr 0.8671 | true fdr 0.6416 | true power 0.3875
07-10 06:43 fdr_control  DEBUG    thresh 0.4707 | est fdr 0.8621 | true fdr 0.6379 | true power 0.3937
07-10 06:43 fdr_control  DEBUG    thresh 0.4707 | est fdr 0.8571 | true fdr 0.6400 | true power 0.3937
07-10 06:43 fdr_control  DEBUG    thresh 0.4703 | est fdr 0.8523 | true fdr 0.6420 | true power 0.3937
07-10 06:43 fdr_control  DEBUG    thresh 0.4699 | est fdr 0.8475 | true fdr 0.6441 | true power 0.3937
07-10 06:43 fdr_control  DEBUG    thresh 0.4667 | est fdr 0.8427 | true fdr 0.6404 | true power 0.4000
07-10 06:43 fdr_control  DEBUG    thresh 0.4651 | est fdr 0.8483 | true fdr 0.6404 | true power 0.4000
07-10 06:43 fdr_control  DEBUG    thresh 0.4630 | est fdr 0.8436 | true fdr 0.6425 | true power 0.4000
07-10 06:43 fdr_control  DEBUG    thresh 0.4608 | est fdr 0.8389 | true fdr 0.6389 | true power 0.4062
07-10 06:43 fdr_control  DEBUG    thresh 0.4604 | est fdr 0.8343 | true fdr 0.6409 | true power 0.4062
07-10 06:43 fdr_control  DEBUG    thresh 0.4593 | est fdr 0.8398 | true fdr 0.6409 | true power 0.4062
07-10 06:43 fdr_control  DEBUG    thresh 0.4591 | est fdr 0.8453 | true fdr 0.6409 | true power 0.4062
07-10 06:43 fdr_control  DEBUG    thresh 0.4587 | est fdr 0.8407 | true fdr 0.6374 | true power 0.4125
07-10 06:43 fdr_control  DEBUG    thresh 0.4585 | est fdr 0.8361 | true fdr 0.6339 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4569 | est fdr 0.8315 | true fdr 0.6359 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4566 | est fdr 0.8370 | true fdr 0.6359 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4560 | est fdr 0.8324 | true fdr 0.6378 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4555 | est fdr 0.8280 | true fdr 0.6398 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4546 | est fdr 0.8235 | true fdr 0.6417 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4545 | est fdr 0.8289 | true fdr 0.6417 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4509 | est fdr 0.8245 | true fdr 0.6436 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4480 | est fdr 0.8298 | true fdr 0.6436 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4467 | est fdr 0.8351 | true fdr 0.6436 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4463 | est fdr 0.8307 | true fdr 0.6455 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4434 | est fdr 0.8360 | true fdr 0.6455 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4377 | est fdr 0.8413 | true fdr 0.6455 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4375 | est fdr 0.8466 | true fdr 0.6455 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4364 | est fdr 0.8421 | true fdr 0.6474 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4356 | est fdr 0.8474 | true fdr 0.6474 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4342 | est fdr 0.8526 | true fdr 0.6474 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4325 | est fdr 0.8482 | true fdr 0.6492 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4319 | est fdr 0.8438 | true fdr 0.6510 | true power 0.4188
07-10 06:43 fdr_control  DEBUG    thresh 0.4319 | est fdr 0.8394 | true fdr 0.6477 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4305 | est fdr 0.8351 | true fdr 0.6495 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4239 | est fdr 0.8308 | true fdr 0.6513 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4224 | est fdr 0.8265 | true fdr 0.6531 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4224 | est fdr 0.8223 | true fdr 0.6548 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4210 | est fdr 0.8182 | true fdr 0.6566 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4202 | est fdr 0.8232 | true fdr 0.6566 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4195 | est fdr 0.8191 | true fdr 0.6583 | true power 0.4250
07-10 06:43 fdr_control  DEBUG    thresh 0.4189 | est fdr 0.8150 | true fdr 0.6550 | true power 0.4313
07-10 06:43 fdr_control  DEBUG    thresh 0.4144 | est fdr 0.8200 | true fdr 0.6550 | true power 0.4313
07-10 06:43 fdr_control  DEBUG    thresh 0.4141 | est fdr 0.8159 | true fdr 0.6567 | true power 0.4313
07-10 06:43 fdr_control  DEBUG    thresh 0.4136 | est fdr 0.8119 | true fdr 0.6535 | true power 0.4375
07-10 06:43 fdr_control  DEBUG    thresh 0.4135 | est fdr 0.8079 | true fdr 0.6552 | true power 0.4375
07-10 06:43 fdr_control  DEBUG    thresh 0.4133 | est fdr 0.8039 | true fdr 0.6520 | true power 0.4437
07-10 06:43 fdr_control  DEBUG    thresh 0.4097 | est fdr 0.8000 | true fdr 0.6537 | true power 0.4437
07-10 06:43 fdr_control  DEBUG    thresh 0.4095 | est fdr 0.7961 | true fdr 0.6505 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4092 | est fdr 0.8010 | true fdr 0.6505 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4078 | est fdr 0.7971 | true fdr 0.6522 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4060 | est fdr 0.7933 | true fdr 0.6538 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4048 | est fdr 0.7981 | true fdr 0.6538 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4027 | est fdr 0.8029 | true fdr 0.6538 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4024 | est fdr 0.8077 | true fdr 0.6538 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.4016 | est fdr 0.8038 | true fdr 0.6555 | true power 0.4500
07-10 06:43 fdr_control  DEBUG    thresh 0.3976 | est fdr 0.8086 | true fdr 0.6555 | true power 0.4500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3957 | est fdr 0.8048 | true fdr 0.6571 | true power 0.4500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3955 | est fdr 0.8009 | true fdr 0.6540 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3941 | est fdr 0.8057 | true fdr 0.6540 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3939 | est fdr 0.8104 | true fdr 0.6540 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3938 | est fdr 0.8152 | true fdr 0.6540 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3937 | est fdr 0.8199 | true fdr 0.6540 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3927 | est fdr 0.8160 | true fdr 0.6557 | true power 0.4562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3922 | est fdr 0.8122 | true fdr 0.6526 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3913 | est fdr 0.8084 | true fdr 0.6542 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3897 | est fdr 0.8131 | true fdr 0.6542 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3892 | est fdr 0.8178 | true fdr 0.6542 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3889 | est fdr 0.8224 | true fdr 0.6542 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3887 | est fdr 0.8186 | true fdr 0.6558 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3870 | est fdr 0.8148 | true fdr 0.6574 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3850 | est fdr 0.8194 | true fdr 0.6574 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3830 | est fdr 0.8241 | true fdr 0.6574 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3761 | est fdr 0.8287 | true fdr 0.6574 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3748 | est fdr 0.8249 | true fdr 0.6590 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3742 | est fdr 0.8211 | true fdr 0.6606 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3741 | est fdr 0.8257 | true fdr 0.6606 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3736 | est fdr 0.8219 | true fdr 0.6621 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3722 | est fdr 0.8182 | true fdr 0.6636 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3705 | est fdr 0.8145 | true fdr 0.6652 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3669 | est fdr 0.8108 | true fdr 0.6667 | true power 0.4625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3643 | est fdr 0.8072 | true fdr 0.6637 | true power 0.4688
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3618 | est fdr 0.8117 | true fdr 0.6637 | true power 0.4688
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3596 | est fdr 0.8080 | true fdr 0.6607 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3595 | est fdr 0.8044 | true fdr 0.6622 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3591 | est fdr 0.8089 | true fdr 0.6622 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3587 | est fdr 0.8053 | true fdr 0.6637 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3587 | est fdr 0.8097 | true fdr 0.6637 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3578 | est fdr 0.8062 | true fdr 0.6652 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3578 | est fdr 0.8106 | true fdr 0.6652 | true power 0.4750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3557 | est fdr 0.8070 | true fdr 0.6623 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3541 | est fdr 0.8114 | true fdr 0.6623 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3539 | est fdr 0.8158 | true fdr 0.6623 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3537 | est fdr 0.8122 | true fdr 0.6638 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3495 | est fdr 0.8087 | true fdr 0.6652 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3493 | est fdr 0.8130 | true fdr 0.6652 | true power 0.4813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3491 | est fdr 0.8095 | true fdr 0.6623 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3486 | est fdr 0.8060 | true fdr 0.6638 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3485 | est fdr 0.8103 | true fdr 0.6638 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3416 | est fdr 0.8069 | true fdr 0.6652 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3412 | est fdr 0.8034 | true fdr 0.6667 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3402 | est fdr 0.8000 | true fdr 0.6681 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3384 | est fdr 0.7966 | true fdr 0.6695 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3374 | est fdr 0.7932 | true fdr 0.6709 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.7975 | true fdr 0.6709 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3342 | est fdr 0.7941 | true fdr 0.6723 | true power 0.4875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3340 | est fdr 0.7908 | true fdr 0.6695 | true power 0.4938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3331 | est fdr 0.7875 | true fdr 0.6667 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3322 | est fdr 0.7842 | true fdr 0.6680 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3314 | est fdr 0.7810 | true fdr 0.6694 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3297 | est fdr 0.7851 | true fdr 0.6694 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3293 | est fdr 0.7819 | true fdr 0.6708 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3290 | est fdr 0.7860 | true fdr 0.6708 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3278 | est fdr 0.7901 | true fdr 0.6708 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3274 | est fdr 0.7942 | true fdr 0.6708 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3252 | est fdr 0.7910 | true fdr 0.6721 | true power 0.5000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3243 | est fdr 0.7878 | true fdr 0.6694 | true power 0.5062
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3238 | est fdr 0.7846 | true fdr 0.6667 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3234 | est fdr 0.7814 | true fdr 0.6680 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3234 | est fdr 0.7854 | true fdr 0.6680 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3231 | est fdr 0.7895 | true fdr 0.6680 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3222 | est fdr 0.7863 | true fdr 0.6694 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3220 | est fdr 0.7831 | true fdr 0.6707 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3161 | est fdr 0.7800 | true fdr 0.6720 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3155 | est fdr 0.7769 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3144 | est fdr 0.7809 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3142 | est fdr 0.7849 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3141 | est fdr 0.7888 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3136 | est fdr 0.7928 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3112 | est fdr 0.7968 | true fdr 0.6733 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3083 | est fdr 0.7937 | true fdr 0.6746 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3080 | est fdr 0.7976 | true fdr 0.6746 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3077 | est fdr 0.7945 | true fdr 0.6759 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3076 | est fdr 0.7984 | true fdr 0.6759 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3073 | est fdr 0.8024 | true fdr 0.6759 | true power 0.5125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3072 | est fdr 0.7992 | true fdr 0.6732 | true power 0.5188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3069 | est fdr 0.7961 | true fdr 0.6745 | true power 0.5188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3067 | est fdr 0.8000 | true fdr 0.6745 | true power 0.5188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3065 | est fdr 0.7969 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.8008 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3046 | est fdr 0.8047 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3045 | est fdr 0.8086 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3043 | est fdr 0.8125 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3042 | est fdr 0.8164 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3037 | est fdr 0.8203 | true fdr 0.6719 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3032 | est fdr 0.8171 | true fdr 0.6732 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3027 | est fdr 0.8210 | true fdr 0.6732 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3024 | est fdr 0.8178 | true fdr 0.6744 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3023 | est fdr 0.8147 | true fdr 0.6757 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3023 | est fdr 0.8185 | true fdr 0.6757 | true power 0.5250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3020 | est fdr 0.8154 | true fdr 0.6731 | true power 0.5312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.3008 | est fdr 0.8123 | true fdr 0.6743 | true power 0.5312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.8092 | true fdr 0.6756 | true power 0.5312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2995 | est fdr 0.8130 | true fdr 0.6756 | true power 0.5312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2993 | est fdr 0.8099 | true fdr 0.6768 | true power 0.5312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2988 | est fdr 0.8068 | true fdr 0.6742 | true power 0.5375
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2985 | est fdr 0.8106 | true fdr 0.6742 | true power 0.5375
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2957 | est fdr 0.8075 | true fdr 0.6717 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2954 | est fdr 0.8045 | true fdr 0.6729 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2923 | est fdr 0.8015 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2921 | est fdr 0.8052 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2919 | est fdr 0.8090 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2910 | est fdr 0.8127 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2903 | est fdr 0.8165 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2896 | est fdr 0.8202 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2890 | est fdr 0.8240 | true fdr 0.6742 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2884 | est fdr 0.8209 | true fdr 0.6754 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2881 | est fdr 0.8246 | true fdr 0.6754 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2876 | est fdr 0.8216 | true fdr 0.6766 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2874 | est fdr 0.8253 | true fdr 0.6766 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2864 | est fdr 0.8222 | true fdr 0.6778 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2849 | est fdr 0.8192 | true fdr 0.6790 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2834 | est fdr 0.8162 | true fdr 0.6801 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2827 | est fdr 0.8199 | true fdr 0.6801 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2822 | est fdr 0.8168 | true fdr 0.6813 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2816 | est fdr 0.8205 | true fdr 0.6813 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2805 | est fdr 0.8175 | true fdr 0.6825 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2797 | est fdr 0.8212 | true fdr 0.6825 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2784 | est fdr 0.8182 | true fdr 0.6836 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2779 | est fdr 0.8218 | true fdr 0.6836 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2761 | est fdr 0.8255 | true fdr 0.6836 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2758 | est fdr 0.8291 | true fdr 0.6836 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2749 | est fdr 0.8261 | true fdr 0.6848 | true power 0.5437
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2741 | est fdr 0.8231 | true fdr 0.6823 | true power 0.5500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2726 | est fdr 0.8201 | true fdr 0.6835 | true power 0.5500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2723 | est fdr 0.8172 | true fdr 0.6846 | true power 0.5500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2719 | est fdr 0.8208 | true fdr 0.6846 | true power 0.5500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2709 | est fdr 0.8179 | true fdr 0.6821 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2700 | est fdr 0.8214 | true fdr 0.6821 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2696 | est fdr 0.8250 | true fdr 0.6821 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2693 | est fdr 0.8221 | true fdr 0.6833 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2691 | est fdr 0.8191 | true fdr 0.6844 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2677 | est fdr 0.8227 | true fdr 0.6844 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2667 | est fdr 0.8198 | true fdr 0.6855 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2667 | est fdr 0.8169 | true fdr 0.6866 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2663 | est fdr 0.8204 | true fdr 0.6866 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2604 | est fdr 0.8175 | true fdr 0.6877 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2602 | est fdr 0.8211 | true fdr 0.6877 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2582 | est fdr 0.8182 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2579 | est fdr 0.8217 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2564 | est fdr 0.8252 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2560 | est fdr 0.8287 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2559 | est fdr 0.8322 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2557 | est fdr 0.8357 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2548 | est fdr 0.8392 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2547 | est fdr 0.8427 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2544 | est fdr 0.8462 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2544 | est fdr 0.8497 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2542 | est fdr 0.8531 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2536 | est fdr 0.8566 | true fdr 0.6888 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2527 | est fdr 0.8537 | true fdr 0.6899 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2522 | est fdr 0.8507 | true fdr 0.6910 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2512 | est fdr 0.8478 | true fdr 0.6920 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2501 | est fdr 0.8512 | true fdr 0.6920 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2490 | est fdr 0.8547 | true fdr 0.6920 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2483 | est fdr 0.8517 | true fdr 0.6931 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2469 | est fdr 0.8552 | true fdr 0.6931 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2467 | est fdr 0.8522 | true fdr 0.6942 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2459 | est fdr 0.8493 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2455 | est fdr 0.8527 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2452 | est fdr 0.8562 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2447 | est fdr 0.8596 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2445 | est fdr 0.8630 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2441 | est fdr 0.8664 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2421 | est fdr 0.8699 | true fdr 0.6952 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2418 | est fdr 0.8669 | true fdr 0.6962 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2394 | est fdr 0.8703 | true fdr 0.6962 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2393 | est fdr 0.8737 | true fdr 0.6962 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2376 | est fdr 0.8771 | true fdr 0.6962 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2366 | est fdr 0.8741 | true fdr 0.6973 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2360 | est fdr 0.8776 | true fdr 0.6973 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2357 | est fdr 0.8810 | true fdr 0.6973 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2353 | est fdr 0.8780 | true fdr 0.6983 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2343 | est fdr 0.8750 | true fdr 0.6993 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2338 | est fdr 0.8784 | true fdr 0.6993 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2332 | est fdr 0.8818 | true fdr 0.6993 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2323 | est fdr 0.8788 | true fdr 0.7003 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2322 | est fdr 0.8822 | true fdr 0.7003 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2320 | est fdr 0.8792 | true fdr 0.7013 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2294 | est fdr 0.8826 | true fdr 0.7013 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2291 | est fdr 0.8859 | true fdr 0.7013 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2288 | est fdr 0.8893 | true fdr 0.7013 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2286 | est fdr 0.8863 | true fdr 0.7023 | true power 0.5563
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2280 | est fdr 0.8833 | true fdr 0.7000 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2269 | est fdr 0.8804 | true fdr 0.7010 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2268 | est fdr 0.8837 | true fdr 0.7010 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2266 | est fdr 0.8870 | true fdr 0.7010 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2263 | est fdr 0.8841 | true fdr 0.7020 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2247 | est fdr 0.8812 | true fdr 0.7030 | true power 0.5625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2237 | est fdr 0.8783 | true fdr 0.7007 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2234 | est fdr 0.8816 | true fdr 0.7007 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2226 | est fdr 0.8849 | true fdr 0.7007 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2224 | est fdr 0.8820 | true fdr 0.7016 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2223 | est fdr 0.8791 | true fdr 0.7026 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2222 | est fdr 0.8824 | true fdr 0.7026 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2220 | est fdr 0.8856 | true fdr 0.7026 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.8827 | true fdr 0.7036 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2209 | est fdr 0.8799 | true fdr 0.7045 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2204 | est fdr 0.8831 | true fdr 0.7045 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2200 | est fdr 0.8803 | true fdr 0.7055 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2186 | est fdr 0.8835 | true fdr 0.7055 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2171 | est fdr 0.8806 | true fdr 0.7065 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2158 | est fdr 0.8778 | true fdr 0.7074 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2156 | est fdr 0.8750 | true fdr 0.7083 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2149 | est fdr 0.8782 | true fdr 0.7083 | true power 0.5687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2145 | est fdr 0.8754 | true fdr 0.7061 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2145 | est fdr 0.8726 | true fdr 0.7070 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2139 | est fdr 0.8698 | true fdr 0.7079 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2134 | est fdr 0.8730 | true fdr 0.7079 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2127 | est fdr 0.8762 | true fdr 0.7079 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2111 | est fdr 0.8734 | true fdr 0.7089 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2102 | est fdr 0.8707 | true fdr 0.7098 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2101 | est fdr 0.8738 | true fdr 0.7098 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2089 | est fdr 0.8711 | true fdr 0.7107 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2080 | est fdr 0.8683 | true fdr 0.7116 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2079 | est fdr 0.8715 | true fdr 0.7116 | true power 0.5750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2077 | est fdr 0.8688 | true fdr 0.7094 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2064 | est fdr 0.8660 | true fdr 0.7103 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2060 | est fdr 0.8634 | true fdr 0.7112 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2060 | est fdr 0.8665 | true fdr 0.7112 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2059 | est fdr 0.8638 | true fdr 0.7121 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2040 | est fdr 0.8669 | true fdr 0.7121 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2035 | est fdr 0.8642 | true fdr 0.7130 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2034 | est fdr 0.8615 | true fdr 0.7138 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2032 | est fdr 0.8589 | true fdr 0.7147 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2031 | est fdr 0.8620 | true fdr 0.7147 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2030 | est fdr 0.8593 | true fdr 0.7156 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2023 | est fdr 0.8624 | true fdr 0.7156 | true power 0.5813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2022 | est fdr 0.8598 | true fdr 0.7134 | true power 0.5875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2018 | est fdr 0.8571 | true fdr 0.7112 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2011 | est fdr 0.8602 | true fdr 0.7112 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2005 | est fdr 0.8632 | true fdr 0.7112 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2004 | est fdr 0.8606 | true fdr 0.7121 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.2003 | est fdr 0.8580 | true fdr 0.7130 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1988 | est fdr 0.8554 | true fdr 0.7139 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1982 | est fdr 0.8584 | true fdr 0.7139 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1973 | est fdr 0.8614 | true fdr 0.7139 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1965 | est fdr 0.8645 | true fdr 0.7139 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1950 | est fdr 0.8675 | true fdr 0.7139 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1938 | est fdr 0.8649 | true fdr 0.7147 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1936 | est fdr 0.8679 | true fdr 0.7147 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1931 | est fdr 0.8709 | true fdr 0.7147 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1928 | est fdr 0.8739 | true fdr 0.7147 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1923 | est fdr 0.8769 | true fdr 0.7147 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1916 | est fdr 0.8743 | true fdr 0.7156 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1910 | est fdr 0.8772 | true fdr 0.7156 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1910 | est fdr 0.8802 | true fdr 0.7156 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1910 | est fdr 0.8776 | true fdr 0.7164 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1901 | est fdr 0.8750 | true fdr 0.7173 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1893 | est fdr 0.8780 | true fdr 0.7173 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1891 | est fdr 0.8810 | true fdr 0.7173 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1885 | est fdr 0.8839 | true fdr 0.7173 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1884 | est fdr 0.8869 | true fdr 0.7173 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1883 | est fdr 0.8843 | true fdr 0.7181 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.8872 | true fdr 0.7181 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1877 | est fdr 0.8846 | true fdr 0.7189 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1877 | est fdr 0.8876 | true fdr 0.7189 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1870 | est fdr 0.8850 | true fdr 0.7198 | true power 0.5938
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1868 | est fdr 0.8824 | true fdr 0.7176 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1862 | est fdr 0.8853 | true fdr 0.7176 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1848 | est fdr 0.8827 | true fdr 0.7185 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1848 | est fdr 0.8801 | true fdr 0.7193 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1847 | est fdr 0.8776 | true fdr 0.7201 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1844 | est fdr 0.8750 | true fdr 0.7209 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1840 | est fdr 0.8725 | true fdr 0.7217 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1837 | est fdr 0.8754 | true fdr 0.7217 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1836 | est fdr 0.8728 | true fdr 0.7225 | true power 0.6000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1832 | est fdr 0.8703 | true fdr 0.7205 | true power 0.6062
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1805 | est fdr 0.8678 | true fdr 0.7213 | true power 0.6062
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1801 | est fdr 0.8653 | true fdr 0.7221 | true power 0.6062
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1800 | est fdr 0.8629 | true fdr 0.7229 | true power 0.6062
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1799 | est fdr 0.8604 | true fdr 0.7208 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1797 | est fdr 0.8580 | true fdr 0.7216 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1796 | est fdr 0.8608 | true fdr 0.7216 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1790 | est fdr 0.8636 | true fdr 0.7216 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1789 | est fdr 0.8665 | true fdr 0.7216 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1785 | est fdr 0.8640 | true fdr 0.7224 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1776 | est fdr 0.8669 | true fdr 0.7224 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1769 | est fdr 0.8644 | true fdr 0.7232 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1766 | est fdr 0.8672 | true fdr 0.7232 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1765 | est fdr 0.8701 | true fdr 0.7232 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1765 | est fdr 0.8676 | true fdr 0.7239 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1765 | est fdr 0.8652 | true fdr 0.7247 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1742 | est fdr 0.8627 | true fdr 0.7255 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1737 | est fdr 0.8603 | true fdr 0.7263 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1735 | est fdr 0.8631 | true fdr 0.7263 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1729 | est fdr 0.8659 | true fdr 0.7263 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1720 | est fdr 0.8687 | true fdr 0.7263 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1717 | est fdr 0.8663 | true fdr 0.7270 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1717 | est fdr 0.8691 | true fdr 0.7270 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1710 | est fdr 0.8719 | true fdr 0.7270 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1705 | est fdr 0.8694 | true fdr 0.7278 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1696 | est fdr 0.8722 | true fdr 0.7278 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1696 | est fdr 0.8750 | true fdr 0.7278 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1690 | est fdr 0.8726 | true fdr 0.7285 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1689 | est fdr 0.8702 | true fdr 0.7293 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1684 | est fdr 0.8678 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1682 | est fdr 0.8705 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1677 | est fdr 0.8733 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1677 | est fdr 0.8760 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1674 | est fdr 0.8788 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1659 | est fdr 0.8815 | true fdr 0.7300 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1642 | est fdr 0.8791 | true fdr 0.7308 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1638 | est fdr 0.8767 | true fdr 0.7315 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.8743 | true fdr 0.7322 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1634 | est fdr 0.8719 | true fdr 0.7330 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1633 | est fdr 0.8747 | true fdr 0.7330 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1626 | est fdr 0.8723 | true fdr 0.7337 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1610 | est fdr 0.8750 | true fdr 0.7337 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1610 | est fdr 0.8777 | true fdr 0.7337 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1601 | est fdr 0.8804 | true fdr 0.7337 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1598 | est fdr 0.8832 | true fdr 0.7337 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1588 | est fdr 0.8808 | true fdr 0.7344 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1588 | est fdr 0.8784 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1579 | est fdr 0.8811 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1578 | est fdr 0.8838 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.8865 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1567 | est fdr 0.8892 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1563 | est fdr 0.8919 | true fdr 0.7351 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1559 | est fdr 0.8895 | true fdr 0.7358 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1555 | est fdr 0.8922 | true fdr 0.7358 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1546 | est fdr 0.8949 | true fdr 0.7358 | true power 0.6125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1541 | est fdr 0.8925 | true fdr 0.7339 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1524 | est fdr 0.8901 | true fdr 0.7346 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1517 | est fdr 0.8928 | true fdr 0.7346 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1511 | est fdr 0.8954 | true fdr 0.7346 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1506 | est fdr 0.8930 | true fdr 0.7353 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1504 | est fdr 0.8907 | true fdr 0.7360 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1501 | est fdr 0.8883 | true fdr 0.7367 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1493 | est fdr 0.8859 | true fdr 0.7374 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1489 | est fdr 0.8886 | true fdr 0.7374 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1488 | est fdr 0.8912 | true fdr 0.7374 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1481 | est fdr 0.8889 | true fdr 0.7381 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1481 | est fdr 0.8915 | true fdr 0.7381 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.8942 | true fdr 0.7381 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1479 | est fdr 0.8968 | true fdr 0.7381 | true power 0.6188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1478 | est fdr 0.8945 | true fdr 0.7361 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1466 | est fdr 0.8921 | true fdr 0.7368 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1457 | est fdr 0.8898 | true fdr 0.7375 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1453 | est fdr 0.8924 | true fdr 0.7375 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1434 | est fdr 0.8950 | true fdr 0.7375 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1423 | est fdr 0.8927 | true fdr 0.7382 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1421 | est fdr 0.8953 | true fdr 0.7382 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1416 | est fdr 0.8979 | true fdr 0.7382 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1409 | est fdr 0.8956 | true fdr 0.7389 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1403 | est fdr 0.8932 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1400 | est fdr 0.8958 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1398 | est fdr 0.8984 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1397 | est fdr 0.9010 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.9036 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1381 | est fdr 0.9062 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1380 | est fdr 0.9089 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1377 | est fdr 0.9115 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1372 | est fdr 0.9141 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1370 | est fdr 0.9167 | true fdr 0.7396 | true power 0.6250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1370 | est fdr 0.9143 | true fdr 0.7377 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.9169 | true fdr 0.7377 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1347 | est fdr 0.9145 | true fdr 0.7383 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1345 | est fdr 0.9121 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1341 | est fdr 0.9147 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1336 | est fdr 0.9173 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1326 | est fdr 0.9199 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1317 | est fdr 0.9225 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1305 | est fdr 0.9251 | true fdr 0.7390 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1304 | est fdr 0.9227 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1302 | est fdr 0.9253 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1299 | est fdr 0.9278 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1294 | est fdr 0.9304 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1292 | est fdr 0.9330 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1288 | est fdr 0.9356 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1278 | est fdr 0.9381 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1272 | est fdr 0.9407 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1263 | est fdr 0.9433 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1263 | est fdr 0.9459 | true fdr 0.7397 | true power 0.6312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1261 | est fdr 0.9434 | true fdr 0.7378 | true power 0.6375
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1260 | est fdr 0.9410 | true fdr 0.7359 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1248 | est fdr 0.9436 | true fdr 0.7359 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1231 | est fdr 0.9412 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1229 | est fdr 0.9437 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1224 | est fdr 0.9463 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1223 | est fdr 0.9488 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1218 | est fdr 0.9514 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1216 | est fdr 0.9540 | true fdr 0.7366 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1211 | est fdr 0.9515 | true fdr 0.7372 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1208 | est fdr 0.9541 | true fdr 0.7372 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1206 | est fdr 0.9517 | true fdr 0.7379 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1205 | est fdr 0.9542 | true fdr 0.7379 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1196 | est fdr 0.9567 | true fdr 0.7379 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1188 | est fdr 0.9593 | true fdr 0.7379 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.9569 | true fdr 0.7386 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1178 | est fdr 0.9544 | true fdr 0.7392 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1173 | est fdr 0.9520 | true fdr 0.7399 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1172 | est fdr 0.9545 | true fdr 0.7399 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1170 | est fdr 0.9521 | true fdr 0.7406 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1168 | est fdr 0.9547 | true fdr 0.7406 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1168 | est fdr 0.9523 | true fdr 0.7412 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.9548 | true fdr 0.7412 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1159 | est fdr 0.9573 | true fdr 0.7412 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1154 | est fdr 0.9549 | true fdr 0.7419 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1148 | est fdr 0.9574 | true fdr 0.7419 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1142 | est fdr 0.9599 | true fdr 0.7419 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.9624 | true fdr 0.7419 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1134 | est fdr 0.9600 | true fdr 0.7425 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1132 | est fdr 0.9576 | true fdr 0.7431 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1131 | est fdr 0.9552 | true fdr 0.7438 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1127 | est fdr 0.9577 | true fdr 0.7438 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.9602 | true fdr 0.7438 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.9627 | true fdr 0.7438 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1124 | est fdr 0.9603 | true fdr 0.7444 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1123 | est fdr 0.9628 | true fdr 0.7444 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1122 | est fdr 0.9604 | true fdr 0.7450 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1121 | est fdr 0.9580 | true fdr 0.7457 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1121 | est fdr 0.9557 | true fdr 0.7463 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1114 | est fdr 0.9581 | true fdr 0.7463 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1111 | est fdr 0.9558 | true fdr 0.7469 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1109 | est fdr 0.9534 | true fdr 0.7475 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1108 | est fdr 0.9559 | true fdr 0.7475 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1107 | est fdr 0.9535 | true fdr 0.7482 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.9560 | true fdr 0.7482 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1099 | est fdr 0.9584 | true fdr 0.7482 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1097 | est fdr 0.9609 | true fdr 0.7482 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1091 | est fdr 0.9633 | true fdr 0.7482 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1088 | est fdr 0.9610 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1088 | est fdr 0.9634 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1085 | est fdr 0.9659 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1081 | est fdr 0.9683 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.9707 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1078 | est fdr 0.9732 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1076 | est fdr 0.9756 | true fdr 0.7488 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1072 | est fdr 0.9732 | true fdr 0.7494 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1070 | est fdr 0.9757 | true fdr 0.7494 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1065 | est fdr 0.9781 | true fdr 0.7494 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1065 | est fdr 0.9805 | true fdr 0.7494 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1061 | est fdr 0.9830 | true fdr 0.7494 | true power 0.6438
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1060 | est fdr 0.9806 | true fdr 0.7476 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1056 | est fdr 0.9830 | true fdr 0.7476 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1053 | est fdr 0.9854 | true fdr 0.7476 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1052 | est fdr 0.9831 | true fdr 0.7482 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1051 | est fdr 0.9807 | true fdr 0.7488 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1050 | est fdr 0.9831 | true fdr 0.7488 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1046 | est fdr 0.9855 | true fdr 0.7488 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1045 | est fdr 0.9831 | true fdr 0.7494 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1042 | est fdr 0.9855 | true fdr 0.7494 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1042 | est fdr 0.9880 | true fdr 0.7494 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1040 | est fdr 0.9856 | true fdr 0.7500 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1036 | est fdr 0.9832 | true fdr 0.7506 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1035 | est fdr 0.9856 | true fdr 0.7506 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1033 | est fdr 0.9880 | true fdr 0.7506 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1030 | est fdr 0.9856 | true fdr 0.7512 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1029 | est fdr 0.9880 | true fdr 0.7512 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1029 | est fdr 0.9904 | true fdr 0.7512 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1029 | est fdr 0.9881 | true fdr 0.7518 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1026 | est fdr 0.9905 | true fdr 0.7518 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1022 | est fdr 0.9881 | true fdr 0.7524 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1022 | est fdr 0.9857 | true fdr 0.7530 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1020 | est fdr 0.9881 | true fdr 0.7530 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1015 | est fdr 0.9905 | true fdr 0.7530 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1014 | est fdr 0.9882 | true fdr 0.7536 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1013 | est fdr 0.9905 | true fdr 0.7536 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1012 | est fdr 0.9929 | true fdr 0.7536 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1012 | est fdr 0.9953 | true fdr 0.7536 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1008 | est fdr 0.9976 | true fdr 0.7536 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1003 | est fdr 0.9953 | true fdr 0.7541 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1000 | est fdr 0.9976 | true fdr 0.7541 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.1000 | est fdr 0.9953 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0985 | est fdr 0.9976 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0984 | est fdr 1.0000 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0983 | est fdr 1.0024 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0981 | est fdr 1.0047 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0981 | est fdr 1.0071 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0979 | est fdr 1.0094 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0978 | est fdr 1.0118 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0978 | est fdr 1.0142 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0975 | est fdr 1.0165 | true fdr 0.7547 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0973 | est fdr 1.0141 | true fdr 0.7553 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0972 | est fdr 1.0117 | true fdr 0.7559 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0965 | est fdr 1.0141 | true fdr 0.7559 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0963 | est fdr 1.0164 | true fdr 0.7559 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0960 | est fdr 1.0188 | true fdr 0.7559 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0959 | est fdr 1.0211 | true fdr 0.7559 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0957 | est fdr 1.0187 | true fdr 0.7564 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0957 | est fdr 1.0211 | true fdr 0.7564 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0954 | est fdr 1.0187 | true fdr 0.7570 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0952 | est fdr 1.0163 | true fdr 0.7576 | true power 0.6500
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0946 | est fdr 1.0140 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0945 | est fdr 1.0163 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0944 | est fdr 1.0186 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0941 | est fdr 1.0209 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0941 | est fdr 1.0233 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0939 | est fdr 1.0256 | true fdr 0.7558 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0938 | est fdr 1.0232 | true fdr 0.7564 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0936 | est fdr 1.0255 | true fdr 0.7564 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0935 | est fdr 1.0278 | true fdr 0.7564 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0934 | est fdr 1.0255 | true fdr 0.7569 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0931 | est fdr 1.0231 | true fdr 0.7575 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0931 | est fdr 1.0254 | true fdr 0.7575 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0931 | est fdr 1.0277 | true fdr 0.7575 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0922 | est fdr 1.0300 | true fdr 0.7575 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0922 | est fdr 1.0323 | true fdr 0.7575 | true power 0.6562
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0921 | est fdr 1.0300 | true fdr 0.7558 | true power 0.6625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0921 | est fdr 1.0323 | true fdr 0.7558 | true power 0.6625
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0921 | est fdr 1.0299 | true fdr 0.7540 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0920 | est fdr 1.0322 | true fdr 0.7540 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0919 | est fdr 1.0345 | true fdr 0.7540 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0916 | est fdr 1.0368 | true fdr 0.7540 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0915 | est fdr 1.0344 | true fdr 0.7546 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0913 | est fdr 1.0367 | true fdr 0.7546 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0912 | est fdr 1.0390 | true fdr 0.7546 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0905 | est fdr 1.0413 | true fdr 0.7546 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0902 | est fdr 1.0436 | true fdr 0.7546 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0900 | est fdr 1.0412 | true fdr 0.7551 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0899 | est fdr 1.0435 | true fdr 0.7551 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0896 | est fdr 1.0411 | true fdr 0.7557 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0896 | est fdr 1.0434 | true fdr 0.7557 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0895 | est fdr 1.0457 | true fdr 0.7557 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0895 | est fdr 1.0433 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0890 | est fdr 1.0456 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0888 | est fdr 1.0478 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0887 | est fdr 1.0501 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0886 | est fdr 1.0524 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0882 | est fdr 1.0547 | true fdr 0.7563 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0882 | est fdr 1.0523 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0881 | est fdr 1.0545 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0875 | est fdr 1.0568 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0874 | est fdr 1.0591 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0871 | est fdr 1.0614 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0869 | est fdr 1.0636 | true fdr 0.7568 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0866 | est fdr 1.0612 | true fdr 0.7574 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0866 | est fdr 1.0635 | true fdr 0.7574 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0862 | est fdr 1.0611 | true fdr 0.7579 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0861 | est fdr 1.0587 | true fdr 0.7585 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0855 | est fdr 1.0609 | true fdr 0.7585 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0854 | est fdr 1.0586 | true fdr 0.7590 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0853 | est fdr 1.0562 | true fdr 0.7596 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0845 | est fdr 1.0538 | true fdr 0.7601 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0845 | est fdr 1.0561 | true fdr 0.7601 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0843 | est fdr 1.0583 | true fdr 0.7601 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0838 | est fdr 1.0559 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0835 | est fdr 1.0582 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0834 | est fdr 1.0604 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0834 | est fdr 1.0626 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0830 | est fdr 1.0649 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0829 | est fdr 1.0671 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0828 | est fdr 1.0694 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0827 | est fdr 1.0716 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0823 | est fdr 1.0738 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0818 | est fdr 1.0761 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0818 | est fdr 1.0783 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0816 | est fdr 1.0805 | true fdr 0.7606 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0816 | est fdr 1.0781 | true fdr 0.7612 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0815 | est fdr 1.0757 | true fdr 0.7617 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0815 | est fdr 1.0780 | true fdr 0.7617 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0813 | est fdr 1.0756 | true fdr 0.7622 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0812 | est fdr 1.0732 | true fdr 0.7627 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0808 | est fdr 1.0754 | true fdr 0.7627 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0803 | est fdr 1.0776 | true fdr 0.7627 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0801 | est fdr 1.0798 | true fdr 0.7627 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0800 | est fdr 1.0820 | true fdr 0.7627 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0797 | est fdr 1.0796 | true fdr 0.7633 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0796 | est fdr 1.0773 | true fdr 0.7638 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0796 | est fdr 1.0795 | true fdr 0.7638 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0792 | est fdr 1.0817 | true fdr 0.7638 | true power 0.6687
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0792 | est fdr 1.0793 | true fdr 0.7621 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0791 | est fdr 1.0769 | true fdr 0.7626 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0790 | est fdr 1.0791 | true fdr 0.7626 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0789 | est fdr 1.0813 | true fdr 0.7626 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0789 | est fdr 1.0835 | true fdr 0.7626 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0789 | est fdr 1.0857 | true fdr 0.7626 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0788 | est fdr 1.0833 | true fdr 0.7632 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0787 | est fdr 1.0855 | true fdr 0.7632 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0785 | est fdr 1.0877 | true fdr 0.7632 | true power 0.6750
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0784 | est fdr 1.0853 | true fdr 0.7615 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0778 | est fdr 1.0830 | true fdr 0.7620 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0776 | est fdr 1.0806 | true fdr 0.7625 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0772 | est fdr 1.0783 | true fdr 0.7630 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0770 | est fdr 1.0759 | true fdr 0.7636 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0768 | est fdr 1.0736 | true fdr 0.7641 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0764 | est fdr 1.0713 | true fdr 0.7646 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0760 | est fdr 1.0734 | true fdr 0.7646 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0758 | est fdr 1.0756 | true fdr 0.7646 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0756 | est fdr 1.0778 | true fdr 0.7646 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0754 | est fdr 1.0799 | true fdr 0.7646 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0754 | est fdr 1.0776 | true fdr 0.7651 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0752 | est fdr 1.0797 | true fdr 0.7651 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0752 | est fdr 1.0774 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0744 | est fdr 1.0796 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0740 | est fdr 1.0817 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.0839 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.0860 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0731 | est fdr 1.0882 | true fdr 0.7656 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0731 | est fdr 1.0858 | true fdr 0.7661 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.0880 | true fdr 0.7661 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0724 | est fdr 1.0901 | true fdr 0.7661 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0721 | est fdr 1.0878 | true fdr 0.7666 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0719 | est fdr 1.0899 | true fdr 0.7666 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0718 | est fdr 1.0876 | true fdr 0.7671 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0716 | est fdr 1.0897 | true fdr 0.7671 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0713 | est fdr 1.0919 | true fdr 0.7671 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0711 | est fdr 1.0896 | true fdr 0.7676 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0709 | est fdr 1.0872 | true fdr 0.7681 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0708 | est fdr 1.0894 | true fdr 0.7681 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0704 | est fdr 1.0915 | true fdr 0.7681 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0699 | est fdr 1.0936 | true fdr 0.7681 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0694 | est fdr 1.0913 | true fdr 0.7686 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0694 | est fdr 1.0890 | true fdr 0.7691 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0693 | est fdr 1.0867 | true fdr 0.7696 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0688 | est fdr 1.0888 | true fdr 0.7696 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0688 | est fdr 1.0865 | true fdr 0.7700 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0686 | est fdr 1.0886 | true fdr 0.7700 | true power 0.6813
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0682 | est fdr 1.0863 | true fdr 0.7684 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0679 | est fdr 1.0884 | true fdr 0.7684 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0676 | est fdr 1.0861 | true fdr 0.7689 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0676 | est fdr 1.0882 | true fdr 0.7689 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0674 | est fdr 1.0903 | true fdr 0.7689 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0670 | est fdr 1.0924 | true fdr 0.7689 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0670 | est fdr 1.0901 | true fdr 0.7694 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0664 | est fdr 1.0879 | true fdr 0.7699 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0664 | est fdr 1.0856 | true fdr 0.7704 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0664 | est fdr 1.0877 | true fdr 0.7704 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0659 | est fdr 1.0854 | true fdr 0.7708 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0658 | est fdr 1.0832 | true fdr 0.7713 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0656 | est fdr 1.0809 | true fdr 0.7718 | true power 0.6875
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0655 | est fdr 1.0787 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0649 | est fdr 1.0807 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0648 | est fdr 1.0828 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0647 | est fdr 1.0849 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0646 | est fdr 1.0870 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0644 | est fdr 1.0890 | true fdr 0.7702 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0644 | est fdr 1.0868 | true fdr 0.7707 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0643 | est fdr 1.0845 | true fdr 0.7711 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0643 | est fdr 1.0866 | true fdr 0.7711 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0641 | est fdr 1.0887 | true fdr 0.7711 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0639 | est fdr 1.0864 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0637 | est fdr 1.0885 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0636 | est fdr 1.0905 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0635 | est fdr 1.0926 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0635 | est fdr 1.0947 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0633 | est fdr 1.0967 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.0988 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.1008 | true fdr 0.7716 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.0986 | true fdr 0.7721 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0628 | est fdr 1.0963 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0626 | est fdr 1.0984 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0625 | est fdr 1.1004 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0625 | est fdr 1.1025 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0624 | est fdr 1.1045 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0622 | est fdr 1.1066 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0621 | est fdr 1.1086 | true fdr 0.7725 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0619 | est fdr 1.1063 | true fdr 0.7730 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0618 | est fdr 1.1084 | true fdr 0.7730 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0617 | est fdr 1.1061 | true fdr 0.7735 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0615 | est fdr 1.1082 | true fdr 0.7735 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0615 | est fdr 1.1059 | true fdr 0.7739 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0615 | est fdr 1.1037 | true fdr 0.7744 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0614 | est fdr 1.1014 | true fdr 0.7748 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0611 | est fdr 1.0992 | true fdr 0.7753 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0609 | est fdr 1.1012 | true fdr 0.7753 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0607 | est fdr 1.1032 | true fdr 0.7753 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0605 | est fdr 1.1010 | true fdr 0.7758 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0604 | est fdr 1.0988 | true fdr 0.7762 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0602 | est fdr 1.0966 | true fdr 0.7767 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0601 | est fdr 1.0944 | true fdr 0.7771 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0601 | est fdr 1.0964 | true fdr 0.7771 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0597 | est fdr 1.0942 | true fdr 0.7776 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0592 | est fdr 1.0962 | true fdr 0.7776 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0592 | est fdr 1.0982 | true fdr 0.7776 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0592 | est fdr 1.0960 | true fdr 0.7780 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0592 | est fdr 1.0980 | true fdr 0.7780 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0590 | est fdr 1.1000 | true fdr 0.7780 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0589 | est fdr 1.1020 | true fdr 0.7780 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0588 | est fdr 1.0998 | true fdr 0.7784 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0587 | est fdr 1.1018 | true fdr 0.7784 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0586 | est fdr 1.1038 | true fdr 0.7784 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0585 | est fdr 1.1016 | true fdr 0.7789 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0583 | est fdr 1.1036 | true fdr 0.7789 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0582 | est fdr 1.1014 | true fdr 0.7793 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0577 | est fdr 1.1034 | true fdr 0.7793 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0575 | est fdr 1.1054 | true fdr 0.7793 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0573 | est fdr 1.1074 | true fdr 0.7793 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0572 | est fdr 1.1052 | true fdr 0.7798 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0570 | est fdr 1.1071 | true fdr 0.7798 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0567 | est fdr 1.1091 | true fdr 0.7798 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0567 | est fdr 1.1111 | true fdr 0.7798 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0565 | est fdr 1.1131 | true fdr 0.7798 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0563 | est fdr 1.1109 | true fdr 0.7802 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0563 | est fdr 1.1087 | true fdr 0.7806 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0561 | est fdr 1.1065 | true fdr 0.7811 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0558 | est fdr 1.1085 | true fdr 0.7811 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0558 | est fdr 1.1063 | true fdr 0.7815 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0556 | est fdr 1.1083 | true fdr 0.7815 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0556 | est fdr 1.1102 | true fdr 0.7815 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0554 | est fdr 1.1081 | true fdr 0.7819 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0554 | est fdr 1.1100 | true fdr 0.7819 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0552 | est fdr 1.1078 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0551 | est fdr 1.1098 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0551 | est fdr 1.1118 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0545 | est fdr 1.1137 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0544 | est fdr 1.1157 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0544 | est fdr 1.1176 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0543 | est fdr 1.1196 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0542 | est fdr 1.1216 | true fdr 0.7824 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0541 | est fdr 1.1194 | true fdr 0.7828 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0541 | est fdr 1.1172 | true fdr 0.7832 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0540 | est fdr 1.1191 | true fdr 0.7832 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0540 | est fdr 1.1170 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0539 | est fdr 1.1189 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0529 | est fdr 1.1209 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0526 | est fdr 1.1228 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0522 | est fdr 1.1248 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0521 | est fdr 1.1267 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0520 | est fdr 1.1287 | true fdr 0.7836 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0520 | est fdr 1.1265 | true fdr 0.7840 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0517 | est fdr 1.1284 | true fdr 0.7840 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0514 | est fdr 1.1262 | true fdr 0.7845 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0513 | est fdr 1.1240 | true fdr 0.7849 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0513 | est fdr 1.1260 | true fdr 0.7849 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0511 | est fdr 1.1238 | true fdr 0.7853 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0511 | est fdr 1.1257 | true fdr 0.7853 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0511 | est fdr 1.1236 | true fdr 0.7857 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0508 | est fdr 1.1214 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0506 | est fdr 1.1233 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0506 | est fdr 1.1252 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0505 | est fdr 1.1272 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0505 | est fdr 1.1291 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0504 | est fdr 1.1310 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0503 | est fdr 1.1329 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0502 | est fdr 1.1349 | true fdr 0.7861 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0500 | est fdr 1.1327 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0499 | est fdr 1.1346 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0498 | est fdr 1.1365 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0497 | est fdr 1.1385 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0496 | est fdr 1.1404 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0496 | est fdr 1.1423 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0494 | est fdr 1.1442 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0493 | est fdr 1.1462 | true fdr 0.7865 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0493 | est fdr 1.1440 | true fdr 0.7869 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.1459 | true fdr 0.7869 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0487 | est fdr 1.1478 | true fdr 0.7869 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0486 | est fdr 1.1456 | true fdr 0.7874 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0485 | est fdr 1.1475 | true fdr 0.7874 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0482 | est fdr 1.1494 | true fdr 0.7874 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0481 | est fdr 1.1513 | true fdr 0.7874 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0481 | est fdr 1.1491 | true fdr 0.7878 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0480 | est fdr 1.1511 | true fdr 0.7878 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0478 | est fdr 1.1530 | true fdr 0.7878 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0476 | est fdr 1.1549 | true fdr 0.7878 | true power 0.6937
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0476 | est fdr 1.1527 | true fdr 0.7863 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0475 | est fdr 1.1546 | true fdr 0.7863 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0474 | est fdr 1.1524 | true fdr 0.7867 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0472 | est fdr 1.1543 | true fdr 0.7867 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0468 | est fdr 1.1562 | true fdr 0.7867 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0465 | est fdr 1.1581 | true fdr 0.7867 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0465 | est fdr 1.1559 | true fdr 0.7871 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0463 | est fdr 1.1537 | true fdr 0.7875 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0461 | est fdr 1.1556 | true fdr 0.7875 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0460 | est fdr 1.1534 | true fdr 0.7879 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0458 | est fdr 1.1553 | true fdr 0.7879 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0458 | est fdr 1.1531 | true fdr 0.7883 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0457 | est fdr 1.1550 | true fdr 0.7883 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0456 | est fdr 1.1528 | true fdr 0.7887 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0452 | est fdr 1.1507 | true fdr 0.7891 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0452 | est fdr 1.1485 | true fdr 0.7895 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0450 | est fdr 1.1463 | true fdr 0.7899 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0449 | est fdr 1.1442 | true fdr 0.7903 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0449 | est fdr 1.1461 | true fdr 0.7903 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0443 | est fdr 1.1439 | true fdr 0.7907 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0441 | est fdr 1.1418 | true fdr 0.7910 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0439 | est fdr 1.1437 | true fdr 0.7910 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0437 | est fdr 1.1415 | true fdr 0.7914 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0437 | est fdr 1.1434 | true fdr 0.7914 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0437 | est fdr 1.1413 | true fdr 0.7918 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0435 | est fdr 1.1431 | true fdr 0.7918 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0433 | est fdr 1.1450 | true fdr 0.7918 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0429 | est fdr 1.1468 | true fdr 0.7918 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.1487 | true fdr 0.7918 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.1466 | true fdr 0.7922 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.1484 | true fdr 0.7922 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.1503 | true fdr 0.7922 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0422 | est fdr 1.1521 | true fdr 0.7922 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0421 | est fdr 1.1500 | true fdr 0.7926 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0420 | est fdr 1.1479 | true fdr 0.7930 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0419 | est fdr 1.1458 | true fdr 0.7934 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0418 | est fdr 1.1476 | true fdr 0.7934 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0416 | est fdr 1.1494 | true fdr 0.7934 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0416 | est fdr 1.1513 | true fdr 0.7934 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0415 | est fdr 1.1531 | true fdr 0.7934 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0415 | est fdr 1.1510 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0414 | est fdr 1.1529 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0413 | est fdr 1.1547 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0413 | est fdr 1.1565 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0412 | est fdr 1.1584 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0410 | est fdr 1.1602 | true fdr 0.7937 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0410 | est fdr 1.1581 | true fdr 0.7941 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0409 | est fdr 1.1560 | true fdr 0.7945 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0406 | est fdr 1.1538 | true fdr 0.7949 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0405 | est fdr 1.1557 | true fdr 0.7949 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0405 | est fdr 1.1536 | true fdr 0.7952 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0405 | est fdr 1.1554 | true fdr 0.7952 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0401 | est fdr 1.1533 | true fdr 0.7956 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0401 | est fdr 1.1551 | true fdr 0.7956 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0400 | est fdr 1.1530 | true fdr 0.7960 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0398 | est fdr 1.1548 | true fdr 0.7960 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0398 | est fdr 1.1566 | true fdr 0.7960 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0397 | est fdr 1.1585 | true fdr 0.7960 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0397 | est fdr 1.1564 | true fdr 0.7964 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0397 | est fdr 1.1582 | true fdr 0.7964 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.1561 | true fdr 0.7967 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.1579 | true fdr 0.7967 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.1558 | true fdr 0.7971 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0393 | est fdr 1.1576 | true fdr 0.7971 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.1594 | true fdr 0.7971 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0382 | est fdr 1.1573 | true fdr 0.7975 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0381 | est fdr 1.1591 | true fdr 0.7975 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.1570 | true fdr 0.7978 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.1550 | true fdr 0.7982 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.1568 | true fdr 0.7982 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.1586 | true fdr 0.7982 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0373 | est fdr 1.1565 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0373 | est fdr 1.1583 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.1601 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.1619 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0371 | est fdr 1.1637 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0371 | est fdr 1.1655 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.1673 | true fdr 0.7986 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.1652 | true fdr 0.7989 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0369 | est fdr 1.1670 | true fdr 0.7989 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0367 | est fdr 1.1688 | true fdr 0.7989 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.1706 | true fdr 0.7989 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.1685 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0362 | est fdr 1.1703 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0362 | est fdr 1.1720 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0362 | est fdr 1.1738 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0359 | est fdr 1.1756 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0359 | est fdr 1.1774 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0358 | est fdr 1.1792 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.1810 | true fdr 0.7993 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0356 | est fdr 1.1789 | true fdr 0.7996 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0356 | est fdr 1.1807 | true fdr 0.7996 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.1786 | true fdr 0.8000 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.1804 | true fdr 0.8000 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0348 | est fdr 1.1783 | true fdr 0.8004 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0347 | est fdr 1.1762 | true fdr 0.8007 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0347 | est fdr 1.1779 | true fdr 0.8007 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.1758 | true fdr 0.8011 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0345 | est fdr 1.1776 | true fdr 0.8011 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0343 | est fdr 1.1755 | true fdr 0.8014 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0343 | est fdr 1.1773 | true fdr 0.8014 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0340 | est fdr 1.1791 | true fdr 0.8014 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0340 | est fdr 1.1770 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0339 | est fdr 1.1788 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0336 | est fdr 1.1805 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0335 | est fdr 1.1823 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0334 | est fdr 1.1841 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0334 | est fdr 1.1858 | true fdr 0.8018 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0329 | est fdr 1.1837 | true fdr 0.8021 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.1817 | true fdr 0.8025 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0325 | est fdr 1.1796 | true fdr 0.8028 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.1813 | true fdr 0.8028 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.1831 | true fdr 0.8028 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.1849 | true fdr 0.8028 | true power 0.7000
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.1828 | true fdr 0.8014 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0318 | est fdr 1.1845 | true fdr 0.8014 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0318 | est fdr 1.1825 | true fdr 0.8018 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0316 | est fdr 1.1842 | true fdr 0.8018 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.1860 | true fdr 0.8018 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.1839 | true fdr 0.8021 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.1818 | true fdr 0.8024 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0309 | est fdr 1.1798 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0308 | est fdr 1.1815 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0305 | est fdr 1.1832 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0305 | est fdr 1.1850 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0303 | est fdr 1.1867 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0301 | est fdr 1.1885 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0300 | est fdr 1.1902 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.1920 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0295 | est fdr 1.1937 | true fdr 0.8028 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0294 | est fdr 1.1916 | true fdr 0.8031 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0292 | est fdr 1.1934 | true fdr 0.8031 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0291 | est fdr 1.1951 | true fdr 0.8031 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0289 | est fdr 1.1930 | true fdr 0.8035 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.1910 | true fdr 0.8038 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.1927 | true fdr 0.8038 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.1944 | true fdr 0.8038 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.1962 | true fdr 0.8038 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.1941 | true fdr 0.8042 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0282 | est fdr 1.1958 | true fdr 0.8042 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.1976 | true fdr 0.8042 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0279 | est fdr 1.1993 | true fdr 0.8042 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2010 | true fdr 0.8042 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.1990 | true fdr 0.8045 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.2007 | true fdr 0.8045 | true power 0.7063
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.1986 | true fdr 0.8031 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0276 | est fdr 1.2003 | true fdr 0.8031 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.1983 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2000 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2017 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2034 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0269 | est fdr 1.2052 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.2069 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.2086 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0263 | est fdr 1.2103 | true fdr 0.8034 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.2083 | true fdr 0.8038 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.2062 | true fdr 0.8041 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0256 | est fdr 1.2079 | true fdr 0.8041 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0256 | est fdr 1.2096 | true fdr 0.8041 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0256 | est fdr 1.2113 | true fdr 0.8041 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.2131 | true fdr 0.8041 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0251 | est fdr 1.2110 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0251 | est fdr 1.2127 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0251 | est fdr 1.2144 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0251 | est fdr 1.2161 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2178 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2196 | true fdr 0.8045 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2175 | true fdr 0.8048 | true power 0.7125
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.2154 | true fdr 0.8034 | true power 0.7188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.2171 | true fdr 0.8034 | true power 0.7188
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.2150 | true fdr 0.8020 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.2167 | true fdr 0.8020 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.2147 | true fdr 0.8024 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.2164 | true fdr 0.8024 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0245 | est fdr 1.2143 | true fdr 0.8027 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0243 | est fdr 1.2160 | true fdr 0.8027 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0243 | est fdr 1.2139 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.2156 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0240 | est fdr 1.2173 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2190 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2207 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.2224 | true fdr 0.8031 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0238 | est fdr 1.2203 | true fdr 0.8034 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.2220 | true fdr 0.8034 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.2200 | true fdr 0.8037 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0235 | est fdr 1.2217 | true fdr 0.8037 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.2234 | true fdr 0.8037 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.2213 | true fdr 0.8041 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.2192 | true fdr 0.8044 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0223 | est fdr 1.2209 | true fdr 0.8044 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0223 | est fdr 1.2189 | true fdr 0.8047 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0223 | est fdr 1.2205 | true fdr 0.8047 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0218 | est fdr 1.2222 | true fdr 0.8047 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.2239 | true fdr 0.8047 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.2218 | true fdr 0.8050 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0214 | est fdr 1.2235 | true fdr 0.8050 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.2215 | true fdr 0.8054 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.2232 | true fdr 0.8054 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.2248 | true fdr 0.8054 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.2265 | true fdr 0.8054 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0210 | est fdr 1.2282 | true fdr 0.8054 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0207 | est fdr 1.2261 | true fdr 0.8057 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.2241 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.2258 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.2274 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.2291 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.2308 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.2324 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.2341 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0201 | est fdr 1.2358 | true fdr 0.8060 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.2337 | true fdr 0.8063 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.2354 | true fdr 0.8063 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0199 | est fdr 1.2371 | true fdr 0.8063 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.2350 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.2367 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.2383 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.2400 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2417 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2433 | true fdr 0.8067 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.2413 | true fdr 0.8070 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.2392 | true fdr 0.8073 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.2371 | true fdr 0.8076 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.2351 | true fdr 0.8079 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.2331 | true fdr 0.8083 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.2310 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.2327 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0185 | est fdr 1.2343 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.2360 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.2376 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.2393 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.2409 | true fdr 0.8086 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.2389 | true fdr 0.8089 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.2405 | true fdr 0.8089 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.2422 | true fdr 0.8089 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.2401 | true fdr 0.8092 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.2418 | true fdr 0.8092 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0177 | est fdr 1.2434 | true fdr 0.8092 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.2414 | true fdr 0.8095 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.2393 | true fdr 0.8098 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.2373 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.2390 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.2406 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0169 | est fdr 1.2422 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.2439 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.2455 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.2471 | true fdr 0.8101 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.2451 | true fdr 0.8105 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.2431 | true fdr 0.8108 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.2410 | true fdr 0.8111 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.2390 | true fdr 0.8114 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.2407 | true fdr 0.8114 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0164 | est fdr 1.2423 | true fdr 0.8114 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.2403 | true fdr 0.8117 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.2419 | true fdr 0.8117 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.2435 | true fdr 0.8117 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.2451 | true fdr 0.8117 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.2468 | true fdr 0.8117 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.2447 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.2464 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.2480 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.2496 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.2512 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0152 | est fdr 1.2528 | true fdr 0.8120 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0151 | est fdr 1.2508 | true fdr 0.8123 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.2488 | true fdr 0.8126 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.2504 | true fdr 0.8126 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.2520 | true fdr 0.8126 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.2500 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.2516 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.2532 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.2548 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.2565 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.2581 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.2597 | true fdr 0.8129 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.2576 | true fdr 0.8132 | true power 0.7250
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.2556 | true fdr 0.8119 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.2572 | true fdr 0.8119 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.2552 | true fdr 0.8122 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.2532 | true fdr 0.8125 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.2512 | true fdr 0.8128 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.2492 | true fdr 0.8131 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.2508 | true fdr 0.8131 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.2524 | true fdr 0.8131 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.2504 | true fdr 0.8134 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.2520 | true fdr 0.8134 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2500 | true fdr 0.8137 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2480 | true fdr 0.8140 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2496 | true fdr 0.8140 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2512 | true fdr 0.8140 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2492 | true fdr 0.8143 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0129 | est fdr 1.2508 | true fdr 0.8143 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.2524 | true fdr 0.8143 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.2504 | true fdr 0.8146 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.2520 | true fdr 0.8146 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.2500 | true fdr 0.8149 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.2480 | true fdr 0.8152 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0124 | est fdr 1.2461 | true fdr 0.8155 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2441 | true fdr 0.8157 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2421 | true fdr 0.8160 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.2437 | true fdr 0.8160 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.2418 | true fdr 0.8163 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.2433 | true fdr 0.8163 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.2414 | true fdr 0.8166 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.2429 | true fdr 0.8166 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2445 | true fdr 0.8166 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2426 | true fdr 0.8169 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2441 | true fdr 0.8169 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2422 | true fdr 0.8172 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2437 | true fdr 0.8172 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.2453 | true fdr 0.8172 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0114 | est fdr 1.2434 | true fdr 0.8175 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0114 | est fdr 1.2449 | true fdr 0.8175 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0113 | est fdr 1.2465 | true fdr 0.8175 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.2445 | true fdr 0.8178 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.2461 | true fdr 0.8178 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.2477 | true fdr 0.8178 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.2492 | true fdr 0.8178 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.2508 | true fdr 0.8178 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.2488 | true fdr 0.8180 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.2504 | true fdr 0.8180 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.2519 | true fdr 0.8180 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.2500 | true fdr 0.8183 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.2481 | true fdr 0.8186 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.2461 | true fdr 0.8189 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.2442 | true fdr 0.8192 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.2423 | true fdr 0.8194 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.2438 | true fdr 0.8194 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.2454 | true fdr 0.8194 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.2435 | true fdr 0.8197 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.2450 | true fdr 0.8197 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2465 | true fdr 0.8197 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2446 | true fdr 0.8200 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2462 | true fdr 0.8200 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.2442 | true fdr 0.8203 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.2458 | true fdr 0.8203 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.2439 | true fdr 0.8206 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.2454 | true fdr 0.8206 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.2435 | true fdr 0.8208 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.2450 | true fdr 0.8208 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.2466 | true fdr 0.8208 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.2446 | true fdr 0.8211 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.2462 | true fdr 0.8211 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.2477 | true fdr 0.8211 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2458 | true fdr 0.8214 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2473 | true fdr 0.8214 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.2454 | true fdr 0.8216 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.2435 | true fdr 0.8219 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.2451 | true fdr 0.8219 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.2432 | true fdr 0.8222 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.2447 | true fdr 0.8222 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.2428 | true fdr 0.8225 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.2443 | true fdr 0.8225 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.2458 | true fdr 0.8225 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.2473 | true fdr 0.8225 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.2455 | true fdr 0.8227 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.2470 | true fdr 0.8227 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.2485 | true fdr 0.8227 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.2500 | true fdr 0.8227 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.2481 | true fdr 0.8230 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.2462 | true fdr 0.8233 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2443 | true fdr 0.8235 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2459 | true fdr 0.8235 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2474 | true fdr 0.8235 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2455 | true fdr 0.8238 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2436 | true fdr 0.8241 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2417 | true fdr 0.8243 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2432 | true fdr 0.8243 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2447 | true fdr 0.8243 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2429 | true fdr 0.8246 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2444 | true fdr 0.8246 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2425 | true fdr 0.8249 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.2407 | true fdr 0.8251 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.2422 | true fdr 0.8251 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.2403 | true fdr 0.8254 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.2418 | true fdr 0.8254 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.2433 | true fdr 0.8254 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.2414 | true fdr 0.8256 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.2396 | true fdr 0.8259 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.2411 | true fdr 0.8259 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.2426 | true fdr 0.8259 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.2440 | true fdr 0.8259 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2455 | true fdr 0.8259 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2437 | true fdr 0.8262 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2418 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.2433 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.2448 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.2463 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.2478 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.2493 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2507 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2522 | true fdr 0.8264 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2504 | true fdr 0.8267 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.2485 | true fdr 0.8269 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2500 | true fdr 0.8269 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2482 | true fdr 0.8272 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2463 | true fdr 0.8274 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2478 | true fdr 0.8274 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.2459 | true fdr 0.8277 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2474 | true fdr 0.8277 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2489 | true fdr 0.8277 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2504 | true fdr 0.8277 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2485 | true fdr 0.8279 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2467 | true fdr 0.8282 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.2482 | true fdr 0.8282 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.2496 | true fdr 0.8282 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.2511 | true fdr 0.8282 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.2526 | true fdr 0.8282 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.2507 | true fdr 0.8284 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2522 | true fdr 0.8284 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.2504 | true fdr 0.8287 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2518 | true fdr 0.8287 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2533 | true fdr 0.8287 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2548 | true fdr 0.8287 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2529 | true fdr 0.8289 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.2544 | true fdr 0.8289 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.2558 | true fdr 0.8289 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.2540 | true fdr 0.8292 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.2555 | true fdr 0.8292 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2536 | true fdr 0.8294 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2518 | true fdr 0.8297 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.2533 | true fdr 0.8297 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.2515 | true fdr 0.8299 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.2529 | true fdr 0.8299 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.2511 | true fdr 0.8302 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.2493 | true fdr 0.8304 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.2475 | true fdr 0.8307 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.2489 | true fdr 0.8307 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.2504 | true fdr 0.8307 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.2518 | true fdr 0.8307 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2500 | true fdr 0.8309 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2482 | true fdr 0.8312 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2464 | true fdr 0.8314 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.2478 | true fdr 0.8314 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.2493 | true fdr 0.8314 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2475 | true fdr 0.8317 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2489 | true fdr 0.8317 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.2504 | true fdr 0.8317 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.2486 | true fdr 0.8319 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2500 | true fdr 0.8319 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2482 | true fdr 0.8321 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2496 | true fdr 0.8321 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.2511 | true fdr 0.8321 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.2525 | true fdr 0.8321 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.2507 | true fdr 0.8324 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.2489 | true fdr 0.8326 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.2504 | true fdr 0.8326 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.2518 | true fdr 0.8326 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.2532 | true fdr 0.8326 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.2514 | true fdr 0.8329 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.2496 | true fdr 0.8331 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.2479 | true fdr 0.8333 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.2461 | true fdr 0.8336 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.2443 | true fdr 0.8338 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.2457 | true fdr 0.8338 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.2472 | true fdr 0.8338 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.2486 | true fdr 0.8338 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2468 | true fdr 0.8340 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2450 | true fdr 0.8343 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.2433 | true fdr 0.8345 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.2447 | true fdr 0.8345 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.2461 | true fdr 0.8345 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.2444 | true fdr 0.8347 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.2458 | true fdr 0.8347 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2472 | true fdr 0.8347 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2454 | true fdr 0.8350 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2437 | true fdr 0.8352 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2419 | true fdr 0.8354 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.2433 | true fdr 0.8354 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.2416 | true fdr 0.8357 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.2430 | true fdr 0.8357 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.2412 | true fdr 0.8359 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.2395 | true fdr 0.8361 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.2409 | true fdr 0.8361 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.2392 | true fdr 0.8364 | true power 0.7312
07-10 06:43 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:43 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.2392 | true fdr 0.8364 | true power 0.7312
07-10 06:43 fdr_control  INFO     W_est is DAG
07-10 06:43 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:43 fdr_control  INFO     ==============================
07-10 06:43 __main__     INFO     knockoff: 3 | model: 0
07-10 06:43 utils        DEBUG    load W with seed 3_0 in simulated_data/v11/v40/W
07-10 06:48 fdr_control  INFO     ==============================
07-10 06:48 fdr_control  INFO     expected FDR 0.2
07-10 06:48 fdr_control  DEBUG    thresh 2.9726 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:48 fdr_control  DEBUG    thresh 2.9230 | est fdr 0.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:48 fdr_control  DEBUG    thresh 2.6300 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:48 fdr_control  DEBUG    thresh 2.4817 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0063
07-10 06:48 fdr_control  DEBUG    thresh 2.4335 | est fdr 0.5000 | true fdr 0.7500 | true power 0.0063
07-10 06:48 fdr_control  DEBUG    thresh 2.3018 | est fdr 0.4000 | true fdr 0.8000 | true power 0.0063
07-10 06:48 fdr_control  DEBUG    thresh 2.2393 | est fdr 0.3333 | true fdr 0.6667 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 2.1937 | est fdr 0.5000 | true fdr 0.6667 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 2.0428 | est fdr 0.4286 | true fdr 0.7143 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 2.0163 | est fdr 0.3750 | true fdr 0.7500 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.9946 | est fdr 0.5000 | true fdr 0.7500 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.9611 | est fdr 0.6250 | true fdr 0.7500 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.8992 | est fdr 0.5556 | true fdr 0.7778 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.8893 | est fdr 0.5000 | true fdr 0.8000 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.8871 | est fdr 0.6000 | true fdr 0.8000 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.8794 | est fdr 0.5455 | true fdr 0.8182 | true power 0.0125
07-10 06:48 fdr_control  DEBUG    thresh 1.8746 | est fdr 0.5000 | true fdr 0.7500 | true power 0.0187
07-10 06:48 fdr_control  DEBUG    thresh 1.8409 | est fdr 0.4615 | true fdr 0.6923 | true power 0.0250
07-10 06:48 fdr_control  DEBUG    thresh 1.8203 | est fdr 0.4286 | true fdr 0.7143 | true power 0.0250
07-10 06:48 fdr_control  DEBUG    thresh 1.7920 | est fdr 0.4000 | true fdr 0.7333 | true power 0.0250
07-10 06:48 fdr_control  DEBUG    thresh 1.7872 | est fdr 0.4667 | true fdr 0.7333 | true power 0.0250
07-10 06:48 fdr_control  DEBUG    thresh 1.7728 | est fdr 0.4375 | true fdr 0.6875 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.7636 | est fdr 0.5000 | true fdr 0.6875 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.7412 | est fdr 0.4706 | true fdr 0.7059 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.7406 | est fdr 0.4444 | true fdr 0.7222 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.6661 | est fdr 0.4211 | true fdr 0.7368 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.6615 | est fdr 0.4000 | true fdr 0.7500 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.6444 | est fdr 0.4500 | true fdr 0.7500 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.6051 | est fdr 0.4286 | true fdr 0.7619 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.5979 | est fdr 0.4762 | true fdr 0.7619 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.5082 | est fdr 0.4545 | true fdr 0.7727 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4995 | est fdr 0.4348 | true fdr 0.7826 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4758 | est fdr 0.4783 | true fdr 0.7826 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4717 | est fdr 0.4583 | true fdr 0.7917 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4576 | est fdr 0.5000 | true fdr 0.7917 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4466 | est fdr 0.4800 | true fdr 0.8000 | true power 0.0312
07-10 06:48 fdr_control  DEBUG    thresh 1.4389 | est fdr 0.4615 | true fdr 0.7692 | true power 0.0375
07-10 06:48 fdr_control  DEBUG    thresh 1.4286 | est fdr 0.4444 | true fdr 0.7407 | true power 0.0437
07-10 06:48 fdr_control  DEBUG    thresh 1.4191 | est fdr 0.4286 | true fdr 0.7143 | true power 0.0500
07-10 06:48 fdr_control  DEBUG    thresh 1.3989 | est fdr 0.4138 | true fdr 0.7241 | true power 0.0500
07-10 06:48 fdr_control  DEBUG    thresh 1.3435 | est fdr 0.4000 | true fdr 0.7000 | true power 0.0563
07-10 06:48 fdr_control  DEBUG    thresh 1.3398 | est fdr 0.4333 | true fdr 0.7000 | true power 0.0563
07-10 06:48 fdr_control  DEBUG    thresh 1.3339 | est fdr 0.4194 | true fdr 0.6774 | true power 0.0625
07-10 06:48 fdr_control  DEBUG    thresh 1.3245 | est fdr 0.4516 | true fdr 0.6774 | true power 0.0625
07-10 06:48 fdr_control  DEBUG    thresh 1.3166 | est fdr 0.4375 | true fdr 0.6562 | true power 0.0688
07-10 06:48 fdr_control  DEBUG    thresh 1.3090 | est fdr 0.4688 | true fdr 0.6562 | true power 0.0688
07-10 06:48 fdr_control  DEBUG    thresh 1.3081 | est fdr 0.5000 | true fdr 0.6562 | true power 0.0688
07-10 06:48 fdr_control  DEBUG    thresh 1.3066 | est fdr 0.4848 | true fdr 0.6364 | true power 0.0750
07-10 06:48 fdr_control  DEBUG    thresh 1.2856 | est fdr 0.4706 | true fdr 0.6176 | true power 0.0813
07-10 06:48 fdr_control  DEBUG    thresh 1.2814 | est fdr 0.4571 | true fdr 0.6000 | true power 0.0875
07-10 06:48 fdr_control  DEBUG    thresh 1.2807 | est fdr 0.4444 | true fdr 0.6111 | true power 0.0875
07-10 06:48 fdr_control  DEBUG    thresh 1.2803 | est fdr 0.4324 | true fdr 0.5946 | true power 0.0938
07-10 06:48 fdr_control  DEBUG    thresh 1.2784 | est fdr 0.4211 | true fdr 0.6053 | true power 0.0938
07-10 06:48 fdr_control  DEBUG    thresh 1.2771 | est fdr 0.4103 | true fdr 0.5897 | true power 0.1000
07-10 06:48 fdr_control  DEBUG    thresh 1.2765 | est fdr 0.4000 | true fdr 0.6000 | true power 0.1000
07-10 06:48 fdr_control  DEBUG    thresh 1.2707 | est fdr 0.3902 | true fdr 0.5854 | true power 0.1062
07-10 06:48 fdr_control  DEBUG    thresh 1.2622 | est fdr 0.3810 | true fdr 0.5952 | true power 0.1062
07-10 06:48 fdr_control  DEBUG    thresh 1.2474 | est fdr 0.3721 | true fdr 0.5814 | true power 0.1125
07-10 06:48 fdr_control  DEBUG    thresh 1.2459 | est fdr 0.3636 | true fdr 0.5909 | true power 0.1125
07-10 06:48 fdr_control  DEBUG    thresh 1.2391 | est fdr 0.3864 | true fdr 0.5909 | true power 0.1125
07-10 06:48 fdr_control  DEBUG    thresh 1.2361 | est fdr 0.3778 | true fdr 0.5778 | true power 0.1187
07-10 06:48 fdr_control  DEBUG    thresh 1.2321 | est fdr 0.3696 | true fdr 0.5652 | true power 0.1250
07-10 06:48 fdr_control  DEBUG    thresh 1.2288 | est fdr 0.3617 | true fdr 0.5532 | true power 0.1313
07-10 06:48 fdr_control  DEBUG    thresh 1.2241 | est fdr 0.3830 | true fdr 0.5532 | true power 0.1313
07-10 06:48 fdr_control  DEBUG    thresh 1.2176 | est fdr 0.4043 | true fdr 0.5532 | true power 0.1313
07-10 06:48 fdr_control  DEBUG    thresh 1.2121 | est fdr 0.4255 | true fdr 0.5532 | true power 0.1313
07-10 06:48 fdr_control  DEBUG    thresh 1.2105 | est fdr 0.4167 | true fdr 0.5417 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.2056 | est fdr 0.4082 | true fdr 0.5510 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1988 | est fdr 0.4000 | true fdr 0.5600 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1946 | est fdr 0.3922 | true fdr 0.5686 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1854 | est fdr 0.3846 | true fdr 0.5769 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1842 | est fdr 0.3774 | true fdr 0.5849 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1817 | est fdr 0.3704 | true fdr 0.5926 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1800 | est fdr 0.3889 | true fdr 0.5926 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1722 | est fdr 0.3818 | true fdr 0.6000 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1709 | est fdr 0.3750 | true fdr 0.6071 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1705 | est fdr 0.3929 | true fdr 0.6071 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1652 | est fdr 0.4107 | true fdr 0.6071 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1556 | est fdr 0.4035 | true fdr 0.6140 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1515 | est fdr 0.4211 | true fdr 0.6140 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1383 | est fdr 0.4386 | true fdr 0.6140 | true power 0.1375
07-10 06:48 fdr_control  DEBUG    thresh 1.1356 | est fdr 0.4310 | true fdr 0.6034 | true power 0.1437
07-10 06:48 fdr_control  DEBUG    thresh 1.1301 | est fdr 0.4483 | true fdr 0.6034 | true power 0.1437
07-10 06:48 fdr_control  DEBUG    thresh 1.1295 | est fdr 0.4407 | true fdr 0.5932 | true power 0.1500
07-10 06:48 fdr_control  DEBUG    thresh 1.1112 | est fdr 0.4333 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.1058 | est fdr 0.4500 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.1055 | est fdr 0.4667 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.1021 | est fdr 0.4833 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.1009 | est fdr 0.5000 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0923 | est fdr 0.5167 | true fdr 0.5833 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0881 | est fdr 0.5082 | true fdr 0.5902 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0873 | est fdr 0.5000 | true fdr 0.5968 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0859 | est fdr 0.4921 | true fdr 0.6032 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0651 | est fdr 0.4844 | true fdr 0.6094 | true power 0.1562
07-10 06:48 fdr_control  DEBUG    thresh 1.0432 | est fdr 0.4769 | true fdr 0.6000 | true power 0.1625
07-10 06:48 fdr_control  DEBUG    thresh 1.0420 | est fdr 0.4923 | true fdr 0.6000 | true power 0.1625
07-10 06:48 fdr_control  DEBUG    thresh 1.0410 | est fdr 0.5077 | true fdr 0.6000 | true power 0.1625
07-10 06:48 fdr_control  DEBUG    thresh 1.0379 | est fdr 0.5000 | true fdr 0.5909 | true power 0.1688
07-10 06:48 fdr_control  DEBUG    thresh 1.0378 | est fdr 0.4925 | true fdr 0.5821 | true power 0.1750
07-10 06:48 fdr_control  DEBUG    thresh 1.0374 | est fdr 0.4853 | true fdr 0.5882 | true power 0.1750
07-10 06:48 fdr_control  DEBUG    thresh 1.0315 | est fdr 0.4783 | true fdr 0.5797 | true power 0.1812
07-10 06:48 fdr_control  DEBUG    thresh 1.0314 | est fdr 0.4714 | true fdr 0.5714 | true power 0.1875
07-10 06:48 fdr_control  DEBUG    thresh 1.0296 | est fdr 0.4648 | true fdr 0.5775 | true power 0.1875
07-10 06:48 fdr_control  DEBUG    thresh 1.0270 | est fdr 0.4583 | true fdr 0.5833 | true power 0.1875
07-10 06:48 fdr_control  DEBUG    thresh 1.0267 | est fdr 0.4521 | true fdr 0.5753 | true power 0.1938
07-10 06:48 fdr_control  DEBUG    thresh 1.0219 | est fdr 0.4459 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 1.0191 | est fdr 0.4595 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 1.0175 | est fdr 0.4730 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 1.0147 | est fdr 0.4865 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 1.0107 | est fdr 0.5000 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 1.0072 | est fdr 0.5135 | true fdr 0.5676 | true power 0.2000
07-10 06:48 fdr_control  DEBUG    thresh 0.9984 | est fdr 0.5067 | true fdr 0.5600 | true power 0.2062
07-10 06:48 fdr_control  DEBUG    thresh 0.9973 | est fdr 0.5200 | true fdr 0.5600 | true power 0.2062
07-10 06:48 fdr_control  DEBUG    thresh 0.9950 | est fdr 0.5132 | true fdr 0.5526 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9898 | est fdr 0.5065 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9874 | est fdr 0.5195 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9834 | est fdr 0.5325 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9789 | est fdr 0.5455 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9773 | est fdr 0.5584 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9631 | est fdr 0.5714 | true fdr 0.5584 | true power 0.2125
07-10 06:48 fdr_control  DEBUG    thresh 0.9625 | est fdr 0.5641 | true fdr 0.5513 | true power 0.2188
07-10 06:48 fdr_control  DEBUG    thresh 0.9580 | est fdr 0.5570 | true fdr 0.5570 | true power 0.2188
07-10 06:48 fdr_control  DEBUG    thresh 0.9579 | est fdr 0.5500 | true fdr 0.5500 | true power 0.2250
07-10 06:48 fdr_control  DEBUG    thresh 0.9572 | est fdr 0.5625 | true fdr 0.5500 | true power 0.2250
07-10 06:48 fdr_control  DEBUG    thresh 0.9535 | est fdr 0.5556 | true fdr 0.5556 | true power 0.2250
07-10 06:48 fdr_control  DEBUG    thresh 0.9535 | est fdr 0.5679 | true fdr 0.5556 | true power 0.2250
07-10 06:48 fdr_control  DEBUG    thresh 0.9520 | est fdr 0.5610 | true fdr 0.5488 | true power 0.2313
07-10 06:48 fdr_control  DEBUG    thresh 0.9496 | est fdr 0.5542 | true fdr 0.5422 | true power 0.2375
07-10 06:48 fdr_control  DEBUG    thresh 0.9486 | est fdr 0.5476 | true fdr 0.5476 | true power 0.2375
07-10 06:48 fdr_control  DEBUG    thresh 0.9448 | est fdr 0.5595 | true fdr 0.5476 | true power 0.2375
07-10 06:48 fdr_control  DEBUG    thresh 0.9396 | est fdr 0.5529 | true fdr 0.5412 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9353 | est fdr 0.5647 | true fdr 0.5412 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9330 | est fdr 0.5765 | true fdr 0.5412 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9329 | est fdr 0.5698 | true fdr 0.5465 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9273 | est fdr 0.5814 | true fdr 0.5465 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9272 | est fdr 0.5930 | true fdr 0.5465 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9240 | est fdr 0.6047 | true fdr 0.5465 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9226 | est fdr 0.5977 | true fdr 0.5517 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9159 | est fdr 0.5909 | true fdr 0.5568 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9147 | est fdr 0.5843 | true fdr 0.5618 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9126 | est fdr 0.5778 | true fdr 0.5667 | true power 0.2437
07-10 06:48 fdr_control  DEBUG    thresh 0.9038 | est fdr 0.5714 | true fdr 0.5604 | true power 0.2500
07-10 06:48 fdr_control  DEBUG    thresh 0.9035 | est fdr 0.5652 | true fdr 0.5652 | true power 0.2500
07-10 06:48 fdr_control  DEBUG    thresh 0.8998 | est fdr 0.5761 | true fdr 0.5652 | true power 0.2500
07-10 06:48 fdr_control  DEBUG    thresh 0.8829 | est fdr 0.5870 | true fdr 0.5652 | true power 0.2500
07-10 06:48 fdr_control  DEBUG    thresh 0.8806 | est fdr 0.5806 | true fdr 0.5591 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8800 | est fdr 0.5745 | true fdr 0.5638 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8758 | est fdr 0.5851 | true fdr 0.5638 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8733 | est fdr 0.5789 | true fdr 0.5684 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8674 | est fdr 0.5729 | true fdr 0.5729 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8623 | est fdr 0.5670 | true fdr 0.5773 | true power 0.2562
07-10 06:48 fdr_control  DEBUG    thresh 0.8523 | est fdr 0.5612 | true fdr 0.5714 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8512 | est fdr 0.5556 | true fdr 0.5758 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8421 | est fdr 0.5657 | true fdr 0.5758 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8415 | est fdr 0.5600 | true fdr 0.5800 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8410 | est fdr 0.5545 | true fdr 0.5842 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8395 | est fdr 0.5490 | true fdr 0.5882 | true power 0.2625
07-10 06:48 fdr_control  DEBUG    thresh 0.8363 | est fdr 0.5437 | true fdr 0.5825 | true power 0.2687
07-10 06:48 fdr_control  DEBUG    thresh 0.8349 | est fdr 0.5385 | true fdr 0.5865 | true power 0.2687
07-10 06:48 fdr_control  DEBUG    thresh 0.8340 | est fdr 0.5481 | true fdr 0.5865 | true power 0.2687
07-10 06:48 fdr_control  DEBUG    thresh 0.8316 | est fdr 0.5429 | true fdr 0.5810 | true power 0.2750
07-10 06:48 fdr_control  DEBUG    thresh 0.8273 | est fdr 0.5377 | true fdr 0.5755 | true power 0.2812
07-10 06:48 fdr_control  DEBUG    thresh 0.8261 | est fdr 0.5327 | true fdr 0.5794 | true power 0.2812
07-10 06:48 fdr_control  DEBUG    thresh 0.8249 | est fdr 0.5278 | true fdr 0.5833 | true power 0.2812
07-10 06:48 fdr_control  DEBUG    thresh 0.8095 | est fdr 0.5370 | true fdr 0.5833 | true power 0.2812
07-10 06:48 fdr_control  DEBUG    thresh 0.8042 | est fdr 0.5463 | true fdr 0.5833 | true power 0.2812
07-10 06:48 fdr_control  DEBUG    thresh 0.8024 | est fdr 0.5413 | true fdr 0.5780 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7911 | est fdr 0.5364 | true fdr 0.5818 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7827 | est fdr 0.5455 | true fdr 0.5818 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7825 | est fdr 0.5545 | true fdr 0.5818 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7797 | est fdr 0.5495 | true fdr 0.5856 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7712 | est fdr 0.5446 | true fdr 0.5893 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7704 | est fdr 0.5536 | true fdr 0.5893 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7613 | est fdr 0.5487 | true fdr 0.5929 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7601 | est fdr 0.5439 | true fdr 0.5965 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7534 | est fdr 0.5391 | true fdr 0.6000 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7528 | est fdr 0.5345 | true fdr 0.6034 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7527 | est fdr 0.5431 | true fdr 0.6034 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7477 | est fdr 0.5517 | true fdr 0.6034 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7445 | est fdr 0.5603 | true fdr 0.6034 | true power 0.2875
07-10 06:48 fdr_control  DEBUG    thresh 0.7407 | est fdr 0.5556 | true fdr 0.5983 | true power 0.2938
07-10 06:48 fdr_control  DEBUG    thresh 0.7406 | est fdr 0.5508 | true fdr 0.6017 | true power 0.2938
07-10 06:48 fdr_control  DEBUG    thresh 0.7386 | est fdr 0.5462 | true fdr 0.5966 | true power 0.3000
07-10 06:48 fdr_control  DEBUG    thresh 0.7371 | est fdr 0.5417 | true fdr 0.5917 | true power 0.3063
07-10 06:48 fdr_control  DEBUG    thresh 0.7356 | est fdr 0.5500 | true fdr 0.5917 | true power 0.3063
07-10 06:48 fdr_control  DEBUG    thresh 0.7335 | est fdr 0.5455 | true fdr 0.5950 | true power 0.3063
07-10 06:48 fdr_control  DEBUG    thresh 0.7308 | est fdr 0.5410 | true fdr 0.5902 | true power 0.3125
07-10 06:48 fdr_control  DEBUG    thresh 0.7296 | est fdr 0.5492 | true fdr 0.5902 | true power 0.3125
07-10 06:48 fdr_control  DEBUG    thresh 0.7252 | est fdr 0.5447 | true fdr 0.5935 | true power 0.3125
07-10 06:48 fdr_control  DEBUG    thresh 0.7251 | est fdr 0.5403 | true fdr 0.5887 | true power 0.3187
07-10 06:48 fdr_control  DEBUG    thresh 0.7170 | est fdr 0.5360 | true fdr 0.5840 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.7095 | est fdr 0.5440 | true fdr 0.5840 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.7088 | est fdr 0.5397 | true fdr 0.5873 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.7053 | est fdr 0.5476 | true fdr 0.5873 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.7029 | est fdr 0.5556 | true fdr 0.5873 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.7016 | est fdr 0.5512 | true fdr 0.5906 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.6962 | est fdr 0.5469 | true fdr 0.5938 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.6958 | est fdr 0.5426 | true fdr 0.5969 | true power 0.3250
07-10 06:48 fdr_control  DEBUG    thresh 0.6910 | est fdr 0.5385 | true fdr 0.5923 | true power 0.3312
07-10 06:48 fdr_control  DEBUG    thresh 0.6909 | est fdr 0.5462 | true fdr 0.5923 | true power 0.3312
07-10 06:48 fdr_control  DEBUG    thresh 0.6855 | est fdr 0.5420 | true fdr 0.5878 | true power 0.3375
07-10 06:48 fdr_control  DEBUG    thresh 0.6788 | est fdr 0.5379 | true fdr 0.5909 | true power 0.3375
07-10 06:48 fdr_control  DEBUG    thresh 0.6767 | est fdr 0.5455 | true fdr 0.5909 | true power 0.3375
07-10 06:48 fdr_control  DEBUG    thresh 0.6738 | est fdr 0.5414 | true fdr 0.5865 | true power 0.3438
07-10 06:48 fdr_control  DEBUG    thresh 0.6666 | est fdr 0.5373 | true fdr 0.5896 | true power 0.3438
07-10 06:48 fdr_control  DEBUG    thresh 0.6602 | est fdr 0.5333 | true fdr 0.5852 | true power 0.3500
07-10 06:48 fdr_control  DEBUG    thresh 0.6591 | est fdr 0.5407 | true fdr 0.5852 | true power 0.3500
07-10 06:48 fdr_control  DEBUG    thresh 0.6580 | est fdr 0.5368 | true fdr 0.5809 | true power 0.3563
07-10 06:48 fdr_control  DEBUG    thresh 0.6542 | est fdr 0.5328 | true fdr 0.5766 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6508 | est fdr 0.5290 | true fdr 0.5797 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6500 | est fdr 0.5362 | true fdr 0.5797 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6496 | est fdr 0.5324 | true fdr 0.5827 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6484 | est fdr 0.5396 | true fdr 0.5827 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6459 | est fdr 0.5468 | true fdr 0.5827 | true power 0.3625
07-10 06:48 fdr_control  DEBUG    thresh 0.6453 | est fdr 0.5429 | true fdr 0.5786 | true power 0.3688
07-10 06:48 fdr_control  DEBUG    thresh 0.6451 | est fdr 0.5390 | true fdr 0.5816 | true power 0.3688
07-10 06:48 fdr_control  DEBUG    thresh 0.6448 | est fdr 0.5352 | true fdr 0.5775 | true power 0.3750
07-10 06:48 fdr_control  DEBUG    thresh 0.6415 | est fdr 0.5423 | true fdr 0.5775 | true power 0.3750
07-10 06:48 fdr_control  DEBUG    thresh 0.6410 | est fdr 0.5385 | true fdr 0.5804 | true power 0.3750
07-10 06:48 fdr_control  DEBUG    thresh 0.6410 | est fdr 0.5347 | true fdr 0.5764 | true power 0.3812
07-10 06:48 fdr_control  DEBUG    thresh 0.6343 | est fdr 0.5310 | true fdr 0.5793 | true power 0.3812
07-10 06:48 fdr_control  DEBUG    thresh 0.6203 | est fdr 0.5274 | true fdr 0.5753 | true power 0.3875
07-10 06:48 fdr_control  DEBUG    thresh 0.6189 | est fdr 0.5238 | true fdr 0.5782 | true power 0.3875
07-10 06:48 fdr_control  DEBUG    thresh 0.6143 | est fdr 0.5306 | true fdr 0.5782 | true power 0.3875
07-10 06:48 fdr_control  DEBUG    thresh 0.6094 | est fdr 0.5270 | true fdr 0.5743 | true power 0.3937
07-10 06:48 fdr_control  DEBUG    thresh 0.6071 | est fdr 0.5235 | true fdr 0.5772 | true power 0.3937
07-10 06:48 fdr_control  DEBUG    thresh 0.6015 | est fdr 0.5200 | true fdr 0.5800 | true power 0.3937
07-10 06:48 fdr_control  DEBUG    thresh 0.5943 | est fdr 0.5166 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5939 | est fdr 0.5232 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5924 | est fdr 0.5298 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5917 | est fdr 0.5364 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5892 | est fdr 0.5430 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5876 | est fdr 0.5497 | true fdr 0.5762 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5876 | est fdr 0.5461 | true fdr 0.5789 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5866 | est fdr 0.5526 | true fdr 0.5789 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5800 | est fdr 0.5592 | true fdr 0.5789 | true power 0.4000
07-10 06:48 fdr_control  DEBUG    thresh 0.5792 | est fdr 0.5556 | true fdr 0.5752 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5765 | est fdr 0.5519 | true fdr 0.5779 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5764 | est fdr 0.5484 | true fdr 0.5806 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5698 | est fdr 0.5548 | true fdr 0.5806 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5677 | est fdr 0.5513 | true fdr 0.5833 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5666 | est fdr 0.5577 | true fdr 0.5833 | true power 0.4062
07-10 06:48 fdr_control  DEBUG    thresh 0.5658 | est fdr 0.5541 | true fdr 0.5796 | true power 0.4125
07-10 06:48 fdr_control  DEBUG    thresh 0.5645 | est fdr 0.5506 | true fdr 0.5759 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5515 | est fdr 0.5472 | true fdr 0.5786 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5499 | est fdr 0.5437 | true fdr 0.5813 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5472 | est fdr 0.5500 | true fdr 0.5813 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5465 | est fdr 0.5466 | true fdr 0.5839 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5462 | est fdr 0.5432 | true fdr 0.5864 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5447 | est fdr 0.5399 | true fdr 0.5890 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5363 | est fdr 0.5366 | true fdr 0.5915 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5358 | est fdr 0.5427 | true fdr 0.5915 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5342 | est fdr 0.5394 | true fdr 0.5939 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5342 | est fdr 0.5455 | true fdr 0.5939 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5335 | est fdr 0.5422 | true fdr 0.5964 | true power 0.4188
07-10 06:48 fdr_control  DEBUG    thresh 0.5333 | est fdr 0.5389 | true fdr 0.5928 | true power 0.4250
07-10 06:48 fdr_control  DEBUG    thresh 0.5331 | est fdr 0.5449 | true fdr 0.5928 | true power 0.4250
07-10 06:48 fdr_control  DEBUG    thresh 0.5301 | est fdr 0.5417 | true fdr 0.5893 | true power 0.4313
07-10 06:48 fdr_control  DEBUG    thresh 0.5294 | est fdr 0.5385 | true fdr 0.5917 | true power 0.4313
07-10 06:48 fdr_control  DEBUG    thresh 0.5289 | est fdr 0.5444 | true fdr 0.5917 | true power 0.4313
07-10 06:48 fdr_control  DEBUG    thresh 0.5279 | est fdr 0.5412 | true fdr 0.5882 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5272 | est fdr 0.5471 | true fdr 0.5882 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5267 | est fdr 0.5439 | true fdr 0.5906 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5254 | est fdr 0.5497 | true fdr 0.5906 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5220 | est fdr 0.5465 | true fdr 0.5930 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5213 | est fdr 0.5434 | true fdr 0.5954 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5212 | est fdr 0.5402 | true fdr 0.5977 | true power 0.4375
07-10 06:48 fdr_control  DEBUG    thresh 0.5191 | est fdr 0.5371 | true fdr 0.5943 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5185 | est fdr 0.5429 | true fdr 0.5943 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5184 | est fdr 0.5398 | true fdr 0.5966 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5158 | est fdr 0.5367 | true fdr 0.5989 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5157 | est fdr 0.5337 | true fdr 0.6011 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5152 | est fdr 0.5393 | true fdr 0.6011 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5135 | est fdr 0.5363 | true fdr 0.6034 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5132 | est fdr 0.5333 | true fdr 0.6056 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5122 | est fdr 0.5304 | true fdr 0.6077 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5121 | est fdr 0.5275 | true fdr 0.6099 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5104 | est fdr 0.5330 | true fdr 0.6099 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5097 | est fdr 0.5385 | true fdr 0.6099 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5087 | est fdr 0.5355 | true fdr 0.6120 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5080 | est fdr 0.5410 | true fdr 0.6120 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5032 | est fdr 0.5464 | true fdr 0.6120 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5011 | est fdr 0.5519 | true fdr 0.6120 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.5001 | est fdr 0.5574 | true fdr 0.6120 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.4987 | est fdr 0.5543 | true fdr 0.6141 | true power 0.4437
07-10 06:48 fdr_control  DEBUG    thresh 0.4983 | est fdr 0.5514 | true fdr 0.6108 | true power 0.4500
07-10 06:48 fdr_control  DEBUG    thresh 0.4966 | est fdr 0.5568 | true fdr 0.6108 | true power 0.4500
07-10 06:48 fdr_control  DEBUG    thresh 0.4933 | est fdr 0.5538 | true fdr 0.6129 | true power 0.4500
07-10 06:48 fdr_control  DEBUG    thresh 0.4907 | est fdr 0.5508 | true fdr 0.6096 | true power 0.4562
07-10 06:48 fdr_control  DEBUG    thresh 0.4896 | est fdr 0.5561 | true fdr 0.6096 | true power 0.4562
07-10 06:48 fdr_control  DEBUG    thresh 0.4844 | est fdr 0.5532 | true fdr 0.6064 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4787 | est fdr 0.5585 | true fdr 0.6064 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4785 | est fdr 0.5556 | true fdr 0.6085 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4748 | est fdr 0.5526 | true fdr 0.6105 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4725 | est fdr 0.5579 | true fdr 0.6105 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4712 | est fdr 0.5632 | true fdr 0.6105 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4674 | est fdr 0.5684 | true fdr 0.6105 | true power 0.4625
07-10 06:48 fdr_control  DEBUG    thresh 0.4669 | est fdr 0.5654 | true fdr 0.6073 | true power 0.4688
07-10 06:48 fdr_control  DEBUG    thresh 0.4620 | est fdr 0.5707 | true fdr 0.6073 | true power 0.4688
07-10 06:48 fdr_control  DEBUG    thresh 0.4596 | est fdr 0.5677 | true fdr 0.6042 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4594 | est fdr 0.5648 | true fdr 0.6062 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4592 | est fdr 0.5619 | true fdr 0.6082 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4586 | est fdr 0.5590 | true fdr 0.6103 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4572 | est fdr 0.5561 | true fdr 0.6122 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4563 | est fdr 0.5533 | true fdr 0.6142 | true power 0.4750
07-10 06:48 fdr_control  DEBUG    thresh 0.4559 | est fdr 0.5505 | true fdr 0.6111 | true power 0.4813
07-10 06:48 fdr_control  DEBUG    thresh 0.4531 | est fdr 0.5556 | true fdr 0.6111 | true power 0.4813
07-10 06:48 fdr_control  DEBUG    thresh 0.4530 | est fdr 0.5528 | true fdr 0.6080 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4513 | est fdr 0.5578 | true fdr 0.6080 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4502 | est fdr 0.5550 | true fdr 0.6100 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4500 | est fdr 0.5600 | true fdr 0.6100 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4497 | est fdr 0.5572 | true fdr 0.6119 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4470 | est fdr 0.5622 | true fdr 0.6119 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4465 | est fdr 0.5672 | true fdr 0.6119 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4463 | est fdr 0.5644 | true fdr 0.6139 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4421 | est fdr 0.5693 | true fdr 0.6139 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4403 | est fdr 0.5665 | true fdr 0.6158 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4398 | est fdr 0.5714 | true fdr 0.6158 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4393 | est fdr 0.5686 | true fdr 0.6176 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4388 | est fdr 0.5659 | true fdr 0.6195 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4362 | est fdr 0.5631 | true fdr 0.6214 | true power 0.4875
07-10 06:48 fdr_control  DEBUG    thresh 0.4346 | est fdr 0.5604 | true fdr 0.6184 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4333 | est fdr 0.5652 | true fdr 0.6184 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4326 | est fdr 0.5625 | true fdr 0.6202 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4324 | est fdr 0.5673 | true fdr 0.6202 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4305 | est fdr 0.5721 | true fdr 0.6202 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4304 | est fdr 0.5694 | true fdr 0.6220 | true power 0.4938
07-10 06:48 fdr_control  DEBUG    thresh 0.4246 | est fdr 0.5667 | true fdr 0.6190 | true power 0.5000
07-10 06:48 fdr_control  DEBUG    thresh 0.4243 | est fdr 0.5714 | true fdr 0.6190 | true power 0.5000
07-10 06:48 fdr_control  DEBUG    thresh 0.4235 | est fdr 0.5762 | true fdr 0.6190 | true power 0.5000
07-10 06:48 fdr_control  DEBUG    thresh 0.4232 | est fdr 0.5735 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4226 | est fdr 0.5782 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4215 | est fdr 0.5829 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4188 | est fdr 0.5877 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4177 | est fdr 0.5924 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4172 | est fdr 0.5972 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4163 | est fdr 0.6019 | true fdr 0.6161 | true power 0.5062
07-10 06:48 fdr_control  DEBUG    thresh 0.4161 | est fdr 0.5991 | true fdr 0.6132 | true power 0.5125
07-10 06:48 fdr_control  DEBUG    thresh 0.4154 | est fdr 0.6038 | true fdr 0.6132 | true power 0.5125
07-10 06:48 fdr_control  DEBUG    thresh 0.4090 | est fdr 0.6085 | true fdr 0.6132 | true power 0.5125
07-10 06:48 fdr_control  DEBUG    thresh 0.4058 | est fdr 0.6056 | true fdr 0.6103 | true power 0.5188
07-10 06:48 fdr_control  DEBUG    thresh 0.4054 | est fdr 0.6103 | true fdr 0.6103 | true power 0.5188
07-10 06:48 fdr_control  DEBUG    thresh 0.4040 | est fdr 0.6075 | true fdr 0.6121 | true power 0.5188
07-10 06:48 fdr_control  DEBUG    thresh 0.3979 | est fdr 0.6047 | true fdr 0.6093 | true power 0.5250
07-10 06:48 fdr_control  DEBUG    thresh 0.3944 | est fdr 0.6093 | true fdr 0.6093 | true power 0.5250
07-10 06:48 fdr_control  DEBUG    thresh 0.3942 | est fdr 0.6140 | true fdr 0.6093 | true power 0.5250
07-10 06:48 fdr_control  DEBUG    thresh 0.3931 | est fdr 0.6111 | true fdr 0.6111 | true power 0.5250
07-10 06:48 fdr_control  DEBUG    thresh 0.3929 | est fdr 0.6083 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3921 | est fdr 0.6129 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3904 | est fdr 0.6175 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3894 | est fdr 0.6221 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3883 | est fdr 0.6267 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3863 | est fdr 0.6313 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3837 | est fdr 0.6359 | true fdr 0.6083 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3828 | est fdr 0.6330 | true fdr 0.6101 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3792 | est fdr 0.6301 | true fdr 0.6119 | true power 0.5312
07-10 06:48 fdr_control  DEBUG    thresh 0.3780 | est fdr 0.6273 | true fdr 0.6091 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3773 | est fdr 0.6244 | true fdr 0.6109 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3762 | est fdr 0.6216 | true fdr 0.6126 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3756 | est fdr 0.6188 | true fdr 0.6143 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3744 | est fdr 0.6161 | true fdr 0.6161 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3733 | est fdr 0.6205 | true fdr 0.6161 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3728 | est fdr 0.6250 | true fdr 0.6161 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3727 | est fdr 0.6222 | true fdr 0.6178 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3720 | est fdr 0.6195 | true fdr 0.6195 | true power 0.5375
07-10 06:48 fdr_control  DEBUG    thresh 0.3713 | est fdr 0.6167 | true fdr 0.6167 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3702 | est fdr 0.6211 | true fdr 0.6167 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3694 | est fdr 0.6184 | true fdr 0.6184 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3692 | est fdr 0.6157 | true fdr 0.6201 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3689 | est fdr 0.6130 | true fdr 0.6217 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3666 | est fdr 0.6174 | true fdr 0.6217 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3641 | est fdr 0.6217 | true fdr 0.6217 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3606 | est fdr 0.6190 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3597 | est fdr 0.6234 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3577 | est fdr 0.6277 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3574 | est fdr 0.6320 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3567 | est fdr 0.6364 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3497 | est fdr 0.6407 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3495 | est fdr 0.6450 | true fdr 0.6234 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3472 | est fdr 0.6422 | true fdr 0.6250 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3471 | est fdr 0.6466 | true fdr 0.6250 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3445 | est fdr 0.6509 | true fdr 0.6250 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3431 | est fdr 0.6481 | true fdr 0.6266 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3423 | est fdr 0.6453 | true fdr 0.6282 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3412 | est fdr 0.6496 | true fdr 0.6282 | true power 0.5437
07-10 06:48 fdr_control  DEBUG    thresh 0.3406 | est fdr 0.6468 | true fdr 0.6255 | true power 0.5500
07-10 06:48 fdr_control  DEBUG    thresh 0.3404 | est fdr 0.6511 | true fdr 0.6255 | true power 0.5500
07-10 06:48 fdr_control  DEBUG    thresh 0.3358 | est fdr 0.6483 | true fdr 0.6229 | true power 0.5563
07-10 06:48 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.6456 | true fdr 0.6203 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3353 | est fdr 0.6498 | true fdr 0.6203 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3332 | est fdr 0.6471 | true fdr 0.6218 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3326 | est fdr 0.6444 | true fdr 0.6234 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3322 | est fdr 0.6417 | true fdr 0.6250 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3291 | est fdr 0.6458 | true fdr 0.6250 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3291 | est fdr 0.6432 | true fdr 0.6266 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3281 | est fdr 0.6405 | true fdr 0.6281 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3277 | est fdr 0.6379 | true fdr 0.6296 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3271 | est fdr 0.6352 | true fdr 0.6311 | true power 0.5625
07-10 06:48 fdr_control  DEBUG    thresh 0.3268 | est fdr 0.6327 | true fdr 0.6286 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3267 | est fdr 0.6301 | true fdr 0.6301 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3237 | est fdr 0.6341 | true fdr 0.6301 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3220 | est fdr 0.6316 | true fdr 0.6316 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3209 | est fdr 0.6290 | true fdr 0.6331 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3202 | est fdr 0.6331 | true fdr 0.6331 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3198 | est fdr 0.6371 | true fdr 0.6331 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3196 | est fdr 0.6411 | true fdr 0.6331 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3188 | est fdr 0.6386 | true fdr 0.6345 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3185 | est fdr 0.6360 | true fdr 0.6360 | true power 0.5687
07-10 06:48 fdr_control  DEBUG    thresh 0.3178 | est fdr 0.6400 | true fdr 0.6360 | true power 0.5687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3164 | est fdr 0.6375 | true fdr 0.6375 | true power 0.5687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3161 | est fdr 0.6349 | true fdr 0.6349 | true power 0.5750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3159 | est fdr 0.6389 | true fdr 0.6349 | true power 0.5750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3150 | est fdr 0.6429 | true fdr 0.6349 | true power 0.5750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3148 | est fdr 0.6403 | true fdr 0.6324 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3127 | est fdr 0.6443 | true fdr 0.6324 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3127 | est fdr 0.6482 | true fdr 0.6324 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3119 | est fdr 0.6457 | true fdr 0.6339 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3115 | est fdr 0.6496 | true fdr 0.6339 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3113 | est fdr 0.6535 | true fdr 0.6339 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3106 | est fdr 0.6575 | true fdr 0.6339 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3105 | est fdr 0.6614 | true fdr 0.6339 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3100 | est fdr 0.6588 | true fdr 0.6353 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3085 | est fdr 0.6627 | true fdr 0.6353 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3067 | est fdr 0.6602 | true fdr 0.6367 | true power 0.5813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3062 | est fdr 0.6576 | true fdr 0.6342 | true power 0.5875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3061 | est fdr 0.6550 | true fdr 0.6357 | true power 0.5875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3060 | est fdr 0.6525 | true fdr 0.6371 | true power 0.5875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3060 | est fdr 0.6500 | true fdr 0.6346 | true power 0.5938
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3008 | est fdr 0.6475 | true fdr 0.6322 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.3003 | est fdr 0.6450 | true fdr 0.6336 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.6426 | true fdr 0.6350 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2974 | est fdr 0.6402 | true fdr 0.6364 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2965 | est fdr 0.6439 | true fdr 0.6364 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2964 | est fdr 0.6477 | true fdr 0.6364 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2960 | est fdr 0.6453 | true fdr 0.6377 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2953 | est fdr 0.6429 | true fdr 0.6391 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2944 | est fdr 0.6466 | true fdr 0.6391 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2936 | est fdr 0.6504 | true fdr 0.6391 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2923 | est fdr 0.6541 | true fdr 0.6391 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2911 | est fdr 0.6517 | true fdr 0.6404 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2886 | est fdr 0.6554 | true fdr 0.6404 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2879 | est fdr 0.6530 | true fdr 0.6418 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2872 | est fdr 0.6567 | true fdr 0.6418 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2862 | est fdr 0.6543 | true fdr 0.6431 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2855 | est fdr 0.6580 | true fdr 0.6431 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2842 | est fdr 0.6556 | true fdr 0.6444 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2836 | est fdr 0.6593 | true fdr 0.6444 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2832 | est fdr 0.6568 | true fdr 0.6458 | true power 0.6000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2827 | est fdr 0.6544 | true fdr 0.6434 | true power 0.6062
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2825 | est fdr 0.6581 | true fdr 0.6434 | true power 0.6062
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2824 | est fdr 0.6618 | true fdr 0.6434 | true power 0.6062
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2816 | est fdr 0.6593 | true fdr 0.6447 | true power 0.6062
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2808 | est fdr 0.6569 | true fdr 0.6423 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2801 | est fdr 0.6606 | true fdr 0.6423 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2800 | est fdr 0.6642 | true fdr 0.6423 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2794 | est fdr 0.6679 | true fdr 0.6423 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2793 | est fdr 0.6715 | true fdr 0.6423 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2789 | est fdr 0.6691 | true fdr 0.6436 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2772 | est fdr 0.6667 | true fdr 0.6449 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2741 | est fdr 0.6703 | true fdr 0.6449 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2737 | est fdr 0.6739 | true fdr 0.6449 | true power 0.6125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2737 | est fdr 0.6715 | true fdr 0.6426 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2721 | est fdr 0.6691 | true fdr 0.6439 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2719 | est fdr 0.6667 | true fdr 0.6452 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2717 | est fdr 0.6703 | true fdr 0.6452 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2704 | est fdr 0.6679 | true fdr 0.6464 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2697 | est fdr 0.6714 | true fdr 0.6464 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2695 | est fdr 0.6690 | true fdr 0.6477 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2679 | est fdr 0.6726 | true fdr 0.6477 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2674 | est fdr 0.6702 | true fdr 0.6489 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2665 | est fdr 0.6738 | true fdr 0.6489 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2662 | est fdr 0.6714 | true fdr 0.6502 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2657 | est fdr 0.6690 | true fdr 0.6514 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2649 | est fdr 0.6725 | true fdr 0.6514 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2632 | est fdr 0.6761 | true fdr 0.6514 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2617 | est fdr 0.6796 | true fdr 0.6514 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2571 | est fdr 0.6772 | true fdr 0.6526 | true power 0.6188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2554 | est fdr 0.6748 | true fdr 0.6503 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2532 | est fdr 0.6725 | true fdr 0.6516 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2530 | est fdr 0.6760 | true fdr 0.6516 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2521 | est fdr 0.6736 | true fdr 0.6528 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2500 | est fdr 0.6771 | true fdr 0.6528 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2500 | est fdr 0.6806 | true fdr 0.6528 | true power 0.6250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2494 | est fdr 0.6782 | true fdr 0.6505 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2490 | est fdr 0.6817 | true fdr 0.6505 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2488 | est fdr 0.6851 | true fdr 0.6505 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2472 | est fdr 0.6886 | true fdr 0.6505 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2466 | est fdr 0.6862 | true fdr 0.6517 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2454 | est fdr 0.6897 | true fdr 0.6517 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2453 | est fdr 0.6931 | true fdr 0.6517 | true power 0.6312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2442 | est fdr 0.6907 | true fdr 0.6495 | true power 0.6375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2434 | est fdr 0.6942 | true fdr 0.6495 | true power 0.6375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2423 | est fdr 0.6918 | true fdr 0.6473 | true power 0.6438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2422 | est fdr 0.6952 | true fdr 0.6473 | true power 0.6438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2419 | est fdr 0.6928 | true fdr 0.6451 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2409 | est fdr 0.6962 | true fdr 0.6451 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2401 | est fdr 0.6997 | true fdr 0.6451 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2400 | est fdr 0.7031 | true fdr 0.6451 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2398 | est fdr 0.7007 | true fdr 0.6463 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2392 | est fdr 0.7041 | true fdr 0.6463 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2391 | est fdr 0.7075 | true fdr 0.6463 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2384 | est fdr 0.7109 | true fdr 0.6463 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2376 | est fdr 0.7143 | true fdr 0.6463 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2375 | est fdr 0.7119 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2363 | est fdr 0.7153 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2328 | est fdr 0.7186 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2325 | est fdr 0.7220 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2325 | est fdr 0.7254 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2313 | est fdr 0.7288 | true fdr 0.6475 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2298 | est fdr 0.7264 | true fdr 0.6486 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2283 | est fdr 0.7239 | true fdr 0.6498 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2280 | est fdr 0.7215 | true fdr 0.6510 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2274 | est fdr 0.7191 | true fdr 0.6522 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2247 | est fdr 0.7167 | true fdr 0.6533 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2245 | est fdr 0.7200 | true fdr 0.6533 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2234 | est fdr 0.7176 | true fdr 0.6545 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2234 | est fdr 0.7152 | true fdr 0.6556 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2215 | est fdr 0.7185 | true fdr 0.6556 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2205 | est fdr 0.7162 | true fdr 0.6568 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2192 | est fdr 0.7195 | true fdr 0.6568 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2168 | est fdr 0.7228 | true fdr 0.6568 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2152 | est fdr 0.7204 | true fdr 0.6579 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2131 | est fdr 0.7180 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2120 | est fdr 0.7213 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2119 | est fdr 0.7246 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2116 | est fdr 0.7279 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2089 | est fdr 0.7311 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2080 | est fdr 0.7344 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2052 | est fdr 0.7377 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2049 | est fdr 0.7410 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2039 | est fdr 0.7443 | true fdr 0.6590 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2037 | est fdr 0.7418 | true fdr 0.6601 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2034 | est fdr 0.7451 | true fdr 0.6601 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2033 | est fdr 0.7484 | true fdr 0.6601 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2030 | est fdr 0.7516 | true fdr 0.6601 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2027 | est fdr 0.7492 | true fdr 0.6612 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2024 | est fdr 0.7524 | true fdr 0.6612 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2022 | est fdr 0.7557 | true fdr 0.6612 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2017 | est fdr 0.7590 | true fdr 0.6612 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2015 | est fdr 0.7622 | true fdr 0.6612 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2010 | est fdr 0.7597 | true fdr 0.6623 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2008 | est fdr 0.7573 | true fdr 0.6634 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.2005 | est fdr 0.7605 | true fdr 0.6634 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1997 | est fdr 0.7638 | true fdr 0.6634 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1988 | est fdr 0.7613 | true fdr 0.6645 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1972 | est fdr 0.7588 | true fdr 0.6656 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1968 | est fdr 0.7564 | true fdr 0.6667 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1967 | est fdr 0.7540 | true fdr 0.6677 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1967 | est fdr 0.7572 | true fdr 0.6677 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1955 | est fdr 0.7604 | true fdr 0.6677 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.7580 | true fdr 0.6688 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1932 | est fdr 0.7611 | true fdr 0.6688 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1930 | est fdr 0.7587 | true fdr 0.6698 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1929 | est fdr 0.7563 | true fdr 0.6709 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1917 | est fdr 0.7595 | true fdr 0.6709 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1904 | est fdr 0.7571 | true fdr 0.6719 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1891 | est fdr 0.7547 | true fdr 0.6730 | true power 0.6500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1883 | est fdr 0.7524 | true fdr 0.6708 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.7555 | true fdr 0.6708 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1874 | est fdr 0.7531 | true fdr 0.6719 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1873 | est fdr 0.7562 | true fdr 0.6719 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1871 | est fdr 0.7539 | true fdr 0.6729 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1865 | est fdr 0.7570 | true fdr 0.6729 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1865 | est fdr 0.7601 | true fdr 0.6729 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1858 | est fdr 0.7578 | true fdr 0.6739 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1857 | est fdr 0.7609 | true fdr 0.6739 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1847 | est fdr 0.7640 | true fdr 0.6739 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1838 | est fdr 0.7616 | true fdr 0.6749 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1837 | est fdr 0.7593 | true fdr 0.6759 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1824 | est fdr 0.7569 | true fdr 0.6769 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1816 | est fdr 0.7600 | true fdr 0.6769 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1804 | est fdr 0.7631 | true fdr 0.6769 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1801 | est fdr 0.7662 | true fdr 0.6769 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1791 | est fdr 0.7638 | true fdr 0.6779 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1791 | est fdr 0.7669 | true fdr 0.6779 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1781 | est fdr 0.7699 | true fdr 0.6779 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1780 | est fdr 0.7676 | true fdr 0.6789 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1769 | est fdr 0.7706 | true fdr 0.6789 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1758 | est fdr 0.7683 | true fdr 0.6799 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1756 | est fdr 0.7660 | true fdr 0.6809 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1755 | est fdr 0.7636 | true fdr 0.6818 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1747 | est fdr 0.7613 | true fdr 0.6828 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1747 | est fdr 0.7590 | true fdr 0.6837 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1743 | est fdr 0.7568 | true fdr 0.6847 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1739 | est fdr 0.7545 | true fdr 0.6856 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1739 | est fdr 0.7575 | true fdr 0.6856 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1739 | est fdr 0.7552 | true fdr 0.6866 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1737 | est fdr 0.7582 | true fdr 0.6866 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1737 | est fdr 0.7612 | true fdr 0.6866 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1728 | est fdr 0.7642 | true fdr 0.6866 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1726 | est fdr 0.7619 | true fdr 0.6875 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1720 | est fdr 0.7596 | true fdr 0.6884 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1716 | est fdr 0.7626 | true fdr 0.6884 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1702 | est fdr 0.7656 | true fdr 0.6884 | true power 0.6562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1686 | est fdr 0.7633 | true fdr 0.6864 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1684 | est fdr 0.7611 | true fdr 0.6873 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1679 | est fdr 0.7640 | true fdr 0.6873 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1666 | est fdr 0.7618 | true fdr 0.6882 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1657 | est fdr 0.7595 | true fdr 0.6891 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1652 | est fdr 0.7625 | true fdr 0.6891 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1646 | est fdr 0.7654 | true fdr 0.6891 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1646 | est fdr 0.7632 | true fdr 0.6901 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1645 | est fdr 0.7661 | true fdr 0.6901 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1644 | est fdr 0.7638 | true fdr 0.6910 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1638 | est fdr 0.7616 | true fdr 0.6919 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.7594 | true fdr 0.6928 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1633 | est fdr 0.7572 | true fdr 0.6936 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1626 | est fdr 0.7550 | true fdr 0.6945 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1621 | est fdr 0.7529 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1620 | est fdr 0.7557 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1611 | est fdr 0.7586 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1608 | est fdr 0.7615 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1608 | est fdr 0.7644 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1605 | est fdr 0.7672 | true fdr 0.6954 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1603 | est fdr 0.7650 | true fdr 0.6963 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1599 | est fdr 0.7629 | true fdr 0.6971 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1598 | est fdr 0.7607 | true fdr 0.6980 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1590 | est fdr 0.7635 | true fdr 0.6980 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1589 | est fdr 0.7614 | true fdr 0.6989 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1585 | est fdr 0.7642 | true fdr 0.6989 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1582 | est fdr 0.7670 | true fdr 0.6989 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1581 | est fdr 0.7649 | true fdr 0.6997 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1581 | est fdr 0.7677 | true fdr 0.6997 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1576 | est fdr 0.7705 | true fdr 0.6997 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1568 | est fdr 0.7684 | true fdr 0.7006 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1563 | est fdr 0.7662 | true fdr 0.7014 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1561 | est fdr 0.7640 | true fdr 0.7022 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1557 | est fdr 0.7669 | true fdr 0.7022 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.7647 | true fdr 0.7031 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1553 | est fdr 0.7626 | true fdr 0.7039 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1546 | est fdr 0.7604 | true fdr 0.7047 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1544 | est fdr 0.7632 | true fdr 0.7047 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1541 | est fdr 0.7611 | true fdr 0.7056 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1530 | est fdr 0.7639 | true fdr 0.7056 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1529 | est fdr 0.7618 | true fdr 0.7064 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1523 | est fdr 0.7597 | true fdr 0.7072 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1523 | est fdr 0.7624 | true fdr 0.7072 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1520 | est fdr 0.7652 | true fdr 0.7072 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1519 | est fdr 0.7631 | true fdr 0.7080 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1518 | est fdr 0.7658 | true fdr 0.7080 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1517 | est fdr 0.7637 | true fdr 0.7088 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1516 | est fdr 0.7665 | true fdr 0.7088 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1503 | est fdr 0.7692 | true fdr 0.7088 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1492 | est fdr 0.7671 | true fdr 0.7096 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1490 | est fdr 0.7699 | true fdr 0.7096 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1484 | est fdr 0.7678 | true fdr 0.7104 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1483 | est fdr 0.7657 | true fdr 0.7112 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1483 | est fdr 0.7636 | true fdr 0.7120 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1478 | est fdr 0.7663 | true fdr 0.7120 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1477 | est fdr 0.7642 | true fdr 0.7127 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1476 | est fdr 0.7669 | true fdr 0.7127 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1466 | est fdr 0.7649 | true fdr 0.7135 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1463 | est fdr 0.7676 | true fdr 0.7135 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1462 | est fdr 0.7703 | true fdr 0.7135 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1459 | est fdr 0.7730 | true fdr 0.7135 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1458 | est fdr 0.7757 | true fdr 0.7135 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1455 | est fdr 0.7736 | true fdr 0.7143 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1451 | est fdr 0.7715 | true fdr 0.7151 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1444 | est fdr 0.7742 | true fdr 0.7151 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1438 | est fdr 0.7769 | true fdr 0.7151 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1435 | est fdr 0.7748 | true fdr 0.7158 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1427 | est fdr 0.7727 | true fdr 0.7166 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1421 | est fdr 0.7754 | true fdr 0.7166 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1421 | est fdr 0.7733 | true fdr 0.7173 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1418 | est fdr 0.7760 | true fdr 0.7173 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1403 | est fdr 0.7787 | true fdr 0.7173 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1402 | est fdr 0.7766 | true fdr 0.7181 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1402 | est fdr 0.7793 | true fdr 0.7181 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1399 | est fdr 0.7772 | true fdr 0.7188 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1398 | est fdr 0.7751 | true fdr 0.7196 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1389 | est fdr 0.7731 | true fdr 0.7203 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1385 | est fdr 0.7757 | true fdr 0.7203 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1378 | est fdr 0.7737 | true fdr 0.7211 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1376 | est fdr 0.7763 | true fdr 0.7211 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1375 | est fdr 0.7743 | true fdr 0.7218 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1373 | est fdr 0.7769 | true fdr 0.7218 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1364 | est fdr 0.7749 | true fdr 0.7225 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1360 | est fdr 0.7728 | true fdr 0.7232 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1359 | est fdr 0.7708 | true fdr 0.7240 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1356 | est fdr 0.7688 | true fdr 0.7247 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1355 | est fdr 0.7668 | true fdr 0.7254 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1352 | est fdr 0.7694 | true fdr 0.7254 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1351 | est fdr 0.7720 | true fdr 0.7254 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1350 | est fdr 0.7700 | true fdr 0.7261 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1345 | est fdr 0.7726 | true fdr 0.7261 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1338 | est fdr 0.7706 | true fdr 0.7268 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1330 | est fdr 0.7686 | true fdr 0.7275 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1318 | est fdr 0.7712 | true fdr 0.7275 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1316 | est fdr 0.7692 | true fdr 0.7282 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1312 | est fdr 0.7673 | true fdr 0.7289 | true power 0.6625
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1303 | est fdr 0.7653 | true fdr 0.7270 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1303 | est fdr 0.7679 | true fdr 0.7270 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1302 | est fdr 0.7659 | true fdr 0.7277 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1300 | est fdr 0.7640 | true fdr 0.7284 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1299 | est fdr 0.7665 | true fdr 0.7284 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1298 | est fdr 0.7690 | true fdr 0.7284 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1293 | est fdr 0.7716 | true fdr 0.7284 | true power 0.6687
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1290 | est fdr 0.7696 | true fdr 0.7266 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1277 | est fdr 0.7677 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1271 | est fdr 0.7702 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1258 | est fdr 0.7727 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1257 | est fdr 0.7753 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1254 | est fdr 0.7778 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1240 | est fdr 0.7803 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1237 | est fdr 0.7828 | true fdr 0.7273 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1235 | est fdr 0.7809 | true fdr 0.7280 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1232 | est fdr 0.7789 | true fdr 0.7286 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1220 | est fdr 0.7814 | true fdr 0.7286 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1214 | est fdr 0.7839 | true fdr 0.7286 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1209 | est fdr 0.7820 | true fdr 0.7293 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1208 | est fdr 0.7845 | true fdr 0.7293 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1205 | est fdr 0.7825 | true fdr 0.7300 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1201 | est fdr 0.7805 | true fdr 0.7307 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1198 | est fdr 0.7786 | true fdr 0.7313 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1194 | est fdr 0.7811 | true fdr 0.7313 | true power 0.6750
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1190 | est fdr 0.7792 | true fdr 0.7295 | true power 0.6813
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1190 | est fdr 0.7772 | true fdr 0.7277 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1187 | est fdr 0.7797 | true fdr 0.7277 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1181 | est fdr 0.7822 | true fdr 0.7277 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1179 | est fdr 0.7802 | true fdr 0.7284 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1178 | est fdr 0.7783 | true fdr 0.7291 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1172 | est fdr 0.7764 | true fdr 0.7297 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1170 | est fdr 0.7789 | true fdr 0.7297 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.7813 | true fdr 0.7297 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.7838 | true fdr 0.7297 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1162 | est fdr 0.7819 | true fdr 0.7304 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.7800 | true fdr 0.7311 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1157 | est fdr 0.7824 | true fdr 0.7311 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1157 | est fdr 0.7848 | true fdr 0.7311 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1157 | est fdr 0.7873 | true fdr 0.7311 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1154 | est fdr 0.7897 | true fdr 0.7311 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1148 | est fdr 0.7878 | true fdr 0.7317 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1148 | est fdr 0.7859 | true fdr 0.7324 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1144 | est fdr 0.7883 | true fdr 0.7324 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.7864 | true fdr 0.7330 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.7888 | true fdr 0.7330 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.7869 | true fdr 0.7337 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.7893 | true fdr 0.7337 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1122 | est fdr 0.7874 | true fdr 0.7343 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1121 | est fdr 0.7855 | true fdr 0.7349 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1120 | est fdr 0.7880 | true fdr 0.7349 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1119 | est fdr 0.7861 | true fdr 0.7356 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1116 | est fdr 0.7842 | true fdr 0.7362 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1116 | est fdr 0.7823 | true fdr 0.7368 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1112 | est fdr 0.7847 | true fdr 0.7368 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1109 | est fdr 0.7828 | true fdr 0.7375 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1108 | est fdr 0.7810 | true fdr 0.7381 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1105 | est fdr 0.7833 | true fdr 0.7381 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1105 | est fdr 0.7815 | true fdr 0.7387 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1103 | est fdr 0.7838 | true fdr 0.7387 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.7862 | true fdr 0.7387 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1096 | est fdr 0.7844 | true fdr 0.7393 | true power 0.6875
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1096 | est fdr 0.7825 | true fdr 0.7376 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1090 | est fdr 0.7807 | true fdr 0.7382 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1085 | est fdr 0.7788 | true fdr 0.7388 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1083 | est fdr 0.7812 | true fdr 0.7388 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1082 | est fdr 0.7835 | true fdr 0.7388 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1081 | est fdr 0.7859 | true fdr 0.7388 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.7840 | true fdr 0.7394 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1078 | est fdr 0.7864 | true fdr 0.7394 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1075 | est fdr 0.7845 | true fdr 0.7400 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1067 | est fdr 0.7827 | true fdr 0.7407 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1067 | est fdr 0.7850 | true fdr 0.7407 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1060 | est fdr 0.7874 | true fdr 0.7407 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1059 | est fdr 0.7855 | true fdr 0.7413 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1058 | est fdr 0.7879 | true fdr 0.7413 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1056 | est fdr 0.7860 | true fdr 0.7419 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1050 | est fdr 0.7884 | true fdr 0.7419 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1050 | est fdr 0.7865 | true fdr 0.7425 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1049 | est fdr 0.7847 | true fdr 0.7431 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1048 | est fdr 0.7870 | true fdr 0.7431 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1046 | est fdr 0.7852 | true fdr 0.7436 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1043 | est fdr 0.7834 | true fdr 0.7442 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1040 | est fdr 0.7857 | true fdr 0.7442 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1039 | est fdr 0.7880 | true fdr 0.7442 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1039 | est fdr 0.7862 | true fdr 0.7448 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1035 | est fdr 0.7844 | true fdr 0.7454 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1030 | est fdr 0.7867 | true fdr 0.7454 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1027 | est fdr 0.7849 | true fdr 0.7460 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1025 | est fdr 0.7831 | true fdr 0.7466 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1025 | est fdr 0.7813 | true fdr 0.7472 | true power 0.6937
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1024 | est fdr 0.7795 | true fdr 0.7455 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1024 | est fdr 0.7818 | true fdr 0.7455 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1023 | est fdr 0.7800 | true fdr 0.7460 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1021 | est fdr 0.7823 | true fdr 0.7460 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1019 | est fdr 0.7846 | true fdr 0.7460 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1018 | est fdr 0.7868 | true fdr 0.7460 | true power 0.7000
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1018 | est fdr 0.7851 | true fdr 0.7443 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1009 | est fdr 0.7833 | true fdr 0.7449 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1009 | est fdr 0.7815 | true fdr 0.7455 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.1005 | est fdr 0.7838 | true fdr 0.7455 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0997 | est fdr 0.7820 | true fdr 0.7461 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0997 | est fdr 0.7803 | true fdr 0.7466 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0996 | est fdr 0.7825 | true fdr 0.7466 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0990 | est fdr 0.7848 | true fdr 0.7466 | true power 0.7063
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0981 | est fdr 0.7830 | true fdr 0.7450 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0981 | est fdr 0.7852 | true fdr 0.7450 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0979 | est fdr 0.7875 | true fdr 0.7450 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0974 | est fdr 0.7857 | true fdr 0.7455 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0973 | est fdr 0.7840 | true fdr 0.7461 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0973 | est fdr 0.7862 | true fdr 0.7461 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0966 | est fdr 0.7884 | true fdr 0.7461 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0963 | est fdr 0.7906 | true fdr 0.7461 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0954 | est fdr 0.7889 | true fdr 0.7467 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0954 | est fdr 0.7911 | true fdr 0.7467 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0949 | est fdr 0.7894 | true fdr 0.7472 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0945 | est fdr 0.7916 | true fdr 0.7472 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0942 | est fdr 0.7898 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0942 | est fdr 0.7920 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0942 | est fdr 0.7942 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.7965 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0938 | est fdr 0.7987 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0936 | est fdr 0.8009 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.8031 | true fdr 0.7478 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0929 | est fdr 0.8013 | true fdr 0.7483 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0929 | est fdr 0.8035 | true fdr 0.7483 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0926 | est fdr 0.8057 | true fdr 0.7483 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0926 | est fdr 0.8079 | true fdr 0.7483 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0923 | est fdr 0.8102 | true fdr 0.7483 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.8084 | true fdr 0.7489 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.8066 | true fdr 0.7495 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.8048 | true fdr 0.7500 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.8031 | true fdr 0.7505 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0919 | est fdr 0.8053 | true fdr 0.7505 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0906 | est fdr 0.8035 | true fdr 0.7511 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0905 | est fdr 0.8057 | true fdr 0.7511 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0901 | est fdr 0.8079 | true fdr 0.7511 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0897 | est fdr 0.8061 | true fdr 0.7516 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0894 | est fdr 0.8083 | true fdr 0.7516 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0889 | est fdr 0.8105 | true fdr 0.7516 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0876 | est fdr 0.8126 | true fdr 0.7516 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0875 | est fdr 0.8148 | true fdr 0.7516 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0872 | est fdr 0.8130 | true fdr 0.7522 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.8113 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.8134 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0866 | est fdr 0.8156 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0865 | est fdr 0.8178 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0861 | est fdr 0.8200 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0860 | est fdr 0.8221 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0860 | est fdr 0.8243 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0858 | est fdr 0.8265 | true fdr 0.7527 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0856 | est fdr 0.8247 | true fdr 0.7532 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0852 | est fdr 0.8229 | true fdr 0.7538 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.8251 | true fdr 0.7538 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0844 | est fdr 0.8272 | true fdr 0.7538 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0841 | est fdr 0.8254 | true fdr 0.7543 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0840 | est fdr 0.8276 | true fdr 0.7543 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0836 | est fdr 0.8297 | true fdr 0.7543 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0834 | est fdr 0.8319 | true fdr 0.7543 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0830 | est fdr 0.8301 | true fdr 0.7548 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0830 | est fdr 0.8283 | true fdr 0.7554 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0827 | est fdr 0.8266 | true fdr 0.7559 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0826 | est fdr 0.8287 | true fdr 0.7559 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0825 | est fdr 0.8269 | true fdr 0.7564 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0824 | est fdr 0.8252 | true fdr 0.7569 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0823 | est fdr 0.8273 | true fdr 0.7569 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0821 | est fdr 0.8255 | true fdr 0.7574 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0821 | est fdr 0.8238 | true fdr 0.7580 | true power 0.7125
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0814 | est fdr 0.8220 | true fdr 0.7564 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.8203 | true fdr 0.7569 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.8186 | true fdr 0.7574 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.8168 | true fdr 0.7579 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0806 | est fdr 0.8189 | true fdr 0.7579 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0801 | est fdr 0.8211 | true fdr 0.7579 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0799 | est fdr 0.8193 | true fdr 0.7584 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0791 | est fdr 0.8214 | true fdr 0.7584 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0788 | est fdr 0.8235 | true fdr 0.7584 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0785 | est fdr 0.8256 | true fdr 0.7584 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.8239 | true fdr 0.7589 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.8222 | true fdr 0.7594 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0781 | est fdr 0.8243 | true fdr 0.7594 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0776 | est fdr 0.8264 | true fdr 0.7594 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0775 | est fdr 0.8246 | true fdr 0.7599 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0771 | est fdr 0.8267 | true fdr 0.7599 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.8250 | true fdr 0.7604 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0767 | est fdr 0.8233 | true fdr 0.7609 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0764 | est fdr 0.8254 | true fdr 0.7609 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0762 | est fdr 0.8274 | true fdr 0.7609 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0761 | est fdr 0.8295 | true fdr 0.7609 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0759 | est fdr 0.8278 | true fdr 0.7614 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0757 | est fdr 0.8299 | true fdr 0.7614 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0756 | est fdr 0.8282 | true fdr 0.7619 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.8302 | true fdr 0.7619 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0752 | est fdr 0.8285 | true fdr 0.7624 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0752 | est fdr 0.8268 | true fdr 0.7629 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0750 | est fdr 0.8289 | true fdr 0.7629 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0750 | est fdr 0.8309 | true fdr 0.7629 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0749 | est fdr 0.8330 | true fdr 0.7629 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0745 | est fdr 0.8351 | true fdr 0.7629 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0738 | est fdr 0.8333 | true fdr 0.7634 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0734 | est fdr 0.8316 | true fdr 0.7639 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0732 | est fdr 0.8337 | true fdr 0.7639 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0731 | est fdr 0.8357 | true fdr 0.7639 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0729 | est fdr 0.8340 | true fdr 0.7643 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0726 | est fdr 0.8323 | true fdr 0.7648 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0726 | est fdr 0.8344 | true fdr 0.7648 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0726 | est fdr 0.8327 | true fdr 0.7653 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0725 | est fdr 0.8347 | true fdr 0.7653 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0721 | est fdr 0.8330 | true fdr 0.7658 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.8313 | true fdr 0.7663 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0716 | est fdr 0.8296 | true fdr 0.7667 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.8279 | true fdr 0.7672 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0713 | est fdr 0.8300 | true fdr 0.7672 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0711 | est fdr 0.8320 | true fdr 0.7672 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0709 | est fdr 0.8340 | true fdr 0.7672 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0703 | est fdr 0.8360 | true fdr 0.7672 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0701 | est fdr 0.8343 | true fdr 0.7677 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0700 | est fdr 0.8364 | true fdr 0.7677 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0698 | est fdr 0.8384 | true fdr 0.7677 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0697 | est fdr 0.8404 | true fdr 0.7677 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0697 | est fdr 0.8387 | true fdr 0.7681 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0697 | est fdr 0.8370 | true fdr 0.7686 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0696 | est fdr 0.8353 | true fdr 0.7691 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0695 | est fdr 0.8373 | true fdr 0.7691 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0692 | est fdr 0.8394 | true fdr 0.7691 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0689 | est fdr 0.8414 | true fdr 0.7691 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0686 | est fdr 0.8397 | true fdr 0.7695 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0683 | est fdr 0.8417 | true fdr 0.7695 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0674 | est fdr 0.8437 | true fdr 0.7695 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0671 | est fdr 0.8420 | true fdr 0.7700 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0669 | est fdr 0.8440 | true fdr 0.7700 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0661 | est fdr 0.8423 | true fdr 0.7705 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0659 | est fdr 0.8443 | true fdr 0.7705 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0658 | est fdr 0.8426 | true fdr 0.7709 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0655 | est fdr 0.8446 | true fdr 0.7709 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0655 | est fdr 0.8466 | true fdr 0.7709 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0652 | est fdr 0.8449 | true fdr 0.7714 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0644 | est fdr 0.8433 | true fdr 0.7718 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0643 | est fdr 0.8416 | true fdr 0.7723 | true power 0.7188
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8399 | true fdr 0.7708 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0640 | est fdr 0.8419 | true fdr 0.7708 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.8402 | true fdr 0.7712 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.8386 | true fdr 0.7717 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0636 | est fdr 0.8369 | true fdr 0.7721 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0635 | est fdr 0.8389 | true fdr 0.7721 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0629 | est fdr 0.8409 | true fdr 0.7721 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.8428 | true fdr 0.7721 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0611 | est fdr 0.8412 | true fdr 0.7725 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0604 | est fdr 0.8395 | true fdr 0.7730 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0601 | est fdr 0.8379 | true fdr 0.7734 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0600 | est fdr 0.8363 | true fdr 0.7739 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0599 | est fdr 0.8346 | true fdr 0.7743 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0595 | est fdr 0.8366 | true fdr 0.7743 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0595 | est fdr 0.8350 | true fdr 0.7748 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0592 | est fdr 0.8369 | true fdr 0.7748 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0591 | est fdr 0.8353 | true fdr 0.7752 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.8372 | true fdr 0.7752 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0588 | est fdr 0.8356 | true fdr 0.7756 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0580 | est fdr 0.8375 | true fdr 0.7756 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0576 | est fdr 0.8359 | true fdr 0.7761 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0575 | est fdr 0.8378 | true fdr 0.7761 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.8398 | true fdr 0.7761 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.8382 | true fdr 0.7765 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.8365 | true fdr 0.7769 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0568 | est fdr 0.8385 | true fdr 0.7769 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.8404 | true fdr 0.7769 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.8423 | true fdr 0.7769 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.8407 | true fdr 0.7774 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.8391 | true fdr 0.7778 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.8410 | true fdr 0.7778 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0562 | est fdr 0.8394 | true fdr 0.7782 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0561 | est fdr 0.8378 | true fdr 0.7786 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0559 | est fdr 0.8397 | true fdr 0.7786 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.8381 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.8400 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.8419 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0553 | est fdr 0.8438 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0551 | est fdr 0.8457 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0551 | est fdr 0.8476 | true fdr 0.7790 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.8460 | true fdr 0.7795 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0547 | est fdr 0.8479 | true fdr 0.7795 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0546 | est fdr 0.8463 | true fdr 0.7799 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0544 | est fdr 0.8482 | true fdr 0.7799 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0539 | est fdr 0.8466 | true fdr 0.7803 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.8485 | true fdr 0.7803 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0533 | est fdr 0.8504 | true fdr 0.7803 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0530 | est fdr 0.8488 | true fdr 0.7807 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0526 | est fdr 0.8507 | true fdr 0.7807 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0524 | est fdr 0.8526 | true fdr 0.7807 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0511 | est fdr 0.8544 | true fdr 0.7807 | true power 0.7250
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0511 | est fdr 0.8528 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0510 | est fdr 0.8547 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.8566 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.8585 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0506 | est fdr 0.8604 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0505 | est fdr 0.8623 | true fdr 0.7792 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0505 | est fdr 0.8606 | true fdr 0.7797 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0505 | est fdr 0.8625 | true fdr 0.7797 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0504 | est fdr 0.8644 | true fdr 0.7797 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0503 | est fdr 0.8628 | true fdr 0.7801 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0503 | est fdr 0.8647 | true fdr 0.7801 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0502 | est fdr 0.8665 | true fdr 0.7801 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0500 | est fdr 0.8684 | true fdr 0.7801 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0499 | est fdr 0.8668 | true fdr 0.7805 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0499 | est fdr 0.8687 | true fdr 0.7805 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.8670 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0496 | est fdr 0.8689 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.8708 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.8727 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.8745 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.8764 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0491 | est fdr 0.8783 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0490 | est fdr 0.8801 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0484 | est fdr 0.8820 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8839 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0476 | est fdr 0.8858 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.8876 | true fdr 0.7809 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.8860 | true fdr 0.7813 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0470 | est fdr 0.8843 | true fdr 0.7817 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0469 | est fdr 0.8862 | true fdr 0.7817 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.8845 | true fdr 0.7821 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.8829 | true fdr 0.7825 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.8813 | true fdr 0.7829 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0466 | est fdr 0.8831 | true fdr 0.7829 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.8850 | true fdr 0.7829 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0464 | est fdr 0.8833 | true fdr 0.7833 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0463 | est fdr 0.8817 | true fdr 0.7837 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0463 | est fdr 0.8801 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0462 | est fdr 0.8819 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0462 | est fdr 0.8838 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0460 | est fdr 0.8856 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.8875 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.8893 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.8911 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0454 | est fdr 0.8930 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8948 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0451 | est fdr 0.8967 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0449 | est fdr 0.8985 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.9004 | true fdr 0.7841 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.8987 | true fdr 0.7845 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8971 | true fdr 0.7849 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8989 | true fdr 0.7849 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.8972 | true fdr 0.7853 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.8991 | true fdr 0.7853 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.9009 | true fdr 0.7853 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0445 | est fdr 0.9028 | true fdr 0.7853 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.9046 | true fdr 0.7853 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0441 | est fdr 0.9029 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0438 | est fdr 0.9048 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.9066 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.9084 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0435 | est fdr 0.9103 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0434 | est fdr 0.9121 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0434 | est fdr 0.9139 | true fdr 0.7857 | true power 0.7312
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0432 | est fdr 0.9122 | true fdr 0.7843 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0431 | est fdr 0.9106 | true fdr 0.7847 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.9124 | true fdr 0.7847 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.9142 | true fdr 0.7847 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0428 | est fdr 0.9126 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0427 | est fdr 0.9144 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0427 | est fdr 0.9162 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0427 | est fdr 0.9180 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.9199 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0424 | est fdr 0.9217 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.9235 | true fdr 0.7851 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0421 | est fdr 0.9218 | true fdr 0.7855 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0419 | est fdr 0.9201 | true fdr 0.7858 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0419 | est fdr 0.9185 | true fdr 0.7862 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0418 | est fdr 0.9203 | true fdr 0.7862 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0418 | est fdr 0.9221 | true fdr 0.7862 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.9239 | true fdr 0.7862 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0415 | est fdr 0.9222 | true fdr 0.7866 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0414 | est fdr 0.9206 | true fdr 0.7870 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.9189 | true fdr 0.7874 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.9207 | true fdr 0.7874 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.9191 | true fdr 0.7878 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.9209 | true fdr 0.7878 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0411 | est fdr 0.9192 | true fdr 0.7882 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0410 | est fdr 0.9176 | true fdr 0.7885 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0409 | est fdr 0.9194 | true fdr 0.7885 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0407 | est fdr 0.9211 | true fdr 0.7885 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0406 | est fdr 0.9229 | true fdr 0.7885 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0405 | est fdr 0.9247 | true fdr 0.7885 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0404 | est fdr 0.9231 | true fdr 0.7889 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0404 | est fdr 0.9214 | true fdr 0.7893 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0403 | est fdr 0.9232 | true fdr 0.7893 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0397 | est fdr 0.9250 | true fdr 0.7893 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0396 | est fdr 0.9268 | true fdr 0.7893 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.9251 | true fdr 0.7897 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0393 | est fdr 0.9269 | true fdr 0.7897 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0392 | est fdr 0.9253 | true fdr 0.7900 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0392 | est fdr 0.9270 | true fdr 0.7900 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.9288 | true fdr 0.7900 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0389 | est fdr 0.9272 | true fdr 0.7904 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0385 | est fdr 0.9255 | true fdr 0.7908 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0384 | est fdr 0.9273 | true fdr 0.7908 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0383 | est fdr 0.9257 | true fdr 0.7912 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0383 | est fdr 0.9274 | true fdr 0.7912 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.9292 | true fdr 0.7912 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.9276 | true fdr 0.7915 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0381 | est fdr 0.9293 | true fdr 0.7915 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.9311 | true fdr 0.7915 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.9329 | true fdr 0.7915 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.9312 | true fdr 0.7919 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.9330 | true fdr 0.7919 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.9313 | true fdr 0.7923 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0377 | est fdr 0.9297 | true fdr 0.7926 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.9315 | true fdr 0.7926 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0374 | est fdr 0.9298 | true fdr 0.7930 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0374 | est fdr 0.9282 | true fdr 0.7933 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.9266 | true fdr 0.7937 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.9283 | true fdr 0.7937 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.9301 | true fdr 0.7937 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.9284 | true fdr 0.7941 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.9268 | true fdr 0.7944 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.9252 | true fdr 0.7948 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0368 | est fdr 0.9270 | true fdr 0.7948 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0365 | est fdr 0.9253 | true fdr 0.7951 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0363 | est fdr 0.9271 | true fdr 0.7951 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0363 | est fdr 0.9255 | true fdr 0.7955 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0362 | est fdr 0.9239 | true fdr 0.7958 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0362 | est fdr 0.9223 | true fdr 0.7962 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0360 | est fdr 0.9240 | true fdr 0.7962 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0357 | est fdr 0.9224 | true fdr 0.7966 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0356 | est fdr 0.9208 | true fdr 0.7969 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0351 | est fdr 0.9225 | true fdr 0.7969 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.9243 | true fdr 0.7969 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.9260 | true fdr 0.7969 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9277 | true fdr 0.7969 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9261 | true fdr 0.7973 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0344 | est fdr 0.9245 | true fdr 0.7976 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0344 | est fdr 0.9229 | true fdr 0.7979 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0343 | est fdr 0.9247 | true fdr 0.7979 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0343 | est fdr 0.9231 | true fdr 0.7983 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.9248 | true fdr 0.7983 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.9265 | true fdr 0.7983 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0341 | est fdr 0.9282 | true fdr 0.7983 | true power 0.7375
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0340 | est fdr 0.9266 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0340 | est fdr 0.9283 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.9300 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.9317 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.9334 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0337 | est fdr 0.9352 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.9369 | true fdr 0.7969 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0335 | est fdr 0.9353 | true fdr 0.7973 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0334 | est fdr 0.9370 | true fdr 0.7973 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.9354 | true fdr 0.7976 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0331 | est fdr 0.9338 | true fdr 0.7980 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0328 | est fdr 0.9322 | true fdr 0.7983 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0327 | est fdr 0.9306 | true fdr 0.7986 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0327 | est fdr 0.9323 | true fdr 0.7986 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0326 | est fdr 0.9340 | true fdr 0.7986 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0323 | est fdr 0.9324 | true fdr 0.7990 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9341 | true fdr 0.7990 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.9325 | true fdr 0.7993 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9342 | true fdr 0.7993 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0316 | est fdr 0.9327 | true fdr 0.7997 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0316 | est fdr 0.9343 | true fdr 0.7997 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0313 | est fdr 0.9360 | true fdr 0.7997 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0312 | est fdr 0.9377 | true fdr 0.7997 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9394 | true fdr 0.7997 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0310 | est fdr 0.9378 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0310 | est fdr 0.9395 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0309 | est fdr 0.9412 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0308 | est fdr 0.9429 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0307 | est fdr 0.9445 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9462 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9479 | true fdr 0.8000 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9463 | true fdr 0.8003 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9447 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.9464 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.9481 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.9497 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.9514 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.9531 | true fdr 0.8007 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0303 | est fdr 0.9515 | true fdr 0.8010 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9499 | true fdr 0.8013 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9516 | true fdr 0.8013 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9533 | true fdr 0.8013 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0294 | est fdr 0.9549 | true fdr 0.8013 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0294 | est fdr 0.9566 | true fdr 0.8013 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.9550 | true fdr 0.8017 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0292 | est fdr 0.9534 | true fdr 0.8020 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0292 | est fdr 0.9551 | true fdr 0.8020 | true power 0.7438
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0292 | est fdr 0.9535 | true fdr 0.8007 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0292 | est fdr 0.9551 | true fdr 0.8007 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0291 | est fdr 0.9536 | true fdr 0.8010 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.9552 | true fdr 0.8010 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.9536 | true fdr 0.8013 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.9553 | true fdr 0.8013 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0284 | est fdr 0.9570 | true fdr 0.8013 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0283 | est fdr 0.9586 | true fdr 0.8013 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0274 | est fdr 0.9603 | true fdr 0.8013 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.9587 | true fdr 0.8017 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.9603 | true fdr 0.8017 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.9587 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0271 | est fdr 0.9604 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0269 | est fdr 0.9620 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0267 | est fdr 0.9637 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.9653 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.9670 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.9686 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.9703 | true fdr 0.8020 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.9687 | true fdr 0.8023 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.9703 | true fdr 0.8023 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.9688 | true fdr 0.8026 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.9672 | true fdr 0.8030 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9688 | true fdr 0.8030 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9672 | true fdr 0.8033 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9689 | true fdr 0.8033 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.9673 | true fdr 0.8036 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.9689 | true fdr 0.8036 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.9705 | true fdr 0.8036 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0257 | est fdr 0.9722 | true fdr 0.8036 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.9706 | true fdr 0.8039 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0253 | est fdr 0.9690 | true fdr 0.8042 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0252 | est fdr 0.9674 | true fdr 0.8046 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9659 | true fdr 0.8049 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9643 | true fdr 0.8052 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0248 | est fdr 0.9659 | true fdr 0.8052 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0246 | est fdr 0.9643 | true fdr 0.8055 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0246 | est fdr 0.9660 | true fdr 0.8055 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.9644 | true fdr 0.8058 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.9660 | true fdr 0.8058 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.9676 | true fdr 0.8058 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9693 | true fdr 0.8058 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9709 | true fdr 0.8058 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0241 | est fdr 0.9693 | true fdr 0.8061 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.9709 | true fdr 0.8061 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0237 | est fdr 0.9694 | true fdr 0.8065 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0237 | est fdr 0.9678 | true fdr 0.8068 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0236 | est fdr 0.9694 | true fdr 0.8068 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0236 | est fdr 0.9710 | true fdr 0.8068 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9695 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9711 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.9727 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.9743 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.9759 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.9775 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.9791 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.9807 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0228 | est fdr 0.9823 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.9839 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.9855 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.9871 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.9887 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.9904 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.9920 | true fdr 0.8071 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.9904 | true fdr 0.8074 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.9920 | true fdr 0.8074 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.9904 | true fdr 0.8077 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.9920 | true fdr 0.8077 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9936 | true fdr 0.8077 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9920 | true fdr 0.8080 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9904 | true fdr 0.8083 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.9920 | true fdr 0.8083 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.9936 | true fdr 0.8083 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.9952 | true fdr 0.8083 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.9968 | true fdr 0.8083 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.9952 | true fdr 0.8086 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0214 | est fdr 0.9936 | true fdr 0.8089 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.9952 | true fdr 0.8089 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.9936 | true fdr 0.8092 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.9952 | true fdr 0.8092 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0212 | est fdr 0.9968 | true fdr 0.8092 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0209 | est fdr 0.9984 | true fdr 0.8092 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.0000 | true fdr 0.8092 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.9984 | true fdr 0.8095 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0208 | est fdr 1.0000 | true fdr 0.8095 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.9984 | true fdr 0.8098 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.9968 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.9984 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.0000 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.0016 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.0032 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.0047 | true fdr 0.8101 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0199 | est fdr 1.0032 | true fdr 0.8104 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0199 | est fdr 1.0047 | true fdr 0.8104 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.0032 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.0047 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.0063 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.0079 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.0095 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0195 | est fdr 1.0110 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.0126 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.0142 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.0158 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.0174 | true fdr 0.8107 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.0157 | true fdr 0.8110 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.0173 | true fdr 0.8110 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0157 | true fdr 0.8113 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0173 | true fdr 0.8113 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0189 | true fdr 0.8113 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0204 | true fdr 0.8113 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0188 | true fdr 0.8116 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.0172 | true fdr 0.8119 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0190 | est fdr 1.0156 | true fdr 0.8122 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.0172 | true fdr 0.8122 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.0156 | true fdr 0.8125 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0172 | true fdr 0.8125 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0188 | true fdr 0.8125 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.0203 | true fdr 0.8125 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.0219 | true fdr 0.8125 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.0203 | true fdr 0.8128 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.0218 | true fdr 0.8128 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.0234 | true fdr 0.8128 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.0250 | true fdr 0.8128 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.0265 | true fdr 0.8128 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.0249 | true fdr 0.8131 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.0233 | true fdr 0.8134 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.0249 | true fdr 0.8134 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.0233 | true fdr 0.8137 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.0217 | true fdr 0.8140 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0175 | est fdr 1.0233 | true fdr 0.8140 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.0217 | true fdr 0.8142 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.0232 | true fdr 0.8142 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0172 | est fdr 1.0216 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.0232 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.0247 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.0263 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.0278 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.0294 | true fdr 0.8145 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.0278 | true fdr 0.8148 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.0293 | true fdr 0.8148 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.0277 | true fdr 0.8151 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.0293 | true fdr 0.8151 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.0308 | true fdr 0.8151 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0157 | est fdr 1.0324 | true fdr 0.8151 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.0308 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.0323 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.0338 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.0354 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.0369 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.0385 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.0400 | true fdr 0.8154 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0151 | est fdr 1.0384 | true fdr 0.8157 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.0368 | true fdr 0.8160 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.0352 | true fdr 0.8162 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.0336 | true fdr 0.8165 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0143 | est fdr 1.0352 | true fdr 0.8165 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.0367 | true fdr 0.8165 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.0382 | true fdr 0.8165 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.0366 | true fdr 0.8168 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0382 | true fdr 0.8168 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0397 | true fdr 0.8168 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0412 | true fdr 0.8168 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0427 | true fdr 0.8168 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0412 | true fdr 0.8171 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0396 | true fdr 0.8174 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.0411 | true fdr 0.8174 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.0395 | true fdr 0.8176 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.0410 | true fdr 0.8176 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.0395 | true fdr 0.8179 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.0410 | true fdr 0.8179 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.0425 | true fdr 0.8179 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.0409 | true fdr 0.8182 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.0393 | true fdr 0.8185 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.0378 | true fdr 0.8187 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.0362 | true fdr 0.8190 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.0346 | true fdr 0.8193 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.0331 | true fdr 0.8195 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.0315 | true fdr 0.8198 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.0330 | true fdr 0.8198 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.0345 | true fdr 0.8198 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.0330 | true fdr 0.8201 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.0345 | true fdr 0.8201 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0360 | true fdr 0.8201 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0375 | true fdr 0.8201 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0390 | true fdr 0.8201 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0374 | true fdr 0.8204 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0129 | est fdr 1.0389 | true fdr 0.8204 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.0404 | true fdr 0.8204 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.0419 | true fdr 0.8204 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.0434 | true fdr 0.8204 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.0419 | true fdr 0.8206 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.0433 | true fdr 0.8206 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0124 | est fdr 1.0448 | true fdr 0.8206 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.0463 | true fdr 0.8206 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0122 | est fdr 1.0448 | true fdr 0.8209 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0432 | true fdr 0.8212 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0447 | true fdr 0.8212 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.0432 | true fdr 0.8214 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.0446 | true fdr 0.8214 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0431 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0446 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0461 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.0475 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0490 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0505 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0520 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.0535 | true fdr 0.8217 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0113 | est fdr 1.0519 | true fdr 0.8220 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0113 | est fdr 1.0504 | true fdr 0.8222 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0112 | est fdr 1.0488 | true fdr 0.8225 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0112 | est fdr 1.0473 | true fdr 0.8227 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.0457 | true fdr 0.8230 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.0442 | true fdr 0.8233 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0426 | true fdr 0.8235 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0441 | true fdr 0.8235 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.0426 | true fdr 0.8238 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.0411 | true fdr 0.8240 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.0395 | true fdr 0.8243 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.0410 | true fdr 0.8243 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.0395 | true fdr 0.8246 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.0409 | true fdr 0.8246 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.0394 | true fdr 0.8248 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.0409 | true fdr 0.8248 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.0423 | true fdr 0.8248 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.0438 | true fdr 0.8248 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.0423 | true fdr 0.8251 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.0437 | true fdr 0.8251 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.0452 | true fdr 0.8251 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.0437 | true fdr 0.8253 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.0451 | true fdr 0.8253 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.0466 | true fdr 0.8253 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.0451 | true fdr 0.8256 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.0435 | true fdr 0.8258 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.0450 | true fdr 0.8258 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.0464 | true fdr 0.8258 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.0479 | true fdr 0.8258 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.0493 | true fdr 0.8258 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.0478 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.0493 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.0507 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.0522 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.0536 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.0551 | true fdr 0.8261 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.0535 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.0550 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.0564 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.0579 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.0593 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.0608 | true fdr 0.8263 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.0592 | true fdr 0.8266 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.0577 | true fdr 0.8268 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.0562 | true fdr 0.8271 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.0547 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.0561 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.0576 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.0590 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.0604 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.0619 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.0633 | true fdr 0.8273 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.0618 | true fdr 0.8276 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.0632 | true fdr 0.8276 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.0647 | true fdr 0.8276 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.0661 | true fdr 0.8276 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0646 | true fdr 0.8278 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.0660 | true fdr 0.8278 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.0674 | true fdr 0.8278 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.0689 | true fdr 0.8278 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.0703 | true fdr 0.8278 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.0688 | true fdr 0.8281 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.0672 | true fdr 0.8283 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.0657 | true fdr 0.8286 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.0642 | true fdr 0.8288 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.0627 | true fdr 0.8291 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.0641 | true fdr 0.8291 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.0655 | true fdr 0.8291 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.0640 | true fdr 0.8293 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.0654 | true fdr 0.8293 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.0669 | true fdr 0.8293 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.0683 | true fdr 0.8293 | true power 0.7500
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0668 | true fdr 0.8281 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0682 | true fdr 0.8281 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0696 | true fdr 0.8281 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0710 | true fdr 0.8281 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.0724 | true fdr 0.8281 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.0709 | true fdr 0.8284 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.0694 | true fdr 0.8286 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.0708 | true fdr 0.8286 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.0722 | true fdr 0.8286 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0737 | true fdr 0.8286 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0721 | true fdr 0.8289 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0706 | true fdr 0.8291 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0691 | true fdr 0.8293 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0705 | true fdr 0.8293 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0690 | true fdr 0.8296 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0704 | true fdr 0.8296 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0689 | true fdr 0.8298 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0674 | true fdr 0.8301 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0659 | true fdr 0.8303 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0644 | true fdr 0.8305 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0658 | true fdr 0.8305 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0643 | true fdr 0.8308 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0657 | true fdr 0.8308 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.0642 | true fdr 0.8310 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.0656 | true fdr 0.8310 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.0642 | true fdr 0.8312 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0627 | true fdr 0.8315 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0641 | true fdr 0.8315 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0626 | true fdr 0.8317 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0611 | true fdr 0.8319 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.0596 | true fdr 0.8322 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.0582 | true fdr 0.8324 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.0567 | true fdr 0.8326 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.0552 | true fdr 0.8329 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.0538 | true fdr 0.8331 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.0552 | true fdr 0.8331 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.0566 | true fdr 0.8331 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.0579 | true fdr 0.8331 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.0565 | true fdr 0.8333 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.0550 | true fdr 0.8336 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0564 | true fdr 0.8336 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0549 | true fdr 0.8338 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0535 | true fdr 0.8340 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.0549 | true fdr 0.8340 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.0562 | true fdr 0.8340 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0548 | true fdr 0.8342 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0562 | true fdr 0.8342 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0547 | true fdr 0.8345 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0561 | true fdr 0.8345 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.0575 | true fdr 0.8345 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.0560 | true fdr 0.8347 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0546 | true fdr 0.8349 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0531 | true fdr 0.8351 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0517 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0531 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.0544 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.0558 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.0571 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.0585 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.0599 | true fdr 0.8354 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.0584 | true fdr 0.8356 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.0598 | true fdr 0.8356 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.0583 | true fdr 0.8358 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.0569 | true fdr 0.8360 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.0555 | true fdr 0.8363 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.0568 | true fdr 0.8363 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.0554 | true fdr 0.8365 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.0568 | true fdr 0.8365 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.0553 | true fdr 0.8367 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.0567 | true fdr 0.8367 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.0580 | true fdr 0.8367 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.0594 | true fdr 0.8367 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.0580 | true fdr 0.8369 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.0593 | true fdr 0.8369 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.0579 | true fdr 0.8371 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.0592 | true fdr 0.8371 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.0606 | true fdr 0.8371 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.0619 | true fdr 0.8371 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.0605 | true fdr 0.8374 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.0591 | true fdr 0.8376 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0604 | true fdr 0.8376 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0590 | true fdr 0.8378 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0603 | true fdr 0.8378 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0617 | true fdr 0.8378 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0630 | true fdr 0.8378 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0643 | true fdr 0.8378 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.0629 | true fdr 0.8380 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.0615 | true fdr 0.8382 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.0628 | true fdr 0.8382 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.0614 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.0628 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.0641 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.0654 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.0668 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0681 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0694 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0708 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0721 | true fdr 0.8385 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0707 | true fdr 0.8387 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0692 | true fdr 0.8389 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.0706 | true fdr 0.8389 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.0691 | true fdr 0.8391 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.0705 | true fdr 0.8391 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.0691 | true fdr 0.8393 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.0704 | true fdr 0.8393 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.0717 | true fdr 0.8393 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.0703 | true fdr 0.8395 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.0716 | true fdr 0.8395 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0702 | true fdr 0.8397 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0715 | true fdr 0.8397 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0701 | true fdr 0.8399 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0687 | true fdr 0.8402 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0673 | true fdr 0.8404 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.0659 | true fdr 0.8406 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.0645 | true fdr 0.8408 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.0658 | true fdr 0.8408 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.0644 | true fdr 0.8410 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.0630 | true fdr 0.8412 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.0643 | true fdr 0.8412 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.0656 | true fdr 0.8412 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.0669 | true fdr 0.8412 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.0655 | true fdr 0.8414 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.0668 | true fdr 0.8414 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.0654 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.0668 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.0681 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.0694 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.0707 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.0720 | true fdr 0.8416 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0706 | true fdr 0.8418 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0719 | true fdr 0.8418 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0732 | true fdr 0.8418 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0718 | true fdr 0.8420 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.0704 | true fdr 0.8422 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.0717 | true fdr 0.8422 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.0703 | true fdr 0.8424 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0716 | true fdr 0.8424 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0702 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0715 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0728 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0741 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0754 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0767 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0780 | true fdr 0.8427 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0766 | true fdr 0.8429 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0752 | true fdr 0.8431 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0765 | true fdr 0.8431 | true power 0.7562
07-10 06:48 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:48 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0765 | true fdr 0.8431 | true power 0.7562
07-10 06:48 fdr_control  INFO     W_est is DAG
07-10 06:48 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:48 fdr_control  INFO     ==============================
07-10 06:48 __main__     INFO     knockoff: 4 | model: 0
07-10 06:48 utils        DEBUG    load W with seed 4_0 in simulated_data/v11/v40/W
07-10 06:52 fdr_control  INFO     ==============================
07-10 06:52 fdr_control  INFO     expected FDR 0.2
07-10 06:52 fdr_control  DEBUG    thresh 3.8450 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 3.5393 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 3.2254 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 3.0908 | est fdr 0.6667 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 3.0198 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 2.9193 | est fdr 1.3333 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 2.6655 | est fdr 1.6667 | true fdr 1.0000 | true power 0.0000
07-10 06:52 fdr_control  DEBUG    thresh 2.4085 | est fdr 1.2500 | true fdr 0.7500 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 2.2391 | est fdr 1.0000 | true fdr 0.8000 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 2.1123 | est fdr 0.8333 | true fdr 0.8333 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 2.0769 | est fdr 1.0000 | true fdr 0.8333 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 2.0631 | est fdr 1.1667 | true fdr 0.8333 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9869 | est fdr 1.0000 | true fdr 0.8571 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9567 | est fdr 1.1429 | true fdr 0.8571 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9552 | est fdr 1.0000 | true fdr 0.8750 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9300 | est fdr 1.1250 | true fdr 0.8750 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9096 | est fdr 1.0000 | true fdr 0.8889 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.9043 | est fdr 1.1111 | true fdr 0.8889 | true power 0.0063
07-10 06:52 fdr_control  DEBUG    thresh 1.8974 | est fdr 1.0000 | true fdr 0.8000 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.7775 | est fdr 0.9091 | true fdr 0.8182 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.7748 | est fdr 1.0000 | true fdr 0.8182 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.7010 | est fdr 0.9167 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.6251 | est fdr 1.0000 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.6183 | est fdr 1.0833 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.6122 | est fdr 1.1667 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.6056 | est fdr 1.2500 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.6002 | est fdr 1.3333 | true fdr 0.8333 | true power 0.0125
07-10 06:52 fdr_control  DEBUG    thresh 1.5844 | est fdr 1.2308 | true fdr 0.7692 | true power 0.0187
07-10 06:52 fdr_control  DEBUG    thresh 1.5514 | est fdr 1.1429 | true fdr 0.7857 | true power 0.0187
07-10 06:52 fdr_control  DEBUG    thresh 1.5408 | est fdr 1.0667 | true fdr 0.8000 | true power 0.0187
07-10 06:52 fdr_control  DEBUG    thresh 1.5386 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0250
07-10 06:52 fdr_control  DEBUG    thresh 1.5234 | est fdr 0.9412 | true fdr 0.7647 | true power 0.0250
07-10 06:52 fdr_control  DEBUG    thresh 1.5155 | est fdr 0.8889 | true fdr 0.7778 | true power 0.0250
07-10 06:52 fdr_control  DEBUG    thresh 1.4911 | est fdr 0.9444 | true fdr 0.7778 | true power 0.0250
07-10 06:52 fdr_control  DEBUG    thresh 1.4822 | est fdr 1.0000 | true fdr 0.7778 | true power 0.0250
07-10 06:52 fdr_control  DEBUG    thresh 1.4669 | est fdr 0.9474 | true fdr 0.7368 | true power 0.0312
07-10 06:52 fdr_control  DEBUG    thresh 1.4641 | est fdr 1.0000 | true fdr 0.7368 | true power 0.0312
07-10 06:52 fdr_control  DEBUG    thresh 1.4464 | est fdr 0.9500 | true fdr 0.7500 | true power 0.0312
07-10 06:52 fdr_control  DEBUG    thresh 1.4405 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0312
07-10 06:52 fdr_control  DEBUG    thresh 1.4260 | est fdr 0.9524 | true fdr 0.7143 | true power 0.0375
07-10 06:52 fdr_control  DEBUG    thresh 1.4247 | est fdr 0.9091 | true fdr 0.7273 | true power 0.0375
07-10 06:52 fdr_control  DEBUG    thresh 1.4220 | est fdr 0.8696 | true fdr 0.7391 | true power 0.0375
07-10 06:52 fdr_control  DEBUG    thresh 1.4136 | est fdr 0.8333 | true fdr 0.7500 | true power 0.0375
07-10 06:52 fdr_control  DEBUG    thresh 1.3997 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0375
07-10 06:52 fdr_control  DEBUG    thresh 1.3812 | est fdr 0.8400 | true fdr 0.7200 | true power 0.0437
07-10 06:52 fdr_control  DEBUG    thresh 1.3770 | est fdr 0.8077 | true fdr 0.7308 | true power 0.0437
07-10 06:52 fdr_control  DEBUG    thresh 1.3754 | est fdr 0.8462 | true fdr 0.7308 | true power 0.0437
07-10 06:52 fdr_control  DEBUG    thresh 1.3712 | est fdr 0.8148 | true fdr 0.7407 | true power 0.0437
07-10 06:52 fdr_control  DEBUG    thresh 1.3394 | est fdr 0.7857 | true fdr 0.7500 | true power 0.0437
07-10 06:52 fdr_control  DEBUG    thresh 1.3331 | est fdr 0.7586 | true fdr 0.7241 | true power 0.0500
07-10 06:52 fdr_control  DEBUG    thresh 1.3295 | est fdr 0.7931 | true fdr 0.7241 | true power 0.0500
07-10 06:52 fdr_control  DEBUG    thresh 1.3155 | est fdr 0.7667 | true fdr 0.7000 | true power 0.0563
07-10 06:52 fdr_control  DEBUG    thresh 1.3155 | est fdr 0.7419 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.3082 | est fdr 0.7742 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.3065 | est fdr 0.8065 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.3053 | est fdr 0.8387 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.3052 | est fdr 0.8710 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.3004 | est fdr 0.9032 | true fdr 0.6774 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2914 | est fdr 0.8750 | true fdr 0.6875 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2735 | est fdr 0.8485 | true fdr 0.6970 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2711 | est fdr 0.8788 | true fdr 0.6970 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2579 | est fdr 0.8529 | true fdr 0.7059 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2575 | est fdr 0.8824 | true fdr 0.7059 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2569 | est fdr 0.8571 | true fdr 0.7143 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2547 | est fdr 0.8333 | true fdr 0.7222 | true power 0.0625
07-10 06:52 fdr_control  DEBUG    thresh 1.2469 | est fdr 0.8108 | true fdr 0.7027 | true power 0.0688
07-10 06:52 fdr_control  DEBUG    thresh 1.2398 | est fdr 0.7895 | true fdr 0.6842 | true power 0.0750
07-10 06:52 fdr_control  DEBUG    thresh 1.2336 | est fdr 0.7692 | true fdr 0.6667 | true power 0.0813
07-10 06:52 fdr_control  DEBUG    thresh 1.2322 | est fdr 0.7949 | true fdr 0.6667 | true power 0.0813
07-10 06:52 fdr_control  DEBUG    thresh 1.2289 | est fdr 0.8205 | true fdr 0.6667 | true power 0.0813
07-10 06:52 fdr_control  DEBUG    thresh 1.2222 | est fdr 0.8000 | true fdr 0.6500 | true power 0.0875
07-10 06:52 fdr_control  DEBUG    thresh 1.2200 | est fdr 0.7805 | true fdr 0.6341 | true power 0.0938
07-10 06:52 fdr_control  DEBUG    thresh 1.2197 | est fdr 0.7619 | true fdr 0.6429 | true power 0.0938
07-10 06:52 fdr_control  DEBUG    thresh 1.2172 | est fdr 0.7442 | true fdr 0.6279 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.2106 | est fdr 0.7273 | true fdr 0.6364 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.2089 | est fdr 0.7500 | true fdr 0.6364 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.2044 | est fdr 0.7333 | true fdr 0.6444 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1838 | est fdr 0.7174 | true fdr 0.6522 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1586 | est fdr 0.7391 | true fdr 0.6522 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1557 | est fdr 0.7234 | true fdr 0.6596 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1552 | est fdr 0.7083 | true fdr 0.6667 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1518 | est fdr 0.7292 | true fdr 0.6667 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1503 | est fdr 0.7143 | true fdr 0.6735 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1436 | est fdr 0.7347 | true fdr 0.6735 | true power 0.1000
07-10 06:52 fdr_control  DEBUG    thresh 1.1381 | est fdr 0.7200 | true fdr 0.6600 | true power 0.1062
07-10 06:52 fdr_control  DEBUG    thresh 1.1152 | est fdr 0.7059 | true fdr 0.6667 | true power 0.1062
07-10 06:52 fdr_control  DEBUG    thresh 1.1092 | est fdr 0.6923 | true fdr 0.6538 | true power 0.1125
07-10 06:52 fdr_control  DEBUG    thresh 1.1070 | est fdr 0.7115 | true fdr 0.6538 | true power 0.1125
07-10 06:52 fdr_control  DEBUG    thresh 1.1032 | est fdr 0.6981 | true fdr 0.6415 | true power 0.1187
07-10 06:52 fdr_control  DEBUG    thresh 1.0968 | est fdr 0.6852 | true fdr 0.6296 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0950 | est fdr 0.6727 | true fdr 0.6364 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0860 | est fdr 0.6607 | true fdr 0.6429 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0735 | est fdr 0.6786 | true fdr 0.6429 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0681 | est fdr 0.6667 | true fdr 0.6491 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0633 | est fdr 0.6552 | true fdr 0.6552 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0613 | est fdr 0.6441 | true fdr 0.6610 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0606 | est fdr 0.6333 | true fdr 0.6667 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0588 | est fdr 0.6230 | true fdr 0.6721 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0558 | est fdr 0.6129 | true fdr 0.6774 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0428 | est fdr 0.6290 | true fdr 0.6774 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0357 | est fdr 0.6190 | true fdr 0.6825 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0352 | est fdr 0.6094 | true fdr 0.6875 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0275 | est fdr 0.6250 | true fdr 0.6875 | true power 0.1250
07-10 06:52 fdr_control  DEBUG    thresh 1.0267 | est fdr 0.6154 | true fdr 0.6769 | true power 0.1313
07-10 06:52 fdr_control  DEBUG    thresh 1.0244 | est fdr 0.6061 | true fdr 0.6667 | true power 0.1375
07-10 06:52 fdr_control  DEBUG    thresh 1.0215 | est fdr 0.5970 | true fdr 0.6567 | true power 0.1437
07-10 06:52 fdr_control  DEBUG    thresh 1.0209 | est fdr 0.5882 | true fdr 0.6618 | true power 0.1437
07-10 06:52 fdr_control  DEBUG    thresh 1.0205 | est fdr 0.6029 | true fdr 0.6618 | true power 0.1437
07-10 06:52 fdr_control  DEBUG    thresh 1.0202 | est fdr 0.5942 | true fdr 0.6522 | true power 0.1500
07-10 06:52 fdr_control  DEBUG    thresh 1.0193 | est fdr 0.5857 | true fdr 0.6571 | true power 0.1500
07-10 06:52 fdr_control  DEBUG    thresh 1.0169 | est fdr 0.5775 | true fdr 0.6479 | true power 0.1562
07-10 06:52 fdr_control  DEBUG    thresh 1.0093 | est fdr 0.5915 | true fdr 0.6479 | true power 0.1562
07-10 06:52 fdr_control  DEBUG    thresh 1.0044 | est fdr 0.6056 | true fdr 0.6479 | true power 0.1562
07-10 06:52 fdr_control  DEBUG    thresh 1.0037 | est fdr 0.6197 | true fdr 0.6479 | true power 0.1562
07-10 06:52 fdr_control  DEBUG    thresh 1.0031 | est fdr 0.6111 | true fdr 0.6389 | true power 0.1625
07-10 06:52 fdr_control  DEBUG    thresh 1.0007 | est fdr 0.6027 | true fdr 0.6438 | true power 0.1625
07-10 06:52 fdr_control  DEBUG    thresh 0.9942 | est fdr 0.6164 | true fdr 0.6438 | true power 0.1625
07-10 06:52 fdr_control  DEBUG    thresh 0.9938 | est fdr 0.6081 | true fdr 0.6351 | true power 0.1688
07-10 06:52 fdr_control  DEBUG    thresh 0.9845 | est fdr 0.6000 | true fdr 0.6400 | true power 0.1688
07-10 06:52 fdr_control  DEBUG    thresh 0.9808 | est fdr 0.5921 | true fdr 0.6316 | true power 0.1750
07-10 06:52 fdr_control  DEBUG    thresh 0.9759 | est fdr 0.5844 | true fdr 0.6234 | true power 0.1812
07-10 06:52 fdr_control  DEBUG    thresh 0.9720 | est fdr 0.5769 | true fdr 0.6282 | true power 0.1812
07-10 06:52 fdr_control  DEBUG    thresh 0.9660 | est fdr 0.5696 | true fdr 0.6329 | true power 0.1812
07-10 06:52 fdr_control  DEBUG    thresh 0.9600 | est fdr 0.5625 | true fdr 0.6375 | true power 0.1812
07-10 06:52 fdr_control  DEBUG    thresh 0.9594 | est fdr 0.5556 | true fdr 0.6296 | true power 0.1875
07-10 06:52 fdr_control  DEBUG    thresh 0.9554 | est fdr 0.5679 | true fdr 0.6296 | true power 0.1875
07-10 06:52 fdr_control  DEBUG    thresh 0.9535 | est fdr 0.5610 | true fdr 0.6220 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9526 | est fdr 0.5732 | true fdr 0.6220 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9515 | est fdr 0.5663 | true fdr 0.6265 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9474 | est fdr 0.5595 | true fdr 0.6310 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9474 | est fdr 0.5714 | true fdr 0.6310 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9305 | est fdr 0.5647 | true fdr 0.6353 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9268 | est fdr 0.5765 | true fdr 0.6353 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9220 | est fdr 0.5698 | true fdr 0.6395 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9193 | est fdr 0.5814 | true fdr 0.6395 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9192 | est fdr 0.5747 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9183 | est fdr 0.5862 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.9161 | est fdr 0.5977 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.8962 | est fdr 0.6092 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.8946 | est fdr 0.6207 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.8921 | est fdr 0.6322 | true fdr 0.6437 | true power 0.1938
07-10 06:52 fdr_control  DEBUG    thresh 0.8890 | est fdr 0.6250 | true fdr 0.6364 | true power 0.2000
07-10 06:52 fdr_control  DEBUG    thresh 0.8862 | est fdr 0.6364 | true fdr 0.6364 | true power 0.2000
07-10 06:52 fdr_control  DEBUG    thresh 0.8834 | est fdr 0.6292 | true fdr 0.6404 | true power 0.2000
07-10 06:52 fdr_control  DEBUG    thresh 0.8823 | est fdr 0.6222 | true fdr 0.6333 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8822 | est fdr 0.6154 | true fdr 0.6374 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8790 | est fdr 0.6087 | true fdr 0.6413 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8767 | est fdr 0.6022 | true fdr 0.6452 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8766 | est fdr 0.5957 | true fdr 0.6489 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8742 | est fdr 0.6064 | true fdr 0.6489 | true power 0.2062
07-10 06:52 fdr_control  DEBUG    thresh 0.8737 | est fdr 0.6000 | true fdr 0.6421 | true power 0.2125
07-10 06:52 fdr_control  DEBUG    thresh 0.8732 | est fdr 0.5938 | true fdr 0.6354 | true power 0.2188
07-10 06:52 fdr_control  DEBUG    thresh 0.8695 | est fdr 0.5876 | true fdr 0.6392 | true power 0.2188
07-10 06:52 fdr_control  DEBUG    thresh 0.8666 | est fdr 0.5816 | true fdr 0.6327 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8641 | est fdr 0.5758 | true fdr 0.6364 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8639 | est fdr 0.5859 | true fdr 0.6364 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8597 | est fdr 0.5960 | true fdr 0.6364 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8560 | est fdr 0.6061 | true fdr 0.6364 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8529 | est fdr 0.6000 | true fdr 0.6400 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8505 | est fdr 0.6100 | true fdr 0.6400 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8465 | est fdr 0.6040 | true fdr 0.6436 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8410 | est fdr 0.6139 | true fdr 0.6436 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8379 | est fdr 0.6238 | true fdr 0.6436 | true power 0.2250
07-10 06:52 fdr_control  DEBUG    thresh 0.8357 | est fdr 0.6176 | true fdr 0.6373 | true power 0.2313
07-10 06:52 fdr_control  DEBUG    thresh 0.8246 | est fdr 0.6117 | true fdr 0.6311 | true power 0.2375
07-10 06:52 fdr_control  DEBUG    thresh 0.8245 | est fdr 0.6058 | true fdr 0.6346 | true power 0.2375
07-10 06:52 fdr_control  DEBUG    thresh 0.8241 | est fdr 0.6000 | true fdr 0.6286 | true power 0.2437
07-10 06:52 fdr_control  DEBUG    thresh 0.8220 | est fdr 0.5943 | true fdr 0.6321 | true power 0.2437
07-10 06:52 fdr_control  DEBUG    thresh 0.8219 | est fdr 0.5888 | true fdr 0.6355 | true power 0.2437
07-10 06:52 fdr_control  DEBUG    thresh 0.8181 | est fdr 0.5981 | true fdr 0.6355 | true power 0.2437
07-10 06:52 fdr_control  DEBUG    thresh 0.8157 | est fdr 0.6075 | true fdr 0.6355 | true power 0.2437
07-10 06:52 fdr_control  DEBUG    thresh 0.8134 | est fdr 0.6019 | true fdr 0.6296 | true power 0.2500
07-10 06:52 fdr_control  DEBUG    thresh 0.8109 | est fdr 0.6111 | true fdr 0.6296 | true power 0.2500
07-10 06:52 fdr_control  DEBUG    thresh 0.7965 | est fdr 0.6204 | true fdr 0.6296 | true power 0.2500
07-10 06:52 fdr_control  DEBUG    thresh 0.7893 | est fdr 0.6147 | true fdr 0.6330 | true power 0.2500
07-10 06:52 fdr_control  DEBUG    thresh 0.7884 | est fdr 0.6091 | true fdr 0.6364 | true power 0.2500
07-10 06:52 fdr_control  DEBUG    thresh 0.7870 | est fdr 0.6036 | true fdr 0.6306 | true power 0.2562
07-10 06:52 fdr_control  DEBUG    thresh 0.7837 | est fdr 0.5982 | true fdr 0.6339 | true power 0.2562
07-10 06:52 fdr_control  DEBUG    thresh 0.7807 | est fdr 0.5929 | true fdr 0.6372 | true power 0.2562
07-10 06:52 fdr_control  DEBUG    thresh 0.7749 | est fdr 0.5877 | true fdr 0.6316 | true power 0.2625
07-10 06:52 fdr_control  DEBUG    thresh 0.7733 | est fdr 0.5826 | true fdr 0.6261 | true power 0.2687
07-10 06:52 fdr_control  DEBUG    thresh 0.7596 | est fdr 0.5776 | true fdr 0.6293 | true power 0.2687
07-10 06:52 fdr_control  DEBUG    thresh 0.7579 | est fdr 0.5726 | true fdr 0.6239 | true power 0.2750
07-10 06:52 fdr_control  DEBUG    thresh 0.7574 | est fdr 0.5812 | true fdr 0.6239 | true power 0.2750
07-10 06:52 fdr_control  DEBUG    thresh 0.7489 | est fdr 0.5763 | true fdr 0.6186 | true power 0.2812
07-10 06:52 fdr_control  DEBUG    thresh 0.7484 | est fdr 0.5714 | true fdr 0.6218 | true power 0.2812
07-10 06:52 fdr_control  DEBUG    thresh 0.7481 | est fdr 0.5798 | true fdr 0.6218 | true power 0.2812
07-10 06:52 fdr_control  DEBUG    thresh 0.7441 | est fdr 0.5750 | true fdr 0.6167 | true power 0.2875
07-10 06:52 fdr_control  DEBUG    thresh 0.7430 | est fdr 0.5702 | true fdr 0.6198 | true power 0.2875
07-10 06:52 fdr_control  DEBUG    thresh 0.7400 | est fdr 0.5656 | true fdr 0.6230 | true power 0.2875
07-10 06:52 fdr_control  DEBUG    thresh 0.7351 | est fdr 0.5610 | true fdr 0.6179 | true power 0.2938
07-10 06:52 fdr_control  DEBUG    thresh 0.7333 | est fdr 0.5691 | true fdr 0.6179 | true power 0.2938
07-10 06:52 fdr_control  DEBUG    thresh 0.7329 | est fdr 0.5645 | true fdr 0.6210 | true power 0.2938
07-10 06:52 fdr_control  DEBUG    thresh 0.7326 | est fdr 0.5726 | true fdr 0.6210 | true power 0.2938
07-10 06:52 fdr_control  DEBUG    thresh 0.7224 | est fdr 0.5680 | true fdr 0.6160 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7213 | est fdr 0.5635 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7196 | est fdr 0.5714 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7167 | est fdr 0.5794 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7164 | est fdr 0.5873 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7111 | est fdr 0.5952 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.7017 | est fdr 0.6032 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.6986 | est fdr 0.6111 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.6982 | est fdr 0.6190 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.6959 | est fdr 0.6270 | true fdr 0.6190 | true power 0.3000
07-10 06:52 fdr_control  DEBUG    thresh 0.6956 | est fdr 0.6220 | true fdr 0.6142 | true power 0.3063
07-10 06:52 fdr_control  DEBUG    thresh 0.6940 | est fdr 0.6172 | true fdr 0.6094 | true power 0.3125
07-10 06:52 fdr_control  DEBUG    thresh 0.6927 | est fdr 0.6250 | true fdr 0.6094 | true power 0.3125
07-10 06:52 fdr_control  DEBUG    thresh 0.6924 | est fdr 0.6202 | true fdr 0.6124 | true power 0.3125
07-10 06:52 fdr_control  DEBUG    thresh 0.6911 | est fdr 0.6154 | true fdr 0.6154 | true power 0.3125
07-10 06:52 fdr_control  DEBUG    thresh 0.6879 | est fdr 0.6107 | true fdr 0.6107 | true power 0.3187
07-10 06:52 fdr_control  DEBUG    thresh 0.6868 | est fdr 0.6061 | true fdr 0.6061 | true power 0.3250
07-10 06:52 fdr_control  DEBUG    thresh 0.6863 | est fdr 0.6136 | true fdr 0.6061 | true power 0.3250
07-10 06:52 fdr_control  DEBUG    thresh 0.6853 | est fdr 0.6090 | true fdr 0.6015 | true power 0.3312
07-10 06:52 fdr_control  DEBUG    thresh 0.6842 | est fdr 0.6045 | true fdr 0.6045 | true power 0.3312
07-10 06:52 fdr_control  DEBUG    thresh 0.6827 | est fdr 0.6000 | true fdr 0.6000 | true power 0.3375
07-10 06:52 fdr_control  DEBUG    thresh 0.6809 | est fdr 0.5956 | true fdr 0.5956 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6807 | est fdr 0.6029 | true fdr 0.5956 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6760 | est fdr 0.5985 | true fdr 0.5985 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6750 | est fdr 0.5942 | true fdr 0.6014 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6686 | est fdr 0.5899 | true fdr 0.6043 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6666 | est fdr 0.5971 | true fdr 0.6043 | true power 0.3438
07-10 06:52 fdr_control  DEBUG    thresh 0.6607 | est fdr 0.5929 | true fdr 0.6000 | true power 0.3500
07-10 06:52 fdr_control  DEBUG    thresh 0.6607 | est fdr 0.6000 | true fdr 0.6000 | true power 0.3500
07-10 06:52 fdr_control  DEBUG    thresh 0.6590 | est fdr 0.6071 | true fdr 0.6000 | true power 0.3500
07-10 06:52 fdr_control  DEBUG    thresh 0.6587 | est fdr 0.6028 | true fdr 0.6028 | true power 0.3500
07-10 06:52 fdr_control  DEBUG    thresh 0.6558 | est fdr 0.5986 | true fdr 0.5986 | true power 0.3563
07-10 06:52 fdr_control  DEBUG    thresh 0.6548 | est fdr 0.5944 | true fdr 0.6014 | true power 0.3563
07-10 06:52 fdr_control  DEBUG    thresh 0.6540 | est fdr 0.5903 | true fdr 0.6042 | true power 0.3563
07-10 06:52 fdr_control  DEBUG    thresh 0.6477 | est fdr 0.5862 | true fdr 0.6069 | true power 0.3563
07-10 06:52 fdr_control  DEBUG    thresh 0.6425 | est fdr 0.5822 | true fdr 0.6027 | true power 0.3625
07-10 06:52 fdr_control  DEBUG    thresh 0.6397 | est fdr 0.5890 | true fdr 0.6027 | true power 0.3625
07-10 06:52 fdr_control  DEBUG    thresh 0.6277 | est fdr 0.5850 | true fdr 0.5986 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6257 | est fdr 0.5811 | true fdr 0.6014 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6238 | est fdr 0.5878 | true fdr 0.6014 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6236 | est fdr 0.5839 | true fdr 0.6040 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6220 | est fdr 0.5800 | true fdr 0.6067 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6200 | est fdr 0.5867 | true fdr 0.6067 | true power 0.3688
07-10 06:52 fdr_control  DEBUG    thresh 0.6177 | est fdr 0.5828 | true fdr 0.6026 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6174 | est fdr 0.5894 | true fdr 0.6026 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6168 | est fdr 0.5960 | true fdr 0.6026 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6155 | est fdr 0.5921 | true fdr 0.6053 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6148 | est fdr 0.5882 | true fdr 0.6078 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6146 | est fdr 0.5844 | true fdr 0.6104 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6140 | est fdr 0.5909 | true fdr 0.6104 | true power 0.3750
07-10 06:52 fdr_control  DEBUG    thresh 0.6128 | est fdr 0.5871 | true fdr 0.6065 | true power 0.3812
07-10 06:52 fdr_control  DEBUG    thresh 0.6125 | est fdr 0.5833 | true fdr 0.6026 | true power 0.3875
07-10 06:52 fdr_control  DEBUG    thresh 0.6113 | est fdr 0.5796 | true fdr 0.5987 | true power 0.3937
07-10 06:52 fdr_control  DEBUG    thresh 0.6112 | est fdr 0.5759 | true fdr 0.6013 | true power 0.3937
07-10 06:52 fdr_control  DEBUG    thresh 0.6082 | est fdr 0.5723 | true fdr 0.6038 | true power 0.3937
07-10 06:52 fdr_control  DEBUG    thresh 0.6077 | est fdr 0.5687 | true fdr 0.6062 | true power 0.3937
07-10 06:52 fdr_control  DEBUG    thresh 0.6070 | est fdr 0.5750 | true fdr 0.6062 | true power 0.3937
07-10 06:52 fdr_control  DEBUG    thresh 0.6063 | est fdr 0.5714 | true fdr 0.6025 | true power 0.4000
07-10 06:52 fdr_control  DEBUG    thresh 0.6024 | est fdr 0.5776 | true fdr 0.6025 | true power 0.4000
07-10 06:52 fdr_control  DEBUG    thresh 0.6014 | est fdr 0.5741 | true fdr 0.6049 | true power 0.4000
07-10 06:52 fdr_control  DEBUG    thresh 0.5977 | est fdr 0.5706 | true fdr 0.6074 | true power 0.4000
07-10 06:52 fdr_control  DEBUG    thresh 0.5932 | est fdr 0.5671 | true fdr 0.6037 | true power 0.4062
07-10 06:52 fdr_control  DEBUG    thresh 0.5921 | est fdr 0.5636 | true fdr 0.6000 | true power 0.4125
07-10 06:52 fdr_control  DEBUG    thresh 0.5921 | est fdr 0.5602 | true fdr 0.5964 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5835 | est fdr 0.5663 | true fdr 0.5964 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5826 | est fdr 0.5723 | true fdr 0.5964 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5821 | est fdr 0.5783 | true fdr 0.5964 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5814 | est fdr 0.5843 | true fdr 0.5964 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5789 | est fdr 0.5808 | true fdr 0.5988 | true power 0.4188
07-10 06:52 fdr_control  DEBUG    thresh 0.5789 | est fdr 0.5774 | true fdr 0.5952 | true power 0.4250
07-10 06:52 fdr_control  DEBUG    thresh 0.5787 | est fdr 0.5833 | true fdr 0.5952 | true power 0.4250
07-10 06:52 fdr_control  DEBUG    thresh 0.5731 | est fdr 0.5799 | true fdr 0.5976 | true power 0.4250
07-10 06:52 fdr_control  DEBUG    thresh 0.5711 | est fdr 0.5858 | true fdr 0.5976 | true power 0.4250
07-10 06:52 fdr_control  DEBUG    thresh 0.5685 | est fdr 0.5824 | true fdr 0.5941 | true power 0.4313
07-10 06:52 fdr_control  DEBUG    thresh 0.5658 | est fdr 0.5789 | true fdr 0.5965 | true power 0.4313
07-10 06:52 fdr_control  DEBUG    thresh 0.5654 | est fdr 0.5848 | true fdr 0.5965 | true power 0.4313
07-10 06:52 fdr_control  DEBUG    thresh 0.5625 | est fdr 0.5814 | true fdr 0.5988 | true power 0.4313
07-10 06:52 fdr_control  DEBUG    thresh 0.5592 | est fdr 0.5780 | true fdr 0.5954 | true power 0.4375
07-10 06:52 fdr_control  DEBUG    thresh 0.5581 | est fdr 0.5747 | true fdr 0.5977 | true power 0.4375
07-10 06:52 fdr_control  DEBUG    thresh 0.5575 | est fdr 0.5714 | true fdr 0.5943 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5542 | est fdr 0.5682 | true fdr 0.5966 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5537 | est fdr 0.5650 | true fdr 0.5989 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5536 | est fdr 0.5706 | true fdr 0.5989 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5527 | est fdr 0.5674 | true fdr 0.6011 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5502 | est fdr 0.5642 | true fdr 0.6034 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5490 | est fdr 0.5611 | true fdr 0.6056 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5484 | est fdr 0.5580 | true fdr 0.6077 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5477 | est fdr 0.5549 | true fdr 0.6099 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5468 | est fdr 0.5519 | true fdr 0.6120 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5464 | est fdr 0.5489 | true fdr 0.6141 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5457 | est fdr 0.5543 | true fdr 0.6141 | true power 0.4437
07-10 06:52 fdr_control  DEBUG    thresh 0.5445 | est fdr 0.5514 | true fdr 0.6108 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5439 | est fdr 0.5484 | true fdr 0.6129 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5421 | est fdr 0.5455 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5413 | est fdr 0.5508 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5376 | est fdr 0.5561 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5366 | est fdr 0.5615 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5344 | est fdr 0.5668 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5341 | est fdr 0.5722 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5336 | est fdr 0.5775 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5308 | est fdr 0.5829 | true fdr 0.6150 | true power 0.4500
07-10 06:52 fdr_control  DEBUG    thresh 0.5306 | est fdr 0.5798 | true fdr 0.6117 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5270 | est fdr 0.5767 | true fdr 0.6138 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5238 | est fdr 0.5737 | true fdr 0.6158 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5213 | est fdr 0.5789 | true fdr 0.6158 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5178 | est fdr 0.5759 | true fdr 0.6178 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5160 | est fdr 0.5729 | true fdr 0.6198 | true power 0.4562
07-10 06:52 fdr_control  DEBUG    thresh 0.5145 | est fdr 0.5699 | true fdr 0.6166 | true power 0.4625
07-10 06:52 fdr_control  DEBUG    thresh 0.5118 | est fdr 0.5670 | true fdr 0.6186 | true power 0.4625
07-10 06:52 fdr_control  DEBUG    thresh 0.5117 | est fdr 0.5722 | true fdr 0.6186 | true power 0.4625
07-10 06:52 fdr_control  DEBUG    thresh 0.5043 | est fdr 0.5692 | true fdr 0.6154 | true power 0.4688
07-10 06:52 fdr_control  DEBUG    thresh 0.5043 | est fdr 0.5663 | true fdr 0.6173 | true power 0.4688
07-10 06:52 fdr_control  DEBUG    thresh 0.5030 | est fdr 0.5714 | true fdr 0.6173 | true power 0.4688
07-10 06:52 fdr_control  DEBUG    thresh 0.5024 | est fdr 0.5765 | true fdr 0.6173 | true power 0.4688
07-10 06:52 fdr_control  DEBUG    thresh 0.5020 | est fdr 0.5736 | true fdr 0.6142 | true power 0.4750
07-10 06:52 fdr_control  DEBUG    thresh 0.5017 | est fdr 0.5787 | true fdr 0.6142 | true power 0.4750
07-10 06:52 fdr_control  DEBUG    thresh 0.5013 | est fdr 0.5758 | true fdr 0.6111 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4994 | est fdr 0.5808 | true fdr 0.6111 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4974 | est fdr 0.5779 | true fdr 0.6131 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4970 | est fdr 0.5829 | true fdr 0.6131 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4965 | est fdr 0.5879 | true fdr 0.6131 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4952 | est fdr 0.5850 | true fdr 0.6150 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4919 | est fdr 0.5821 | true fdr 0.6169 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4879 | est fdr 0.5871 | true fdr 0.6169 | true power 0.4813
07-10 06:52 fdr_control  DEBUG    thresh 0.4864 | est fdr 0.5842 | true fdr 0.6139 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4861 | est fdr 0.5891 | true fdr 0.6139 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4839 | est fdr 0.5862 | true fdr 0.6158 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4745 | est fdr 0.5911 | true fdr 0.6158 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4659 | est fdr 0.5882 | true fdr 0.6176 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4652 | est fdr 0.5931 | true fdr 0.6176 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4650 | est fdr 0.5980 | true fdr 0.6176 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4615 | est fdr 0.6029 | true fdr 0.6176 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4589 | est fdr 0.6078 | true fdr 0.6176 | true power 0.4875
07-10 06:52 fdr_control  DEBUG    thresh 0.4540 | est fdr 0.6049 | true fdr 0.6146 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4539 | est fdr 0.6019 | true fdr 0.6165 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4537 | est fdr 0.5990 | true fdr 0.6184 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4508 | est fdr 0.5962 | true fdr 0.6202 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4491 | est fdr 0.5933 | true fdr 0.6220 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4475 | est fdr 0.5905 | true fdr 0.6238 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4458 | est fdr 0.5952 | true fdr 0.6238 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4455 | est fdr 0.5924 | true fdr 0.6256 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4411 | est fdr 0.5896 | true fdr 0.6274 | true power 0.4938
07-10 06:52 fdr_control  DEBUG    thresh 0.4396 | est fdr 0.5869 | true fdr 0.6244 | true power 0.5000
07-10 06:52 fdr_control  DEBUG    thresh 0.4359 | est fdr 0.5841 | true fdr 0.6215 | true power 0.5062
07-10 06:52 fdr_control  DEBUG    thresh 0.4338 | est fdr 0.5814 | true fdr 0.6233 | true power 0.5062
07-10 06:52 fdr_control  DEBUG    thresh 0.4337 | est fdr 0.5787 | true fdr 0.6250 | true power 0.5062
07-10 06:52 fdr_control  DEBUG    thresh 0.4330 | est fdr 0.5833 | true fdr 0.6250 | true power 0.5062
07-10 06:52 fdr_control  DEBUG    thresh 0.4326 | est fdr 0.5806 | true fdr 0.6221 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4319 | est fdr 0.5853 | true fdr 0.6221 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4305 | est fdr 0.5826 | true fdr 0.6239 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4270 | est fdr 0.5872 | true fdr 0.6239 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4237 | est fdr 0.5917 | true fdr 0.6239 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4227 | est fdr 0.5890 | true fdr 0.6256 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4215 | est fdr 0.5864 | true fdr 0.6273 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4194 | est fdr 0.5837 | true fdr 0.6290 | true power 0.5125
07-10 06:52 fdr_control  DEBUG    thresh 0.4161 | est fdr 0.5811 | true fdr 0.6261 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4157 | est fdr 0.5856 | true fdr 0.6261 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4153 | est fdr 0.5901 | true fdr 0.6261 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4152 | est fdr 0.5874 | true fdr 0.6278 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4144 | est fdr 0.5848 | true fdr 0.6295 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4139 | est fdr 0.5822 | true fdr 0.6311 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4110 | est fdr 0.5867 | true fdr 0.6311 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4100 | est fdr 0.5911 | true fdr 0.6311 | true power 0.5188
07-10 06:52 fdr_control  DEBUG    thresh 0.4096 | est fdr 0.5885 | true fdr 0.6283 | true power 0.5250
07-10 06:52 fdr_control  DEBUG    thresh 0.4085 | est fdr 0.5859 | true fdr 0.6300 | true power 0.5250
07-10 06:52 fdr_control  DEBUG    thresh 0.4073 | est fdr 0.5833 | true fdr 0.6316 | true power 0.5250
07-10 06:52 fdr_control  DEBUG    thresh 0.4052 | est fdr 0.5808 | true fdr 0.6288 | true power 0.5312
07-10 06:52 fdr_control  DEBUG    thresh 0.4035 | est fdr 0.5852 | true fdr 0.6288 | true power 0.5312
07-10 06:52 fdr_control  DEBUG    thresh 0.4031 | est fdr 0.5826 | true fdr 0.6304 | true power 0.5312
07-10 06:52 fdr_control  DEBUG    thresh 0.4024 | est fdr 0.5870 | true fdr 0.6304 | true power 0.5312
07-10 06:52 fdr_control  DEBUG    thresh 0.4014 | est fdr 0.5844 | true fdr 0.6277 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.4004 | est fdr 0.5887 | true fdr 0.6277 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3997 | est fdr 0.5931 | true fdr 0.6277 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3981 | est fdr 0.5905 | true fdr 0.6293 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3951 | est fdr 0.5880 | true fdr 0.6309 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3951 | est fdr 0.5923 | true fdr 0.6309 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3946 | est fdr 0.5966 | true fdr 0.6309 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3943 | est fdr 0.5940 | true fdr 0.6325 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3937 | est fdr 0.5915 | true fdr 0.6340 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3936 | est fdr 0.5957 | true fdr 0.6340 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3936 | est fdr 0.6000 | true fdr 0.6340 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3929 | est fdr 0.5975 | true fdr 0.6356 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3911 | est fdr 0.6017 | true fdr 0.6356 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3906 | est fdr 0.5992 | true fdr 0.6371 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3892 | est fdr 0.6034 | true fdr 0.6371 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3886 | est fdr 0.6076 | true fdr 0.6371 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3881 | est fdr 0.6118 | true fdr 0.6371 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3880 | est fdr 0.6160 | true fdr 0.6371 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3863 | est fdr 0.6134 | true fdr 0.6387 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3862 | est fdr 0.6176 | true fdr 0.6387 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3852 | est fdr 0.6151 | true fdr 0.6402 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3843 | est fdr 0.6192 | true fdr 0.6402 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3828 | est fdr 0.6234 | true fdr 0.6402 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3821 | est fdr 0.6276 | true fdr 0.6402 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3818 | est fdr 0.6250 | true fdr 0.6417 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3808 | est fdr 0.6224 | true fdr 0.6432 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3806 | est fdr 0.6198 | true fdr 0.6446 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3775 | est fdr 0.6240 | true fdr 0.6446 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3735 | est fdr 0.6214 | true fdr 0.6461 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3730 | est fdr 0.6255 | true fdr 0.6461 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3708 | est fdr 0.6230 | true fdr 0.6475 | true power 0.5375
07-10 06:52 fdr_control  DEBUG    thresh 0.3663 | est fdr 0.6204 | true fdr 0.6449 | true power 0.5437
07-10 06:52 fdr_control  DEBUG    thresh 0.3662 | est fdr 0.6245 | true fdr 0.6449 | true power 0.5437
07-10 06:52 fdr_control  DEBUG    thresh 0.3655 | est fdr 0.6286 | true fdr 0.6449 | true power 0.5437
07-10 06:52 fdr_control  DEBUG    thresh 0.3648 | est fdr 0.6327 | true fdr 0.6449 | true power 0.5437
07-10 06:52 fdr_control  DEBUG    thresh 0.3643 | est fdr 0.6301 | true fdr 0.6463 | true power 0.5437
07-10 06:52 fdr_control  DEBUG    thresh 0.3640 | est fdr 0.6275 | true fdr 0.6437 | true power 0.5500
07-10 06:52 fdr_control  DEBUG    thresh 0.3618 | est fdr 0.6250 | true fdr 0.6411 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3616 | est fdr 0.6290 | true fdr 0.6411 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3604 | est fdr 0.6265 | true fdr 0.6426 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3601 | est fdr 0.6240 | true fdr 0.6440 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3582 | est fdr 0.6215 | true fdr 0.6454 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3578 | est fdr 0.6190 | true fdr 0.6468 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3557 | est fdr 0.6230 | true fdr 0.6468 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3554 | est fdr 0.6206 | true fdr 0.6482 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3534 | est fdr 0.6181 | true fdr 0.6496 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3515 | est fdr 0.6157 | true fdr 0.6510 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3512 | est fdr 0.6196 | true fdr 0.6510 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3511 | est fdr 0.6172 | true fdr 0.6523 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3479 | est fdr 0.6211 | true fdr 0.6523 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3476 | est fdr 0.6187 | true fdr 0.6537 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3455 | est fdr 0.6226 | true fdr 0.6537 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3451 | est fdr 0.6202 | true fdr 0.6550 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3450 | est fdr 0.6178 | true fdr 0.6564 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3449 | est fdr 0.6216 | true fdr 0.6564 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3424 | est fdr 0.6192 | true fdr 0.6577 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3416 | est fdr 0.6231 | true fdr 0.6577 | true power 0.5563
07-10 06:52 fdr_control  DEBUG    thresh 0.3415 | est fdr 0.6207 | true fdr 0.6590 | true power 0.5563
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3396 | est fdr 0.6183 | true fdr 0.6603 | true power 0.5563
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.6221 | true fdr 0.6603 | true power 0.5563
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3345 | est fdr 0.6198 | true fdr 0.6578 | true power 0.5625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3330 | est fdr 0.6174 | true fdr 0.6591 | true power 0.5625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3305 | est fdr 0.6151 | true fdr 0.6566 | true power 0.5687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3297 | est fdr 0.6189 | true fdr 0.6566 | true power 0.5687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3286 | est fdr 0.6226 | true fdr 0.6566 | true power 0.5687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3282 | est fdr 0.6264 | true fdr 0.6566 | true power 0.5687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3266 | est fdr 0.6302 | true fdr 0.6566 | true power 0.5687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3262 | est fdr 0.6278 | true fdr 0.6541 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3261 | est fdr 0.6255 | true fdr 0.6554 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3241 | est fdr 0.6292 | true fdr 0.6554 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3235 | est fdr 0.6330 | true fdr 0.6554 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3225 | est fdr 0.6367 | true fdr 0.6554 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3222 | est fdr 0.6404 | true fdr 0.6554 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3207 | est fdr 0.6381 | true fdr 0.6567 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3205 | est fdr 0.6418 | true fdr 0.6567 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3202 | est fdr 0.6394 | true fdr 0.6580 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3188 | est fdr 0.6370 | true fdr 0.6593 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3185 | est fdr 0.6407 | true fdr 0.6593 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3175 | est fdr 0.6444 | true fdr 0.6593 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3157 | est fdr 0.6421 | true fdr 0.6605 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3146 | est fdr 0.6458 | true fdr 0.6605 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3144 | est fdr 0.6494 | true fdr 0.6605 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3143 | est fdr 0.6531 | true fdr 0.6605 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3140 | est fdr 0.6507 | true fdr 0.6618 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3122 | est fdr 0.6544 | true fdr 0.6618 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3116 | est fdr 0.6520 | true fdr 0.6630 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3108 | est fdr 0.6496 | true fdr 0.6642 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3097 | est fdr 0.6473 | true fdr 0.6655 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3080 | est fdr 0.6449 | true fdr 0.6667 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3063 | est fdr 0.6426 | true fdr 0.6679 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3050 | est fdr 0.6462 | true fdr 0.6679 | true power 0.5750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3049 | est fdr 0.6439 | true fdr 0.6655 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3047 | est fdr 0.6416 | true fdr 0.6667 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3024 | est fdr 0.6452 | true fdr 0.6667 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.3013 | est fdr 0.6429 | true fdr 0.6679 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.6464 | true fdr 0.6679 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2992 | est fdr 0.6500 | true fdr 0.6679 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2951 | est fdr 0.6477 | true fdr 0.6690 | true power 0.5813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2945 | est fdr 0.6454 | true fdr 0.6667 | true power 0.5875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2943 | est fdr 0.6489 | true fdr 0.6667 | true power 0.5875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2939 | est fdr 0.6466 | true fdr 0.6678 | true power 0.5875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2938 | est fdr 0.6502 | true fdr 0.6678 | true power 0.5875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2928 | est fdr 0.6537 | true fdr 0.6678 | true power 0.5875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2919 | est fdr 0.6514 | true fdr 0.6655 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2888 | est fdr 0.6549 | true fdr 0.6655 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2885 | est fdr 0.6585 | true fdr 0.6655 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2881 | est fdr 0.6620 | true fdr 0.6655 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2873 | est fdr 0.6596 | true fdr 0.6667 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2857 | est fdr 0.6573 | true fdr 0.6678 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2853 | est fdr 0.6608 | true fdr 0.6678 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2839 | est fdr 0.6643 | true fdr 0.6678 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2835 | est fdr 0.6678 | true fdr 0.6678 | true power 0.5938
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2831 | est fdr 0.6655 | true fdr 0.6655 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2812 | est fdr 0.6632 | true fdr 0.6667 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2801 | est fdr 0.6609 | true fdr 0.6678 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2801 | est fdr 0.6644 | true fdr 0.6678 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2792 | est fdr 0.6678 | true fdr 0.6678 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2787 | est fdr 0.6655 | true fdr 0.6690 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2782 | est fdr 0.6632 | true fdr 0.6701 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2760 | est fdr 0.6667 | true fdr 0.6701 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2757 | est fdr 0.6701 | true fdr 0.6701 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2755 | est fdr 0.6678 | true fdr 0.6712 | true power 0.6000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2754 | est fdr 0.6655 | true fdr 0.6689 | true power 0.6062
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2722 | est fdr 0.6689 | true fdr 0.6689 | true power 0.6062
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2703 | est fdr 0.6667 | true fdr 0.6701 | true power 0.6062
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2703 | est fdr 0.6701 | true fdr 0.6701 | true power 0.6062
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2701 | est fdr 0.6678 | true fdr 0.6678 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2677 | est fdr 0.6712 | true fdr 0.6678 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2674 | est fdr 0.6689 | true fdr 0.6689 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2672 | est fdr 0.6723 | true fdr 0.6689 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2671 | est fdr 0.6700 | true fdr 0.6700 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2657 | est fdr 0.6678 | true fdr 0.6711 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2653 | est fdr 0.6656 | true fdr 0.6722 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2652 | est fdr 0.6633 | true fdr 0.6733 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2641 | est fdr 0.6667 | true fdr 0.6733 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2633 | est fdr 0.6645 | true fdr 0.6744 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2626 | est fdr 0.6623 | true fdr 0.6755 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2621 | est fdr 0.6601 | true fdr 0.6766 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2621 | est fdr 0.6579 | true fdr 0.6776 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2613 | est fdr 0.6557 | true fdr 0.6787 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2605 | est fdr 0.6536 | true fdr 0.6797 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2604 | est fdr 0.6569 | true fdr 0.6797 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2589 | est fdr 0.6547 | true fdr 0.6808 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2587 | est fdr 0.6580 | true fdr 0.6808 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2583 | est fdr 0.6612 | true fdr 0.6808 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2581 | est fdr 0.6591 | true fdr 0.6818 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2575 | est fdr 0.6570 | true fdr 0.6828 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2574 | est fdr 0.6548 | true fdr 0.6839 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2573 | est fdr 0.6527 | true fdr 0.6849 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2543 | est fdr 0.6506 | true fdr 0.6859 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2540 | est fdr 0.6538 | true fdr 0.6859 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2534 | est fdr 0.6571 | true fdr 0.6859 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2525 | est fdr 0.6550 | true fdr 0.6869 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2510 | est fdr 0.6529 | true fdr 0.6879 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2498 | est fdr 0.6508 | true fdr 0.6889 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2477 | est fdr 0.6487 | true fdr 0.6899 | true power 0.6125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2477 | est fdr 0.6467 | true fdr 0.6877 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2477 | est fdr 0.6447 | true fdr 0.6887 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2475 | est fdr 0.6426 | true fdr 0.6897 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2472 | est fdr 0.6458 | true fdr 0.6897 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2460 | est fdr 0.6489 | true fdr 0.6897 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2455 | est fdr 0.6520 | true fdr 0.6897 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2454 | est fdr 0.6552 | true fdr 0.6897 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2442 | est fdr 0.6531 | true fdr 0.6906 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2410 | est fdr 0.6562 | true fdr 0.6906 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2407 | est fdr 0.6594 | true fdr 0.6906 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2392 | est fdr 0.6573 | true fdr 0.6916 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2386 | est fdr 0.6604 | true fdr 0.6916 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2376 | est fdr 0.6584 | true fdr 0.6925 | true power 0.6188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2371 | est fdr 0.6563 | true fdr 0.6904 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2351 | est fdr 0.6594 | true fdr 0.6904 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2350 | est fdr 0.6625 | true fdr 0.6904 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2348 | est fdr 0.6656 | true fdr 0.6904 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2338 | est fdr 0.6636 | true fdr 0.6914 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2324 | est fdr 0.6615 | true fdr 0.6923 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2319 | est fdr 0.6595 | true fdr 0.6933 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2315 | est fdr 0.6575 | true fdr 0.6942 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2286 | est fdr 0.6555 | true fdr 0.6951 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2284 | est fdr 0.6535 | true fdr 0.6960 | true power 0.6250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2261 | est fdr 0.6515 | true fdr 0.6939 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2254 | est fdr 0.6495 | true fdr 0.6949 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2252 | est fdr 0.6476 | true fdr 0.6958 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2248 | est fdr 0.6456 | true fdr 0.6967 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2233 | est fdr 0.6486 | true fdr 0.6967 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2233 | est fdr 0.6467 | true fdr 0.6976 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2232 | est fdr 0.6497 | true fdr 0.6976 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2228 | est fdr 0.6478 | true fdr 0.6985 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2220 | est fdr 0.6458 | true fdr 0.6994 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2217 | est fdr 0.6439 | true fdr 0.7003 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2209 | est fdr 0.6420 | true fdr 0.7012 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2205 | est fdr 0.6450 | true fdr 0.7012 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2199 | est fdr 0.6431 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2196 | est fdr 0.6460 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2196 | est fdr 0.6490 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2186 | est fdr 0.6519 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2185 | est fdr 0.6549 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2185 | est fdr 0.6578 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2182 | est fdr 0.6608 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2178 | est fdr 0.6637 | true fdr 0.7021 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2169 | est fdr 0.6618 | true fdr 0.7029 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2168 | est fdr 0.6598 | true fdr 0.7038 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2158 | est fdr 0.6579 | true fdr 0.7047 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2151 | est fdr 0.6560 | true fdr 0.7055 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2144 | est fdr 0.6541 | true fdr 0.7064 | true power 0.6312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2137 | est fdr 0.6522 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2136 | est fdr 0.6551 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2135 | est fdr 0.6580 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2125 | est fdr 0.6609 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2124 | est fdr 0.6638 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2123 | est fdr 0.6667 | true fdr 0.7043 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2122 | est fdr 0.6647 | true fdr 0.7052 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2119 | est fdr 0.6676 | true fdr 0.7052 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2117 | est fdr 0.6705 | true fdr 0.7052 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2099 | est fdr 0.6686 | true fdr 0.7061 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2095 | est fdr 0.6715 | true fdr 0.7061 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2089 | est fdr 0.6744 | true fdr 0.7061 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2074 | est fdr 0.6772 | true fdr 0.7061 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2066 | est fdr 0.6801 | true fdr 0.7061 | true power 0.6375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2061 | est fdr 0.6782 | true fdr 0.7040 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2044 | est fdr 0.6762 | true fdr 0.7049 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2041 | est fdr 0.6743 | true fdr 0.7057 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2030 | est fdr 0.6771 | true fdr 0.7057 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2029 | est fdr 0.6752 | true fdr 0.7066 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2016 | est fdr 0.6781 | true fdr 0.7066 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2006 | est fdr 0.6761 | true fdr 0.7074 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2006 | est fdr 0.6742 | true fdr 0.7082 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2001 | est fdr 0.6771 | true fdr 0.7082 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.2001 | est fdr 0.6799 | true fdr 0.7082 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1997 | est fdr 0.6827 | true fdr 0.7082 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1968 | est fdr 0.6808 | true fdr 0.7090 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1963 | est fdr 0.6836 | true fdr 0.7090 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1962 | est fdr 0.6817 | true fdr 0.7099 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1961 | est fdr 0.6845 | true fdr 0.7099 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1953 | est fdr 0.6873 | true fdr 0.7099 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1950 | est fdr 0.6854 | true fdr 0.7107 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1948 | est fdr 0.6882 | true fdr 0.7107 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1941 | est fdr 0.6910 | true fdr 0.7107 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1936 | est fdr 0.6891 | true fdr 0.7115 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.6919 | true fdr 0.7115 | true power 0.6438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1931 | est fdr 0.6899 | true fdr 0.7095 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1927 | est fdr 0.6880 | true fdr 0.7103 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1923 | est fdr 0.6861 | true fdr 0.7111 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1922 | est fdr 0.6889 | true fdr 0.7111 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1920 | est fdr 0.6870 | true fdr 0.7119 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1916 | est fdr 0.6898 | true fdr 0.7119 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1909 | est fdr 0.6878 | true fdr 0.7127 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1908 | est fdr 0.6860 | true fdr 0.7135 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1908 | est fdr 0.6841 | true fdr 0.7143 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1908 | est fdr 0.6868 | true fdr 0.7143 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1902 | est fdr 0.6896 | true fdr 0.7143 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1900 | est fdr 0.6877 | true fdr 0.7151 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1889 | est fdr 0.6858 | true fdr 0.7158 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1888 | est fdr 0.6885 | true fdr 0.7158 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1879 | est fdr 0.6866 | true fdr 0.7166 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1878 | est fdr 0.6848 | true fdr 0.7174 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1877 | est fdr 0.6875 | true fdr 0.7174 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1874 | est fdr 0.6856 | true fdr 0.7182 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1863 | est fdr 0.6838 | true fdr 0.7189 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1856 | est fdr 0.6819 | true fdr 0.7197 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1849 | est fdr 0.6846 | true fdr 0.7197 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1847 | est fdr 0.6828 | true fdr 0.7204 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1845 | est fdr 0.6810 | true fdr 0.7212 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1844 | est fdr 0.6791 | true fdr 0.7219 | true power 0.6500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1838 | est fdr 0.6773 | true fdr 0.7200 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1836 | est fdr 0.6800 | true fdr 0.7200 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1828 | est fdr 0.6782 | true fdr 0.7207 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1827 | est fdr 0.6809 | true fdr 0.7207 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1826 | est fdr 0.6790 | true fdr 0.7215 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1819 | est fdr 0.6817 | true fdr 0.7215 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1818 | est fdr 0.6799 | true fdr 0.7222 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1805 | est fdr 0.6781 | true fdr 0.7230 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1801 | est fdr 0.6763 | true fdr 0.7237 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1786 | est fdr 0.6789 | true fdr 0.7237 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1784 | est fdr 0.6772 | true fdr 0.7244 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1783 | est fdr 0.6798 | true fdr 0.7244 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1778 | est fdr 0.6780 | true fdr 0.7251 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1766 | est fdr 0.6762 | true fdr 0.7258 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1764 | est fdr 0.6789 | true fdr 0.7258 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1759 | est fdr 0.6815 | true fdr 0.7258 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1757 | est fdr 0.6797 | true fdr 0.7266 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1754 | est fdr 0.6823 | true fdr 0.7266 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1754 | est fdr 0.6805 | true fdr 0.7273 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1752 | est fdr 0.6788 | true fdr 0.7280 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1728 | est fdr 0.6770 | true fdr 0.7287 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1727 | est fdr 0.6753 | true fdr 0.7294 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1725 | est fdr 0.6778 | true fdr 0.7294 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1716 | est fdr 0.6804 | true fdr 0.7294 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1708 | est fdr 0.6830 | true fdr 0.7294 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1707 | est fdr 0.6856 | true fdr 0.7294 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1703 | est fdr 0.6838 | true fdr 0.7301 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1696 | est fdr 0.6821 | true fdr 0.7308 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1692 | est fdr 0.6846 | true fdr 0.7308 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1692 | est fdr 0.6872 | true fdr 0.7308 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1690 | est fdr 0.6854 | true fdr 0.7315 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1689 | est fdr 0.6880 | true fdr 0.7315 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1682 | est fdr 0.6862 | true fdr 0.7321 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1671 | est fdr 0.6888 | true fdr 0.7321 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1670 | est fdr 0.6913 | true fdr 0.7321 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1664 | est fdr 0.6896 | true fdr 0.7328 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1657 | est fdr 0.6921 | true fdr 0.7328 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1647 | est fdr 0.6947 | true fdr 0.7328 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1641 | est fdr 0.6972 | true fdr 0.7328 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.6997 | true fdr 0.7328 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1632 | est fdr 0.6980 | true fdr 0.7335 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1631 | est fdr 0.7005 | true fdr 0.7335 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1629 | est fdr 0.6987 | true fdr 0.7342 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1617 | est fdr 0.6970 | true fdr 0.7348 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1614 | est fdr 0.6952 | true fdr 0.7355 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1611 | est fdr 0.6977 | true fdr 0.7355 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1604 | est fdr 0.7003 | true fdr 0.7355 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1601 | est fdr 0.7028 | true fdr 0.7355 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1601 | est fdr 0.7010 | true fdr 0.7362 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1597 | est fdr 0.6992 | true fdr 0.7368 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1592 | est fdr 0.7018 | true fdr 0.7368 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1585 | est fdr 0.7000 | true fdr 0.7375 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1576 | est fdr 0.6983 | true fdr 0.7382 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.7007 | true fdr 0.7382 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1569 | est fdr 0.6990 | true fdr 0.7388 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1569 | est fdr 0.6973 | true fdr 0.7395 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1568 | est fdr 0.6955 | true fdr 0.7401 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1567 | est fdr 0.6938 | true fdr 0.7407 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1564 | est fdr 0.6963 | true fdr 0.7407 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1564 | est fdr 0.6946 | true fdr 0.7414 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1564 | est fdr 0.6970 | true fdr 0.7414 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1561 | est fdr 0.6995 | true fdr 0.7414 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1557 | est fdr 0.7020 | true fdr 0.7414 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.7002 | true fdr 0.7420 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1551 | est fdr 0.6985 | true fdr 0.7426 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1547 | est fdr 0.7010 | true fdr 0.7426 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1545 | est fdr 0.7034 | true fdr 0.7426 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1543 | est fdr 0.7017 | true fdr 0.7433 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1542 | est fdr 0.7042 | true fdr 0.7433 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1529 | est fdr 0.7024 | true fdr 0.7439 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1528 | est fdr 0.7049 | true fdr 0.7439 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1524 | est fdr 0.7073 | true fdr 0.7439 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1522 | est fdr 0.7056 | true fdr 0.7445 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1512 | est fdr 0.7039 | true fdr 0.7451 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1510 | est fdr 0.7063 | true fdr 0.7451 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1509 | est fdr 0.7046 | true fdr 0.7458 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1507 | est fdr 0.7029 | true fdr 0.7464 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1501 | est fdr 0.7012 | true fdr 0.7470 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1491 | est fdr 0.6995 | true fdr 0.7476 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1490 | est fdr 0.6978 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1489 | est fdr 0.7002 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.7026 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.7050 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1479 | est fdr 0.7074 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1474 | est fdr 0.7098 | true fdr 0.7482 | true power 0.6562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1474 | est fdr 0.7081 | true fdr 0.7464 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1472 | est fdr 0.7105 | true fdr 0.7464 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1469 | est fdr 0.7088 | true fdr 0.7470 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1460 | est fdr 0.7071 | true fdr 0.7476 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1450 | est fdr 0.7055 | true fdr 0.7482 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1450 | est fdr 0.7038 | true fdr 0.7488 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1425 | est fdr 0.7062 | true fdr 0.7488 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1423 | est fdr 0.7045 | true fdr 0.7494 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1416 | est fdr 0.7028 | true fdr 0.7500 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1410 | est fdr 0.7012 | true fdr 0.7506 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1405 | est fdr 0.6995 | true fdr 0.7512 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1389 | est fdr 0.6979 | true fdr 0.7518 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.6963 | true fdr 0.7523 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1375 | est fdr 0.6986 | true fdr 0.7523 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1374 | est fdr 0.6970 | true fdr 0.7529 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1372 | est fdr 0.6993 | true fdr 0.7529 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1372 | est fdr 0.7016 | true fdr 0.7529 | true power 0.6625
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1372 | est fdr 0.7000 | true fdr 0.7512 | true power 0.6687
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1366 | est fdr 0.6984 | true fdr 0.7494 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1359 | est fdr 0.6968 | true fdr 0.7500 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1359 | est fdr 0.6952 | true fdr 0.7506 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1358 | est fdr 0.6935 | true fdr 0.7512 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1356 | est fdr 0.6959 | true fdr 0.7512 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1351 | est fdr 0.6982 | true fdr 0.7512 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1339 | est fdr 0.6966 | true fdr 0.7517 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1333 | est fdr 0.6950 | true fdr 0.7523 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1328 | est fdr 0.6934 | true fdr 0.7529 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1323 | est fdr 0.6957 | true fdr 0.7529 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1304 | est fdr 0.6979 | true fdr 0.7529 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1303 | est fdr 0.6963 | true fdr 0.7534 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1294 | est fdr 0.6986 | true fdr 0.7534 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1284 | est fdr 0.6970 | true fdr 0.7540 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1279 | est fdr 0.6955 | true fdr 0.7545 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1279 | est fdr 0.6939 | true fdr 0.7551 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1264 | est fdr 0.6923 | true fdr 0.7557 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1263 | est fdr 0.6946 | true fdr 0.7557 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1256 | est fdr 0.6968 | true fdr 0.7557 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1256 | est fdr 0.6953 | true fdr 0.7562 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1250 | est fdr 0.6975 | true fdr 0.7562 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1248 | est fdr 0.6959 | true fdr 0.7568 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1240 | est fdr 0.6982 | true fdr 0.7568 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1232 | est fdr 0.6966 | true fdr 0.7573 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1230 | est fdr 0.6951 | true fdr 0.7578 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1227 | est fdr 0.6973 | true fdr 0.7578 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1221 | est fdr 0.6996 | true fdr 0.7578 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1220 | est fdr 0.7018 | true fdr 0.7578 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1215 | est fdr 0.7002 | true fdr 0.7584 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1213 | est fdr 0.7025 | true fdr 0.7584 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1206 | est fdr 0.7047 | true fdr 0.7584 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1206 | est fdr 0.7069 | true fdr 0.7584 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1205 | est fdr 0.7092 | true fdr 0.7584 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1203 | est fdr 0.7076 | true fdr 0.7589 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1202 | est fdr 0.7060 | true fdr 0.7595 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1201 | est fdr 0.7082 | true fdr 0.7595 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1198 | est fdr 0.7067 | true fdr 0.7600 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1197 | est fdr 0.7051 | true fdr 0.7605 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1191 | est fdr 0.7073 | true fdr 0.7605 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1181 | est fdr 0.7095 | true fdr 0.7605 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.7080 | true fdr 0.7611 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1178 | est fdr 0.7064 | true fdr 0.7616 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1178 | est fdr 0.7086 | true fdr 0.7616 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1175 | est fdr 0.7108 | true fdr 0.7616 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1174 | est fdr 0.7130 | true fdr 0.7616 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1169 | est fdr 0.7115 | true fdr 0.7621 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1168 | est fdr 0.7137 | true fdr 0.7621 | true power 0.6750
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.7121 | true fdr 0.7604 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1164 | est fdr 0.7143 | true fdr 0.7604 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.7165 | true fdr 0.7604 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1158 | est fdr 0.7149 | true fdr 0.7610 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1155 | est fdr 0.7171 | true fdr 0.7610 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1154 | est fdr 0.7193 | true fdr 0.7610 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1146 | est fdr 0.7177 | true fdr 0.7615 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1142 | est fdr 0.7199 | true fdr 0.7615 | true power 0.6813
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1140 | est fdr 0.7183 | true fdr 0.7598 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1140 | est fdr 0.7168 | true fdr 0.7603 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1134 | est fdr 0.7152 | true fdr 0.7609 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1131 | est fdr 0.7137 | true fdr 0.7614 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1127 | est fdr 0.7158 | true fdr 0.7614 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1122 | est fdr 0.7180 | true fdr 0.7614 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1116 | est fdr 0.7202 | true fdr 0.7614 | true power 0.6875
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1115 | est fdr 0.7186 | true fdr 0.7597 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1114 | est fdr 0.7208 | true fdr 0.7597 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1113 | est fdr 0.7229 | true fdr 0.7597 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1112 | est fdr 0.7251 | true fdr 0.7597 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1106 | est fdr 0.7273 | true fdr 0.7597 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1106 | est fdr 0.7257 | true fdr 0.7603 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1102 | est fdr 0.7279 | true fdr 0.7603 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1102 | est fdr 0.7263 | true fdr 0.7608 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.7247 | true fdr 0.7613 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1099 | est fdr 0.7232 | true fdr 0.7618 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1096 | est fdr 0.7253 | true fdr 0.7618 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1095 | est fdr 0.7238 | true fdr 0.7623 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1095 | est fdr 0.7259 | true fdr 0.7623 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1092 | est fdr 0.7281 | true fdr 0.7623 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1090 | est fdr 0.7265 | true fdr 0.7628 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1087 | est fdr 0.7249 | true fdr 0.7633 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1073 | est fdr 0.7271 | true fdr 0.7633 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1071 | est fdr 0.7255 | true fdr 0.7638 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1067 | est fdr 0.7277 | true fdr 0.7638 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1062 | est fdr 0.7261 | true fdr 0.7643 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1061 | est fdr 0.7282 | true fdr 0.7643 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1061 | est fdr 0.7304 | true fdr 0.7643 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1060 | est fdr 0.7325 | true fdr 0.7643 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1058 | est fdr 0.7346 | true fdr 0.7643 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1054 | est fdr 0.7331 | true fdr 0.7648 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1048 | est fdr 0.7315 | true fdr 0.7653 | true power 0.6937
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1045 | est fdr 0.7300 | true fdr 0.7637 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1041 | est fdr 0.7284 | true fdr 0.7642 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1040 | est fdr 0.7269 | true fdr 0.7647 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1038 | est fdr 0.7290 | true fdr 0.7647 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1030 | est fdr 0.7311 | true fdr 0.7647 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1029 | est fdr 0.7296 | true fdr 0.7652 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1028 | est fdr 0.7280 | true fdr 0.7657 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1026 | est fdr 0.7301 | true fdr 0.7657 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1022 | est fdr 0.7286 | true fdr 0.7662 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1021 | est fdr 0.7271 | true fdr 0.7667 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1013 | est fdr 0.7292 | true fdr 0.7667 | true power 0.7000
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1012 | est fdr 0.7277 | true fdr 0.7651 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1012 | est fdr 0.7297 | true fdr 0.7651 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1011 | est fdr 0.7318 | true fdr 0.7651 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1010 | est fdr 0.7339 | true fdr 0.7651 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1009 | est fdr 0.7324 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1007 | est fdr 0.7344 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.1002 | est fdr 0.7365 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0990 | est fdr 0.7386 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0986 | est fdr 0.7407 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0985 | est fdr 0.7427 | true fdr 0.7656 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0983 | est fdr 0.7412 | true fdr 0.7660 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0978 | est fdr 0.7433 | true fdr 0.7660 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.7417 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0964 | est fdr 0.7438 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0958 | est fdr 0.7459 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0956 | est fdr 0.7479 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0951 | est fdr 0.7500 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0951 | est fdr 0.7521 | true fdr 0.7665 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0951 | est fdr 0.7505 | true fdr 0.7670 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0946 | est fdr 0.7526 | true fdr 0.7670 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0944 | est fdr 0.7510 | true fdr 0.7675 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.7495 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0939 | est fdr 0.7515 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0938 | est fdr 0.7536 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0934 | est fdr 0.7556 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0933 | est fdr 0.7577 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0932 | est fdr 0.7598 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0932 | est fdr 0.7618 | true fdr 0.7680 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0931 | est fdr 0.7602 | true fdr 0.7684 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.7587 | true fdr 0.7689 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0928 | est fdr 0.7571 | true fdr 0.7694 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0926 | est fdr 0.7592 | true fdr 0.7694 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0925 | est fdr 0.7576 | true fdr 0.7699 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.7561 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0921 | est fdr 0.7581 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0920 | est fdr 0.7602 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0915 | est fdr 0.7622 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0913 | est fdr 0.7642 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0911 | est fdr 0.7663 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0910 | est fdr 0.7683 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0908 | est fdr 0.7703 | true fdr 0.7703 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0900 | est fdr 0.7688 | true fdr 0.7708 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0899 | est fdr 0.7672 | true fdr 0.7713 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0897 | est fdr 0.7692 | true fdr 0.7713 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0889 | est fdr 0.7713 | true fdr 0.7713 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0887 | est fdr 0.7697 | true fdr 0.7717 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0883 | est fdr 0.7717 | true fdr 0.7717 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0881 | est fdr 0.7702 | true fdr 0.7722 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0880 | est fdr 0.7686 | true fdr 0.7726 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0879 | est fdr 0.7671 | true fdr 0.7731 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0879 | est fdr 0.7655 | true fdr 0.7735 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0878 | est fdr 0.7675 | true fdr 0.7735 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0874 | est fdr 0.7660 | true fdr 0.7740 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0874 | est fdr 0.7645 | true fdr 0.7745 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0873 | est fdr 0.7665 | true fdr 0.7745 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.7649 | true fdr 0.7749 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7634 | true fdr 0.7753 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7619 | true fdr 0.7758 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.7604 | true fdr 0.7762 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.7589 | true fdr 0.7767 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0867 | est fdr 0.7609 | true fdr 0.7767 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0864 | est fdr 0.7594 | true fdr 0.7771 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0864 | est fdr 0.7579 | true fdr 0.7776 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0863 | est fdr 0.7598 | true fdr 0.7776 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0858 | est fdr 0.7583 | true fdr 0.7780 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0857 | est fdr 0.7569 | true fdr 0.7784 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0857 | est fdr 0.7554 | true fdr 0.7789 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0851 | est fdr 0.7539 | true fdr 0.7793 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7559 | true fdr 0.7793 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7578 | true fdr 0.7793 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.7598 | true fdr 0.7793 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.7617 | true fdr 0.7793 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0838 | est fdr 0.7602 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0837 | est fdr 0.7622 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.7641 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.7661 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0828 | est fdr 0.7680 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0828 | est fdr 0.7700 | true fdr 0.7797 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0823 | est fdr 0.7685 | true fdr 0.7802 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0816 | est fdr 0.7704 | true fdr 0.7802 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0816 | est fdr 0.7724 | true fdr 0.7802 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.7743 | true fdr 0.7802 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0811 | est fdr 0.7763 | true fdr 0.7802 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0810 | est fdr 0.7748 | true fdr 0.7806 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0809 | est fdr 0.7733 | true fdr 0.7810 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0805 | est fdr 0.7752 | true fdr 0.7810 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0799 | est fdr 0.7771 | true fdr 0.7810 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0795 | est fdr 0.7791 | true fdr 0.7810 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.7810 | true fdr 0.7810 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0788 | est fdr 0.7795 | true fdr 0.7814 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0781 | est fdr 0.7814 | true fdr 0.7814 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0779 | est fdr 0.7799 | true fdr 0.7819 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.7819 | true fdr 0.7819 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.7838 | true fdr 0.7819 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0772 | est fdr 0.7857 | true fdr 0.7819 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.7842 | true fdr 0.7823 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.7827 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0766 | est fdr 0.7846 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0763 | est fdr 0.7865 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0761 | est fdr 0.7885 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0759 | est fdr 0.7904 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0758 | est fdr 0.7923 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0757 | est fdr 0.7942 | true fdr 0.7827 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0757 | est fdr 0.7927 | true fdr 0.7831 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0756 | est fdr 0.7912 | true fdr 0.7835 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0755 | est fdr 0.7931 | true fdr 0.7835 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0755 | est fdr 0.7950 | true fdr 0.7835 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0755 | est fdr 0.7969 | true fdr 0.7835 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0751 | est fdr 0.7954 | true fdr 0.7839 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0749 | est fdr 0.7973 | true fdr 0.7839 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0748 | est fdr 0.7992 | true fdr 0.7839 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0746 | est fdr 0.8011 | true fdr 0.7839 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0738 | est fdr 0.8031 | true fdr 0.7839 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0738 | est fdr 0.8015 | true fdr 0.7844 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0734 | est fdr 0.8000 | true fdr 0.7848 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0732 | est fdr 0.7985 | true fdr 0.7852 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0730 | est fdr 0.7970 | true fdr 0.7856 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0727 | est fdr 0.7989 | true fdr 0.7856 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0726 | est fdr 0.7973 | true fdr 0.7860 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0723 | est fdr 0.7958 | true fdr 0.7864 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0723 | est fdr 0.7977 | true fdr 0.7864 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0720 | est fdr 0.7996 | true fdr 0.7864 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0717 | est fdr 0.8015 | true fdr 0.7864 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0717 | est fdr 0.8000 | true fdr 0.7868 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.8019 | true fdr 0.7868 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0714 | est fdr 0.8038 | true fdr 0.7868 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0710 | est fdr 0.8023 | true fdr 0.7872 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0707 | est fdr 0.8041 | true fdr 0.7872 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0706 | est fdr 0.8060 | true fdr 0.7872 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0704 | est fdr 0.8079 | true fdr 0.7872 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0702 | est fdr 0.8098 | true fdr 0.7872 | true power 0.7063
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0695 | est fdr 0.8083 | true fdr 0.7857 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0693 | est fdr 0.8068 | true fdr 0.7861 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0691 | est fdr 0.8052 | true fdr 0.7865 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0690 | est fdr 0.8071 | true fdr 0.7865 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0690 | est fdr 0.8056 | true fdr 0.7869 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0688 | est fdr 0.8075 | true fdr 0.7869 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0688 | est fdr 0.8093 | true fdr 0.7869 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0687 | est fdr 0.8078 | true fdr 0.7873 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0683 | est fdr 0.8063 | true fdr 0.7877 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0680 | est fdr 0.8082 | true fdr 0.7877 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0676 | est fdr 0.8067 | true fdr 0.7881 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0675 | est fdr 0.8086 | true fdr 0.7881 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0672 | est fdr 0.8071 | true fdr 0.7885 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0670 | est fdr 0.8056 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0669 | est fdr 0.8074 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0668 | est fdr 0.8093 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0668 | est fdr 0.8111 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0666 | est fdr 0.8130 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0665 | est fdr 0.8148 | true fdr 0.7889 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0663 | est fdr 0.8133 | true fdr 0.7893 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0663 | est fdr 0.8152 | true fdr 0.7893 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0662 | est fdr 0.8170 | true fdr 0.7893 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0661 | est fdr 0.8189 | true fdr 0.7893 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0661 | est fdr 0.8173 | true fdr 0.7897 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0654 | est fdr 0.8158 | true fdr 0.7901 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.8177 | true fdr 0.7901 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.8195 | true fdr 0.7901 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0650 | est fdr 0.8180 | true fdr 0.7904 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8165 | true fdr 0.7908 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8150 | true fdr 0.7912 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0641 | est fdr 0.8168 | true fdr 0.7912 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.8154 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.8172 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.8190 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0635 | est fdr 0.8208 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0631 | est fdr 0.8227 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0629 | est fdr 0.8245 | true fdr 0.7916 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0628 | est fdr 0.8230 | true fdr 0.7920 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0625 | est fdr 0.8215 | true fdr 0.7923 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0623 | est fdr 0.8200 | true fdr 0.7927 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.8185 | true fdr 0.7931 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0617 | est fdr 0.8170 | true fdr 0.7935 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0616 | est fdr 0.8156 | true fdr 0.7939 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0616 | est fdr 0.8141 | true fdr 0.7942 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0615 | est fdr 0.8126 | true fdr 0.7946 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0615 | est fdr 0.8144 | true fdr 0.7946 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0613 | est fdr 0.8129 | true fdr 0.7950 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0612 | est fdr 0.8147 | true fdr 0.7950 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0609 | est fdr 0.8165 | true fdr 0.7950 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0608 | est fdr 0.8151 | true fdr 0.7953 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.8136 | true fdr 0.7957 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.8154 | true fdr 0.7957 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0604 | est fdr 0.8140 | true fdr 0.7961 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0600 | est fdr 0.8125 | true fdr 0.7964 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0599 | est fdr 0.8143 | true fdr 0.7964 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0595 | est fdr 0.8128 | true fdr 0.7968 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0594 | est fdr 0.8146 | true fdr 0.7968 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0594 | est fdr 0.8164 | true fdr 0.7968 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0592 | est fdr 0.8182 | true fdr 0.7968 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.8167 | true fdr 0.7972 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.8185 | true fdr 0.7972 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0581 | est fdr 0.8171 | true fdr 0.7975 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0580 | est fdr 0.8156 | true fdr 0.7979 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0576 | est fdr 0.8142 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0575 | est fdr 0.8159 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0573 | est fdr 0.8177 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0573 | est fdr 0.8195 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0566 | est fdr 0.8212 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.8230 | true fdr 0.7982 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.8216 | true fdr 0.7986 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.8201 | true fdr 0.7989 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.8187 | true fdr 0.7993 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0562 | est fdr 0.8204 | true fdr 0.7993 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0560 | est fdr 0.8190 | true fdr 0.7996 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.8175 | true fdr 0.8000 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.8193 | true fdr 0.8000 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0553 | est fdr 0.8179 | true fdr 0.8004 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0552 | est fdr 0.8164 | true fdr 0.8007 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.8182 | true fdr 0.8007 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.8199 | true fdr 0.8007 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0547 | est fdr 0.8217 | true fdr 0.8007 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0545 | est fdr 0.8234 | true fdr 0.8007 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0540 | est fdr 0.8220 | true fdr 0.8010 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0538 | est fdr 0.8237 | true fdr 0.8010 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.8255 | true fdr 0.8010 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.8240 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.8258 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.8275 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0534 | est fdr 0.8293 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0533 | est fdr 0.8310 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0527 | est fdr 0.8328 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0524 | est fdr 0.8345 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0521 | est fdr 0.8362 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0519 | est fdr 0.8380 | true fdr 0.8014 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0515 | est fdr 0.8365 | true fdr 0.8017 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0514 | est fdr 0.8383 | true fdr 0.8017 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0512 | est fdr 0.8368 | true fdr 0.8021 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0512 | est fdr 0.8385 | true fdr 0.8021 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.8371 | true fdr 0.8024 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0506 | est fdr 0.8388 | true fdr 0.8024 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0504 | est fdr 0.8374 | true fdr 0.8028 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0503 | est fdr 0.8359 | true fdr 0.8031 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.8377 | true fdr 0.8031 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0493 | est fdr 0.8362 | true fdr 0.8034 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.8348 | true fdr 0.8038 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0490 | est fdr 0.8365 | true fdr 0.8038 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0489 | est fdr 0.8382 | true fdr 0.8038 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0489 | est fdr 0.8399 | true fdr 0.8038 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0488 | est fdr 0.8385 | true fdr 0.8041 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0487 | est fdr 0.8402 | true fdr 0.8041 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0487 | est fdr 0.8388 | true fdr 0.8045 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0486 | est fdr 0.8405 | true fdr 0.8045 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0486 | est fdr 0.8422 | true fdr 0.8045 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0485 | est fdr 0.8408 | true fdr 0.8048 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0483 | est fdr 0.8425 | true fdr 0.8048 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0481 | est fdr 0.8442 | true fdr 0.8048 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8427 | true fdr 0.8051 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0475 | est fdr 0.8444 | true fdr 0.8051 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0474 | est fdr 0.8430 | true fdr 0.8055 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.8447 | true fdr 0.8055 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.8433 | true fdr 0.8058 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.8418 | true fdr 0.8061 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.8435 | true fdr 0.8061 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.8421 | true fdr 0.8065 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0470 | est fdr 0.8438 | true fdr 0.8065 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0470 | est fdr 0.8455 | true fdr 0.8065 | true power 0.7125
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0470 | est fdr 0.8441 | true fdr 0.8051 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0469 | est fdr 0.8458 | true fdr 0.8051 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0467 | est fdr 0.8475 | true fdr 0.8051 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0467 | est fdr 0.8460 | true fdr 0.8054 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0466 | est fdr 0.8446 | true fdr 0.8057 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.8463 | true fdr 0.8057 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.8449 | true fdr 0.8061 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0463 | est fdr 0.8434 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0460 | est fdr 0.8451 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0458 | est fdr 0.8468 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.8485 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.8502 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.8519 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0454 | est fdr 0.8535 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8552 | true fdr 0.8064 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8538 | true fdr 0.8067 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8555 | true fdr 0.8067 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0445 | est fdr 0.8540 | true fdr 0.8070 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0445 | est fdr 0.8557 | true fdr 0.8070 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0444 | est fdr 0.8574 | true fdr 0.8070 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0444 | est fdr 0.8591 | true fdr 0.8070 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0441 | est fdr 0.8576 | true fdr 0.8074 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0438 | est fdr 0.8593 | true fdr 0.8074 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.8579 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.8595 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.8612 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8629 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8645 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0435 | est fdr 0.8662 | true fdr 0.8077 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0426 | est fdr 0.8648 | true fdr 0.8080 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.8664 | true fdr 0.8080 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0421 | est fdr 0.8650 | true fdr 0.8083 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.8667 | true fdr 0.8083 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.8652 | true fdr 0.8087 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0418 | est fdr 0.8669 | true fdr 0.8087 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8654 | true fdr 0.8090 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8671 | true fdr 0.8090 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.8688 | true fdr 0.8090 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.8704 | true fdr 0.8090 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.8721 | true fdr 0.8090 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0415 | est fdr 0.8706 | true fdr 0.8093 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0415 | est fdr 0.8723 | true fdr 0.8093 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.8740 | true fdr 0.8093 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0412 | est fdr 0.8725 | true fdr 0.8096 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0411 | est fdr 0.8742 | true fdr 0.8096 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0410 | est fdr 0.8727 | true fdr 0.8099 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0406 | est fdr 0.8713 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0406 | est fdr 0.8729 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0406 | est fdr 0.8746 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0405 | est fdr 0.8762 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0403 | est fdr 0.8779 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0403 | est fdr 0.8795 | true fdr 0.8102 | true power 0.7188
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0401 | est fdr 0.8781 | true fdr 0.8089 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0400 | est fdr 0.8797 | true fdr 0.8089 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0398 | est fdr 0.8783 | true fdr 0.8092 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0396 | est fdr 0.8768 | true fdr 0.8095 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8754 | true fdr 0.8098 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8770 | true fdr 0.8098 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0393 | est fdr 0.8756 | true fdr 0.8101 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0390 | est fdr 0.8773 | true fdr 0.8101 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0390 | est fdr 0.8758 | true fdr 0.8105 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0390 | est fdr 0.8744 | true fdr 0.8108 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0389 | est fdr 0.8760 | true fdr 0.8108 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0387 | est fdr 0.8777 | true fdr 0.8108 | true power 0.7250
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0385 | est fdr 0.8762 | true fdr 0.8094 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0385 | est fdr 0.8748 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0384 | est fdr 0.8764 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8780 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0380 | est fdr 0.8797 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.8813 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.8829 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8846 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8862 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8878 | true fdr 0.8098 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0371 | est fdr 0.8864 | true fdr 0.8101 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0371 | est fdr 0.8849 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.8865 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0368 | est fdr 0.8882 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0365 | est fdr 0.8898 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0363 | est fdr 0.8914 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0361 | est fdr 0.8930 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0357 | est fdr 0.8947 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0353 | est fdr 0.8963 | true fdr 0.8104 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0353 | est fdr 0.8948 | true fdr 0.8107 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0353 | est fdr 0.8934 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8950 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.8966 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.8982 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.8998 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.9015 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0348 | est fdr 0.9031 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9047 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9063 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0345 | est fdr 0.9079 | true fdr 0.8110 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0344 | est fdr 0.9065 | true fdr 0.8113 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0340 | est fdr 0.9081 | true fdr 0.8113 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.9066 | true fdr 0.8116 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.9082 | true fdr 0.8116 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.9098 | true fdr 0.8116 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0335 | est fdr 0.9084 | true fdr 0.8119 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0333 | est fdr 0.9069 | true fdr 0.8122 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0333 | est fdr 0.9054 | true fdr 0.8125 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.9071 | true fdr 0.8125 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.9056 | true fdr 0.8128 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0329 | est fdr 0.9072 | true fdr 0.8128 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0329 | est fdr 0.9088 | true fdr 0.8128 | true power 0.7312
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0328 | est fdr 0.9073 | true fdr 0.8115 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0325 | est fdr 0.9059 | true fdr 0.8118 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0325 | est fdr 0.9075 | true fdr 0.8118 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0325 | est fdr 0.9091 | true fdr 0.8118 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0323 | est fdr 0.9107 | true fdr 0.8118 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0323 | est fdr 0.9092 | true fdr 0.8121 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9108 | true fdr 0.8121 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9094 | true fdr 0.8124 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9110 | true fdr 0.8124 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9095 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9111 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0314 | est fdr 0.9127 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0313 | est fdr 0.9143 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9159 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9175 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0310 | est fdr 0.9190 | true fdr 0.8127 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0309 | est fdr 0.9176 | true fdr 0.8130 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0308 | est fdr 0.9161 | true fdr 0.8133 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9147 | true fdr 0.8136 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9132 | true fdr 0.8139 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.9118 | true fdr 0.8142 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0302 | est fdr 0.9134 | true fdr 0.8142 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9150 | true fdr 0.8142 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9165 | true fdr 0.8142 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9151 | true fdr 0.8145 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.9167 | true fdr 0.8145 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.9152 | true fdr 0.8148 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.9168 | true fdr 0.8148 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.9154 | true fdr 0.8150 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.9139 | true fdr 0.8153 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.9125 | true fdr 0.8156 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.9111 | true fdr 0.8159 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0296 | est fdr 0.9126 | true fdr 0.8159 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0295 | est fdr 0.9142 | true fdr 0.8159 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.9158 | true fdr 0.8159 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0292 | est fdr 0.9173 | true fdr 0.8159 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0291 | est fdr 0.9159 | true fdr 0.8162 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.9145 | true fdr 0.8165 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.9160 | true fdr 0.8165 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0288 | est fdr 0.9176 | true fdr 0.8165 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0288 | est fdr 0.9161 | true fdr 0.8168 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.9147 | true fdr 0.8171 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0286 | est fdr 0.9133 | true fdr 0.8173 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0284 | est fdr 0.9149 | true fdr 0.8173 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0281 | est fdr 0.9134 | true fdr 0.8176 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0281 | est fdr 0.9150 | true fdr 0.8176 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0281 | est fdr 0.9165 | true fdr 0.8176 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0281 | est fdr 0.9151 | true fdr 0.8179 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.9137 | true fdr 0.8182 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0279 | est fdr 0.9123 | true fdr 0.8185 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0279 | est fdr 0.9109 | true fdr 0.8187 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0279 | est fdr 0.9124 | true fdr 0.8187 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0274 | est fdr 0.9140 | true fdr 0.8187 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0268 | est fdr 0.9126 | true fdr 0.8190 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0268 | est fdr 0.9141 | true fdr 0.8190 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0266 | est fdr 0.9127 | true fdr 0.8193 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.9113 | true fdr 0.8196 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.9128 | true fdr 0.8196 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.9115 | true fdr 0.8198 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.9101 | true fdr 0.8201 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9087 | true fdr 0.8204 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9073 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0259 | est fdr 0.9088 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0259 | est fdr 0.9103 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0255 | est fdr 0.9119 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0252 | est fdr 0.9134 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9149 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9164 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9179 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.9195 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.9210 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0248 | est fdr 0.9225 | true fdr 0.8207 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0248 | est fdr 0.9211 | true fdr 0.8209 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0248 | est fdr 0.9197 | true fdr 0.8212 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0247 | est fdr 0.9212 | true fdr 0.8212 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0245 | est fdr 0.9227 | true fdr 0.8212 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.9242 | true fdr 0.8212 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.9258 | true fdr 0.8212 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9244 | true fdr 0.8215 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9230 | true fdr 0.8218 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0241 | est fdr 0.9216 | true fdr 0.8220 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.9231 | true fdr 0.8220 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0238 | est fdr 0.9246 | true fdr 0.8220 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0236 | est fdr 0.9232 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0235 | est fdr 0.9247 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9262 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9277 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9292 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9307 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.9322 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0229 | est fdr 0.9337 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0229 | est fdr 0.9352 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.9367 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.9383 | true fdr 0.8223 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.9368 | true fdr 0.8226 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.9354 | true fdr 0.8228 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.9369 | true fdr 0.8228 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.9384 | true fdr 0.8228 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9399 | true fdr 0.8228 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9414 | true fdr 0.8228 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.9400 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.9415 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0218 | est fdr 0.9430 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0217 | est fdr 0.9445 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.9460 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0212 | est fdr 0.9475 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0210 | est fdr 0.9490 | true fdr 0.8231 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.9476 | true fdr 0.8234 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.9462 | true fdr 0.8236 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0200 | est fdr 0.9448 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0199 | est fdr 0.9463 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9478 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9493 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9507 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0197 | est fdr 0.9522 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.9537 | true fdr 0.8239 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.9523 | true fdr 0.8241 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0195 | est fdr 0.9538 | true fdr 0.8241 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.9524 | true fdr 0.8244 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0193 | est fdr 0.9539 | true fdr 0.8244 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0192 | est fdr 0.9554 | true fdr 0.8244 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0192 | est fdr 0.9539 | true fdr 0.8247 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0190 | est fdr 0.9525 | true fdr 0.8249 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0189 | est fdr 0.9540 | true fdr 0.8249 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0189 | est fdr 0.9526 | true fdr 0.8252 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0187 | est fdr 0.9541 | true fdr 0.8252 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0187 | est fdr 0.9527 | true fdr 0.8254 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.9541 | true fdr 0.8254 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.9556 | true fdr 0.8254 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.9542 | true fdr 0.8257 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.9557 | true fdr 0.8257 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9572 | true fdr 0.8257 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0184 | est fdr 0.9558 | true fdr 0.8260 | true power 0.7375
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0183 | est fdr 0.9543 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0182 | est fdr 0.9558 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0182 | est fdr 0.9573 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.9588 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.9602 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.9617 | true fdr 0.8247 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0179 | est fdr 0.9603 | true fdr 0.8250 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.9618 | true fdr 0.8250 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.9632 | true fdr 0.8250 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0177 | est fdr 0.9618 | true fdr 0.8253 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0176 | est fdr 0.9633 | true fdr 0.8253 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.9648 | true fdr 0.8253 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.9633 | true fdr 0.8255 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.9648 | true fdr 0.8255 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.9634 | true fdr 0.8258 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0171 | est fdr 0.9649 | true fdr 0.8258 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0171 | est fdr 0.9635 | true fdr 0.8260 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.9649 | true fdr 0.8260 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.9664 | true fdr 0.8260 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.9650 | true fdr 0.8263 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.9636 | true fdr 0.8265 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.9650 | true fdr 0.8265 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0166 | est fdr 0.9636 | true fdr 0.8268 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0165 | est fdr 0.9651 | true fdr 0.8268 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.9665 | true fdr 0.8268 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.9680 | true fdr 0.8268 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0161 | est fdr 0.9666 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0159 | est fdr 0.9680 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0156 | est fdr 0.9695 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9709 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9724 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.9738 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.9753 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.9767 | true fdr 0.8270 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.9753 | true fdr 0.8273 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0150 | est fdr 0.9768 | true fdr 0.8273 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0150 | est fdr 0.9782 | true fdr 0.8273 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0149 | est fdr 0.9768 | true fdr 0.8275 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0148 | est fdr 0.9783 | true fdr 0.8275 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0148 | est fdr 0.9797 | true fdr 0.8275 | true power 0.7438
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.9783 | true fdr 0.8263 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.9769 | true fdr 0.8266 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0145 | est fdr 0.9755 | true fdr 0.8268 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9769 | true fdr 0.8268 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9784 | true fdr 0.8268 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9798 | true fdr 0.8268 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0143 | est fdr 0.9784 | true fdr 0.8271 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.9798 | true fdr 0.8271 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.9784 | true fdr 0.8273 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.9799 | true fdr 0.8273 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.9813 | true fdr 0.8273 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.9827 | true fdr 0.8273 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.9842 | true fdr 0.8273 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0138 | est fdr 0.9828 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0138 | est fdr 0.9842 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0134 | est fdr 0.9856 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0131 | est fdr 0.9871 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0131 | est fdr 0.9885 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9899 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9914 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9928 | true fdr 0.8276 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0129 | est fdr 0.9914 | true fdr 0.8278 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.9928 | true fdr 0.8278 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.9943 | true fdr 0.8278 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0125 | est fdr 0.9928 | true fdr 0.8281 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0125 | est fdr 0.9943 | true fdr 0.8281 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0125 | est fdr 0.9957 | true fdr 0.8281 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0125 | est fdr 0.9943 | true fdr 0.8283 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.9957 | true fdr 0.8283 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.9971 | true fdr 0.8283 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0123 | est fdr 0.9986 | true fdr 0.8283 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0122 | est fdr 0.9971 | true fdr 0.8286 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0121 | est fdr 0.9986 | true fdr 0.8286 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0000 | true fdr 0.8286 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9986 | true fdr 0.8288 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.0000 | true fdr 0.8288 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.9986 | true fdr 0.8291 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0000 | true fdr 0.8291 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0014 | true fdr 0.8291 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0000 | true fdr 0.8293 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.0014 | true fdr 0.8293 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0028 | true fdr 0.8293 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0014 | true fdr 0.8295 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0028 | true fdr 0.8295 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.0014 | true fdr 0.8298 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0114 | est fdr 1.0000 | true fdr 0.8300 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0112 | est fdr 1.0014 | true fdr 0.8300 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0000 | true fdr 0.8303 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.9986 | true fdr 0.8305 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.0000 | true fdr 0.8305 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.9986 | true fdr 0.8307 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.0000 | true fdr 0.8307 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.9986 | true fdr 0.8310 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.0000 | true fdr 0.8310 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.0014 | true fdr 0.8310 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.0028 | true fdr 0.8310 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.0042 | true fdr 0.8310 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.0028 | true fdr 0.8312 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.0042 | true fdr 0.8312 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.0028 | true fdr 0.8315 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.0042 | true fdr 0.8315 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.0056 | true fdr 0.8315 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.0070 | true fdr 0.8315 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.0056 | true fdr 0.8317 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.0070 | true fdr 0.8317 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.0084 | true fdr 0.8317 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.0070 | true fdr 0.8319 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.0084 | true fdr 0.8319 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.0070 | true fdr 0.8322 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.0056 | true fdr 0.8324 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.0042 | true fdr 0.8326 | true power 0.7500
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.0028 | true fdr 0.8315 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.0042 | true fdr 0.8315 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.0028 | true fdr 0.8317 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.0014 | true fdr 0.8319 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.0028 | true fdr 0.8319 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.0042 | true fdr 0.8319 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.0056 | true fdr 0.8319 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.0042 | true fdr 0.8322 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.0055 | true fdr 0.8322 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.0069 | true fdr 0.8322 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.0055 | true fdr 0.8324 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.0069 | true fdr 0.8324 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.0055 | true fdr 0.8326 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.0069 | true fdr 0.8326 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.0055 | true fdr 0.8329 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.0069 | true fdr 0.8329 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.0055 | true fdr 0.8331 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.0041 | true fdr 0.8333 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.0028 | true fdr 0.8336 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.0014 | true fdr 0.8338 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.0027 | true fdr 0.8338 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.0041 | true fdr 0.8338 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.0027 | true fdr 0.8340 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0041 | true fdr 0.8340 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0055 | true fdr 0.8340 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0069 | true fdr 0.8340 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0055 | true fdr 0.8342 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0068 | true fdr 0.8342 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.0082 | true fdr 0.8342 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.0096 | true fdr 0.8342 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.0110 | true fdr 0.8342 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.0096 | true fdr 0.8345 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.0109 | true fdr 0.8345 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.0123 | true fdr 0.8345 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.0137 | true fdr 0.8345 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.0150 | true fdr 0.8345 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.0137 | true fdr 0.8347 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.0150 | true fdr 0.8347 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.0136 | true fdr 0.8349 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.0150 | true fdr 0.8349 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.0164 | true fdr 0.8349 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.0150 | true fdr 0.8351 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.0163 | true fdr 0.8351 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.0177 | true fdr 0.8351 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.0191 | true fdr 0.8351 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0204 | true fdr 0.8351 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.0190 | true fdr 0.8354 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.0177 | true fdr 0.8356 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.0190 | true fdr 0.8356 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.0176 | true fdr 0.8358 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.0190 | true fdr 0.8358 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.0176 | true fdr 0.8360 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.0190 | true fdr 0.8360 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0176 | true fdr 0.8363 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.0189 | true fdr 0.8363 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0203 | true fdr 0.8363 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.0189 | true fdr 0.8365 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0203 | true fdr 0.8365 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.0189 | true fdr 0.8367 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.0202 | true fdr 0.8367 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0216 | true fdr 0.8367 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.0229 | true fdr 0.8367 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.0216 | true fdr 0.8369 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.0229 | true fdr 0.8369 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.0243 | true fdr 0.8369 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.0229 | true fdr 0.8371 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.0242 | true fdr 0.8371 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.0256 | true fdr 0.8371 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0269 | true fdr 0.8371 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0255 | true fdr 0.8374 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0269 | true fdr 0.8374 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.0255 | true fdr 0.8376 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.0268 | true fdr 0.8376 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.0255 | true fdr 0.8378 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.0241 | true fdr 0.8380 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0227 | true fdr 0.8382 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.0214 | true fdr 0.8385 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.0227 | true fdr 0.8385 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.0213 | true fdr 0.8387 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.0227 | true fdr 0.8387 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.0213 | true fdr 0.8389 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0226 | true fdr 0.8389 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.0213 | true fdr 0.8391 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.0226 | true fdr 0.8391 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.0239 | true fdr 0.8391 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.0226 | true fdr 0.8393 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.0239 | true fdr 0.8393 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.0252 | true fdr 0.8393 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.0266 | true fdr 0.8393 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.0252 | true fdr 0.8395 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.0265 | true fdr 0.8395 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.0279 | true fdr 0.8395 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.0265 | true fdr 0.8397 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.0278 | true fdr 0.8397 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.0265 | true fdr 0.8399 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.0251 | true fdr 0.8402 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.0264 | true fdr 0.8402 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0277 | true fdr 0.8402 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.0291 | true fdr 0.8402 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0304 | true fdr 0.8402 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0290 | true fdr 0.8404 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0277 | true fdr 0.8406 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0263 | true fdr 0.8408 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0276 | true fdr 0.8408 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.0263 | true fdr 0.8410 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.0249 | true fdr 0.8412 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.0262 | true fdr 0.8412 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.0249 | true fdr 0.8414 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.0262 | true fdr 0.8414 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.0249 | true fdr 0.8416 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.0262 | true fdr 0.8416 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.0275 | true fdr 0.8416 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0261 | true fdr 0.8418 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0275 | true fdr 0.8418 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.0261 | true fdr 0.8420 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0274 | true fdr 0.8420 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0261 | true fdr 0.8422 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.0247 | true fdr 0.8424 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.0234 | true fdr 0.8427 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.0247 | true fdr 0.8427 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.0260 | true fdr 0.8427 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.0247 | true fdr 0.8429 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0260 | true fdr 0.8429 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.0246 | true fdr 0.8431 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.0259 | true fdr 0.8431 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.0272 | true fdr 0.8431 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.0259 | true fdr 0.8433 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.0246 | true fdr 0.8435 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.0259 | true fdr 0.8435 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.0245 | true fdr 0.8437 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.0232 | true fdr 0.8439 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.0219 | true fdr 0.8441 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.0232 | true fdr 0.8441 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.0245 | true fdr 0.8441 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.0258 | true fdr 0.8441 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.0271 | true fdr 0.8441 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.0257 | true fdr 0.8443 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.0270 | true fdr 0.8443 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.0257 | true fdr 0.8445 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.0270 | true fdr 0.8445 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.0283 | true fdr 0.8445 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.0270 | true fdr 0.8447 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.0282 | true fdr 0.8447 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.0295 | true fdr 0.8447 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.0282 | true fdr 0.8449 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.0269 | true fdr 0.8451 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0282 | true fdr 0.8451 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0269 | true fdr 0.8453 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0255 | true fdr 0.8455 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0242 | true fdr 0.8457 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0229 | true fdr 0.8459 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.0242 | true fdr 0.8459 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.0229 | true fdr 0.8461 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.0216 | true fdr 0.8463 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.0203 | true fdr 0.8464 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0216 | true fdr 0.8464 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0203 | true fdr 0.8466 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0215 | true fdr 0.8466 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.0203 | true fdr 0.8468 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0190 | true fdr 0.8470 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0202 | true fdr 0.8470 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0189 | true fdr 0.8472 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.0177 | true fdr 0.8474 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0164 | true fdr 0.8476 | true power 0.7562
07-10 06:52 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:52 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.0164 | true fdr 0.8476 | true power 0.7562
07-10 06:52 fdr_control  INFO     W_est is DAG
07-10 06:52 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:52 fdr_control  INFO     ==============================
07-10 06:52 __main__     INFO     knockoff: 5 | model: 0
07-10 06:52 utils        DEBUG    load W with seed 5_0 in simulated_data/v11/v40/W
07-10 06:57 fdr_control  INFO     ==============================
07-10 06:57 fdr_control  INFO     expected FDR 0.2
07-10 06:57 fdr_control  DEBUG    thresh 2.5159 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:57 fdr_control  DEBUG    thresh 2.3739 | est fdr 0.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:57 fdr_control  DEBUG    thresh 2.2182 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 06:57 fdr_control  DEBUG    thresh 2.0719 | est fdr 1.5000 | true fdr 1.0000 | true power 0.0000
07-10 06:57 fdr_control  DEBUG    thresh 2.0516 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 2.0399 | est fdr 0.7500 | true fdr 0.7500 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 2.0015 | est fdr 0.6000 | true fdr 0.8000 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.9785 | est fdr 0.8000 | true fdr 0.8000 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.9495 | est fdr 0.6667 | true fdr 0.8333 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.8751 | est fdr 0.8333 | true fdr 0.8333 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.8474 | est fdr 0.7143 | true fdr 0.8571 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.8284 | est fdr 0.8571 | true fdr 0.8571 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.8047 | est fdr 1.0000 | true fdr 0.8571 | true power 0.0063
07-10 06:57 fdr_control  DEBUG    thresh 1.7613 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0125
07-10 06:57 fdr_control  DEBUG    thresh 1.6714 | est fdr 0.7778 | true fdr 0.6667 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.6096 | est fdr 0.8889 | true fdr 0.6667 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.5711 | est fdr 0.8000 | true fdr 0.7000 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.5673 | est fdr 0.7273 | true fdr 0.7273 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.5536 | est fdr 0.8182 | true fdr 0.7273 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.5172 | est fdr 0.9091 | true fdr 0.7273 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.5120 | est fdr 0.8333 | true fdr 0.7500 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.4813 | est fdr 0.7692 | true fdr 0.7692 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.4510 | est fdr 0.7143 | true fdr 0.7857 | true power 0.0187
07-10 06:57 fdr_control  DEBUG    thresh 1.4263 | est fdr 0.6667 | true fdr 0.7333 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.4098 | est fdr 0.7333 | true fdr 0.7333 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.4002 | est fdr 0.8000 | true fdr 0.7333 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.3993 | est fdr 0.8667 | true fdr 0.7333 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.3958 | est fdr 0.8125 | true fdr 0.7500 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.3931 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.3839 | est fdr 0.8235 | true fdr 0.7647 | true power 0.0250
07-10 06:57 fdr_control  DEBUG    thresh 1.3793 | est fdr 0.7778 | true fdr 0.7222 | true power 0.0312
07-10 06:57 fdr_control  DEBUG    thresh 1.3523 | est fdr 0.8333 | true fdr 0.7222 | true power 0.0312
07-10 06:57 fdr_control  DEBUG    thresh 1.3458 | est fdr 0.8889 | true fdr 0.7222 | true power 0.0312
07-10 06:57 fdr_control  DEBUG    thresh 1.3336 | est fdr 0.8421 | true fdr 0.7368 | true power 0.0312
07-10 06:57 fdr_control  DEBUG    thresh 1.3240 | est fdr 0.8947 | true fdr 0.7368 | true power 0.0312
07-10 06:57 fdr_control  DEBUG    thresh 1.3120 | est fdr 0.8500 | true fdr 0.7000 | true power 0.0375
07-10 06:57 fdr_control  DEBUG    thresh 1.3067 | est fdr 0.9000 | true fdr 0.7000 | true power 0.0375
07-10 06:57 fdr_control  DEBUG    thresh 1.3006 | est fdr 0.8571 | true fdr 0.6667 | true power 0.0437
07-10 06:57 fdr_control  DEBUG    thresh 1.2896 | est fdr 0.8182 | true fdr 0.6818 | true power 0.0437
07-10 06:57 fdr_control  DEBUG    thresh 1.2827 | est fdr 0.7826 | true fdr 0.6522 | true power 0.0500
07-10 06:57 fdr_control  DEBUG    thresh 1.2826 | est fdr 0.8261 | true fdr 0.6522 | true power 0.0500
07-10 06:57 fdr_control  DEBUG    thresh 1.2627 | est fdr 0.7917 | true fdr 0.6667 | true power 0.0500
07-10 06:57 fdr_control  DEBUG    thresh 1.2611 | est fdr 0.7600 | true fdr 0.6400 | true power 0.0563
07-10 06:57 fdr_control  DEBUG    thresh 1.2486 | est fdr 0.8000 | true fdr 0.6400 | true power 0.0563
07-10 06:57 fdr_control  DEBUG    thresh 1.2404 | est fdr 0.8400 | true fdr 0.6400 | true power 0.0563
07-10 06:57 fdr_control  DEBUG    thresh 1.2372 | est fdr 0.8077 | true fdr 0.6538 | true power 0.0563
07-10 06:57 fdr_control  DEBUG    thresh 1.2360 | est fdr 0.8462 | true fdr 0.6538 | true power 0.0563
07-10 06:57 fdr_control  DEBUG    thresh 1.2263 | est fdr 0.8148 | true fdr 0.6296 | true power 0.0625
07-10 06:57 fdr_control  DEBUG    thresh 1.2155 | est fdr 0.7857 | true fdr 0.6071 | true power 0.0688
07-10 06:57 fdr_control  DEBUG    thresh 1.1826 | est fdr 0.8214 | true fdr 0.6071 | true power 0.0688
07-10 06:57 fdr_control  DEBUG    thresh 1.1801 | est fdr 0.7931 | true fdr 0.5862 | true power 0.0750
07-10 06:57 fdr_control  DEBUG    thresh 1.1743 | est fdr 0.7667 | true fdr 0.6000 | true power 0.0750
07-10 06:57 fdr_control  DEBUG    thresh 1.1662 | est fdr 0.7419 | true fdr 0.5806 | true power 0.0813
07-10 06:57 fdr_control  DEBUG    thresh 1.1645 | est fdr 0.7188 | true fdr 0.5938 | true power 0.0813
07-10 06:57 fdr_control  DEBUG    thresh 1.1552 | est fdr 0.7500 | true fdr 0.5938 | true power 0.0813
07-10 06:57 fdr_control  DEBUG    thresh 1.1521 | est fdr 0.7273 | true fdr 0.5758 | true power 0.0875
07-10 06:57 fdr_control  DEBUG    thresh 1.1383 | est fdr 0.7059 | true fdr 0.5588 | true power 0.0938
07-10 06:57 fdr_control  DEBUG    thresh 1.1342 | est fdr 0.7353 | true fdr 0.5588 | true power 0.0938
07-10 06:57 fdr_control  DEBUG    thresh 1.1319 | est fdr 0.7143 | true fdr 0.5429 | true power 0.1000
07-10 06:57 fdr_control  DEBUG    thresh 1.1166 | est fdr 0.6944 | true fdr 0.5278 | true power 0.1062
07-10 06:57 fdr_control  DEBUG    thresh 1.1132 | est fdr 0.6757 | true fdr 0.5135 | true power 0.1125
07-10 06:57 fdr_control  DEBUG    thresh 1.1001 | est fdr 0.6579 | true fdr 0.5263 | true power 0.1125
07-10 06:57 fdr_control  DEBUG    thresh 1.0943 | est fdr 0.6410 | true fdr 0.5128 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0939 | est fdr 0.6667 | true fdr 0.5128 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0842 | est fdr 0.6500 | true fdr 0.5250 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0837 | est fdr 0.6341 | true fdr 0.5366 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0811 | est fdr 0.6585 | true fdr 0.5366 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0790 | est fdr 0.6829 | true fdr 0.5366 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0785 | est fdr 0.7073 | true fdr 0.5366 | true power 0.1187
07-10 06:57 fdr_control  DEBUG    thresh 1.0757 | est fdr 0.6905 | true fdr 0.5238 | true power 0.1250
07-10 06:57 fdr_control  DEBUG    thresh 1.0714 | est fdr 0.6744 | true fdr 0.5349 | true power 0.1250
07-10 06:57 fdr_control  DEBUG    thresh 1.0672 | est fdr 0.6977 | true fdr 0.5349 | true power 0.1250
07-10 06:57 fdr_control  DEBUG    thresh 1.0652 | est fdr 0.7209 | true fdr 0.5349 | true power 0.1250
07-10 06:57 fdr_control  DEBUG    thresh 1.0646 | est fdr 0.7442 | true fdr 0.5349 | true power 0.1250
07-10 06:57 fdr_control  DEBUG    thresh 1.0641 | est fdr 0.7273 | true fdr 0.5227 | true power 0.1313
07-10 06:57 fdr_control  DEBUG    thresh 1.0632 | est fdr 0.7111 | true fdr 0.5333 | true power 0.1313
07-10 06:57 fdr_control  DEBUG    thresh 1.0613 | est fdr 0.6957 | true fdr 0.5217 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0605 | est fdr 0.6809 | true fdr 0.5319 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0532 | est fdr 0.7021 | true fdr 0.5319 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0512 | est fdr 0.6875 | true fdr 0.5417 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0502 | est fdr 0.6735 | true fdr 0.5510 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0337 | est fdr 0.6939 | true fdr 0.5510 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0336 | est fdr 0.6800 | true fdr 0.5600 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0317 | est fdr 0.6667 | true fdr 0.5686 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0307 | est fdr 0.6863 | true fdr 0.5686 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0244 | est fdr 0.6731 | true fdr 0.5769 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0205 | est fdr 0.6923 | true fdr 0.5769 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0191 | est fdr 0.6792 | true fdr 0.5849 | true power 0.1375
07-10 06:57 fdr_control  DEBUG    thresh 1.0139 | est fdr 0.6667 | true fdr 0.5741 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 1.0121 | est fdr 0.6545 | true fdr 0.5818 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 0.9973 | est fdr 0.6429 | true fdr 0.5893 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 0.9915 | est fdr 0.6607 | true fdr 0.5893 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 0.9763 | est fdr 0.6786 | true fdr 0.5893 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 0.9596 | est fdr 0.6964 | true fdr 0.5893 | true power 0.1437
07-10 06:57 fdr_control  DEBUG    thresh 0.9505 | est fdr 0.6842 | true fdr 0.5789 | true power 0.1500
07-10 06:57 fdr_control  DEBUG    thresh 0.9489 | est fdr 0.6724 | true fdr 0.5862 | true power 0.1500
07-10 06:57 fdr_control  DEBUG    thresh 0.9426 | est fdr 0.6610 | true fdr 0.5932 | true power 0.1500
07-10 06:57 fdr_control  DEBUG    thresh 0.9354 | est fdr 0.6500 | true fdr 0.5833 | true power 0.1562
07-10 06:57 fdr_control  DEBUG    thresh 0.9334 | est fdr 0.6667 | true fdr 0.5833 | true power 0.1562
07-10 06:57 fdr_control  DEBUG    thresh 0.9241 | est fdr 0.6557 | true fdr 0.5902 | true power 0.1562
07-10 06:57 fdr_control  DEBUG    thresh 0.9211 | est fdr 0.6452 | true fdr 0.5806 | true power 0.1625
07-10 06:57 fdr_control  DEBUG    thresh 0.9209 | est fdr 0.6349 | true fdr 0.5873 | true power 0.1625
07-10 06:57 fdr_control  DEBUG    thresh 0.9097 | est fdr 0.6250 | true fdr 0.5781 | true power 0.1688
07-10 06:57 fdr_control  DEBUG    thresh 0.9024 | est fdr 0.6154 | true fdr 0.5692 | true power 0.1750
07-10 06:57 fdr_control  DEBUG    thresh 0.9022 | est fdr 0.6061 | true fdr 0.5758 | true power 0.1750
07-10 06:57 fdr_control  DEBUG    thresh 0.9003 | est fdr 0.5970 | true fdr 0.5821 | true power 0.1750
07-10 06:57 fdr_control  DEBUG    thresh 0.8982 | est fdr 0.5882 | true fdr 0.5735 | true power 0.1812
07-10 06:57 fdr_control  DEBUG    thresh 0.8936 | est fdr 0.5797 | true fdr 0.5797 | true power 0.1812
07-10 06:57 fdr_control  DEBUG    thresh 0.8896 | est fdr 0.5714 | true fdr 0.5714 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8885 | est fdr 0.5634 | true fdr 0.5775 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8814 | est fdr 0.5556 | true fdr 0.5833 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8702 | est fdr 0.5479 | true fdr 0.5890 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8697 | est fdr 0.5405 | true fdr 0.5946 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8653 | est fdr 0.5541 | true fdr 0.5946 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8617 | est fdr 0.5467 | true fdr 0.6000 | true power 0.1875
07-10 06:57 fdr_control  DEBUG    thresh 0.8578 | est fdr 0.5395 | true fdr 0.5921 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8321 | est fdr 0.5526 | true fdr 0.5921 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8313 | est fdr 0.5658 | true fdr 0.5921 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8302 | est fdr 0.5789 | true fdr 0.5921 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8265 | est fdr 0.5714 | true fdr 0.5974 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8203 | est fdr 0.5641 | true fdr 0.6026 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8163 | est fdr 0.5570 | true fdr 0.6076 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8077 | est fdr 0.5696 | true fdr 0.6076 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8070 | est fdr 0.5823 | true fdr 0.6076 | true power 0.1938
07-10 06:57 fdr_control  DEBUG    thresh 0.8050 | est fdr 0.5750 | true fdr 0.6000 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.8048 | est fdr 0.5875 | true fdr 0.6000 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.8026 | est fdr 0.6000 | true fdr 0.6000 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.8009 | est fdr 0.5926 | true fdr 0.6049 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.7953 | est fdr 0.6049 | true fdr 0.6049 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.7950 | est fdr 0.6173 | true fdr 0.6049 | true power 0.2000
07-10 06:57 fdr_control  DEBUG    thresh 0.7946 | est fdr 0.6098 | true fdr 0.5976 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7941 | est fdr 0.6220 | true fdr 0.5976 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7904 | est fdr 0.6341 | true fdr 0.5976 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7884 | est fdr 0.6463 | true fdr 0.5976 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7880 | est fdr 0.6386 | true fdr 0.6024 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7877 | est fdr 0.6506 | true fdr 0.6024 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7876 | est fdr 0.6627 | true fdr 0.6024 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7843 | est fdr 0.6548 | true fdr 0.6071 | true power 0.2062
07-10 06:57 fdr_control  DEBUG    thresh 0.7831 | est fdr 0.6471 | true fdr 0.6000 | true power 0.2125
07-10 06:57 fdr_control  DEBUG    thresh 0.7797 | est fdr 0.6588 | true fdr 0.6000 | true power 0.2125
07-10 06:57 fdr_control  DEBUG    thresh 0.7785 | est fdr 0.6512 | true fdr 0.5930 | true power 0.2188
07-10 06:57 fdr_control  DEBUG    thresh 0.7673 | est fdr 0.6437 | true fdr 0.5977 | true power 0.2188
07-10 06:57 fdr_control  DEBUG    thresh 0.7637 | est fdr 0.6364 | true fdr 0.6023 | true power 0.2188
07-10 06:57 fdr_control  DEBUG    thresh 0.7631 | est fdr 0.6477 | true fdr 0.6023 | true power 0.2188
07-10 06:57 fdr_control  DEBUG    thresh 0.7594 | est fdr 0.6591 | true fdr 0.6023 | true power 0.2188
07-10 06:57 fdr_control  DEBUG    thresh 0.7543 | est fdr 0.6517 | true fdr 0.5955 | true power 0.2250
07-10 06:57 fdr_control  DEBUG    thresh 0.7506 | est fdr 0.6444 | true fdr 0.5889 | true power 0.2313
07-10 06:57 fdr_control  DEBUG    thresh 0.7484 | est fdr 0.6556 | true fdr 0.5889 | true power 0.2313
07-10 06:57 fdr_control  DEBUG    thresh 0.7478 | est fdr 0.6484 | true fdr 0.5824 | true power 0.2375
07-10 06:57 fdr_control  DEBUG    thresh 0.7460 | est fdr 0.6413 | true fdr 0.5761 | true power 0.2437
07-10 06:57 fdr_control  DEBUG    thresh 0.7455 | est fdr 0.6344 | true fdr 0.5806 | true power 0.2437
07-10 06:57 fdr_control  DEBUG    thresh 0.7425 | est fdr 0.6452 | true fdr 0.5806 | true power 0.2437
07-10 06:57 fdr_control  DEBUG    thresh 0.7394 | est fdr 0.6383 | true fdr 0.5745 | true power 0.2500
07-10 06:57 fdr_control  DEBUG    thresh 0.7217 | est fdr 0.6316 | true fdr 0.5684 | true power 0.2562
07-10 06:57 fdr_control  DEBUG    thresh 0.7210 | est fdr 0.6421 | true fdr 0.5684 | true power 0.2562
07-10 06:57 fdr_control  DEBUG    thresh 0.7189 | est fdr 0.6526 | true fdr 0.5684 | true power 0.2562
07-10 06:57 fdr_control  DEBUG    thresh 0.7153 | est fdr 0.6632 | true fdr 0.5684 | true power 0.2562
07-10 06:57 fdr_control  DEBUG    thresh 0.7146 | est fdr 0.6562 | true fdr 0.5625 | true power 0.2625
07-10 06:57 fdr_control  DEBUG    thresh 0.7118 | est fdr 0.6495 | true fdr 0.5670 | true power 0.2625
07-10 06:57 fdr_control  DEBUG    thresh 0.7116 | est fdr 0.6429 | true fdr 0.5612 | true power 0.2687
07-10 06:57 fdr_control  DEBUG    thresh 0.7060 | est fdr 0.6364 | true fdr 0.5556 | true power 0.2750
07-10 06:57 fdr_control  DEBUG    thresh 0.6993 | est fdr 0.6300 | true fdr 0.5600 | true power 0.2750
07-10 06:57 fdr_control  DEBUG    thresh 0.6913 | est fdr 0.6238 | true fdr 0.5545 | true power 0.2812
07-10 06:57 fdr_control  DEBUG    thresh 0.6912 | est fdr 0.6176 | true fdr 0.5490 | true power 0.2875
07-10 06:57 fdr_control  DEBUG    thresh 0.6885 | est fdr 0.6275 | true fdr 0.5490 | true power 0.2875
07-10 06:57 fdr_control  DEBUG    thresh 0.6865 | est fdr 0.6214 | true fdr 0.5437 | true power 0.2938
07-10 06:57 fdr_control  DEBUG    thresh 0.6855 | est fdr 0.6311 | true fdr 0.5437 | true power 0.2938
07-10 06:57 fdr_control  DEBUG    thresh 0.6803 | est fdr 0.6250 | true fdr 0.5481 | true power 0.2938
07-10 06:57 fdr_control  DEBUG    thresh 0.6787 | est fdr 0.6346 | true fdr 0.5481 | true power 0.2938
07-10 06:57 fdr_control  DEBUG    thresh 0.6723 | est fdr 0.6286 | true fdr 0.5524 | true power 0.2938
07-10 06:57 fdr_control  DEBUG    thresh 0.6709 | est fdr 0.6226 | true fdr 0.5472 | true power 0.3000
07-10 06:57 fdr_control  DEBUG    thresh 0.6702 | est fdr 0.6168 | true fdr 0.5421 | true power 0.3063
07-10 06:57 fdr_control  DEBUG    thresh 0.6668 | est fdr 0.6111 | true fdr 0.5370 | true power 0.3125
07-10 06:57 fdr_control  DEBUG    thresh 0.6663 | est fdr 0.6204 | true fdr 0.5370 | true power 0.3125
07-10 06:57 fdr_control  DEBUG    thresh 0.6652 | est fdr 0.6147 | true fdr 0.5321 | true power 0.3187
07-10 06:57 fdr_control  DEBUG    thresh 0.6627 | est fdr 0.6091 | true fdr 0.5364 | true power 0.3187
07-10 06:57 fdr_control  DEBUG    thresh 0.6614 | est fdr 0.6036 | true fdr 0.5315 | true power 0.3250
07-10 06:57 fdr_control  DEBUG    thresh 0.6593 | est fdr 0.5982 | true fdr 0.5268 | true power 0.3312
07-10 06:57 fdr_control  DEBUG    thresh 0.6591 | est fdr 0.5929 | true fdr 0.5310 | true power 0.3312
07-10 06:57 fdr_control  DEBUG    thresh 0.6542 | est fdr 0.6018 | true fdr 0.5310 | true power 0.3312
07-10 06:57 fdr_control  DEBUG    thresh 0.6535 | est fdr 0.5965 | true fdr 0.5351 | true power 0.3312
07-10 06:57 fdr_control  DEBUG    thresh 0.6531 | est fdr 0.5913 | true fdr 0.5304 | true power 0.3375
07-10 06:57 fdr_control  DEBUG    thresh 0.6530 | est fdr 0.6000 | true fdr 0.5304 | true power 0.3375
07-10 06:57 fdr_control  DEBUG    thresh 0.6457 | est fdr 0.5948 | true fdr 0.5259 | true power 0.3438
07-10 06:57 fdr_control  DEBUG    thresh 0.6455 | est fdr 0.5897 | true fdr 0.5214 | true power 0.3500
07-10 06:57 fdr_control  DEBUG    thresh 0.6390 | est fdr 0.5847 | true fdr 0.5254 | true power 0.3500
07-10 06:57 fdr_control  DEBUG    thresh 0.6384 | est fdr 0.5932 | true fdr 0.5254 | true power 0.3500
07-10 06:57 fdr_control  DEBUG    thresh 0.6376 | est fdr 0.5882 | true fdr 0.5210 | true power 0.3563
07-10 06:57 fdr_control  DEBUG    thresh 0.6307 | est fdr 0.5833 | true fdr 0.5167 | true power 0.3625
07-10 06:57 fdr_control  DEBUG    thresh 0.6265 | est fdr 0.5785 | true fdr 0.5207 | true power 0.3625
07-10 06:57 fdr_control  DEBUG    thresh 0.6221 | est fdr 0.5738 | true fdr 0.5164 | true power 0.3688
07-10 06:57 fdr_control  DEBUG    thresh 0.6209 | est fdr 0.5691 | true fdr 0.5122 | true power 0.3750
07-10 06:57 fdr_control  DEBUG    thresh 0.6207 | est fdr 0.5645 | true fdr 0.5081 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6196 | est fdr 0.5600 | true fdr 0.5120 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6158 | est fdr 0.5680 | true fdr 0.5120 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6146 | est fdr 0.5635 | true fdr 0.5159 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6088 | est fdr 0.5714 | true fdr 0.5159 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6062 | est fdr 0.5669 | true fdr 0.5197 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6060 | est fdr 0.5625 | true fdr 0.5234 | true power 0.3812
07-10 06:57 fdr_control  DEBUG    thresh 0.6059 | est fdr 0.5581 | true fdr 0.5194 | true power 0.3875
07-10 06:57 fdr_control  DEBUG    thresh 0.6056 | est fdr 0.5538 | true fdr 0.5231 | true power 0.3875
07-10 06:57 fdr_control  DEBUG    thresh 0.6046 | est fdr 0.5496 | true fdr 0.5191 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.6018 | est fdr 0.5573 | true fdr 0.5191 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.6002 | est fdr 0.5649 | true fdr 0.5191 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5984 | est fdr 0.5606 | true fdr 0.5227 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5960 | est fdr 0.5682 | true fdr 0.5227 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5954 | est fdr 0.5758 | true fdr 0.5227 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5947 | est fdr 0.5833 | true fdr 0.5227 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5945 | est fdr 0.5909 | true fdr 0.5227 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5933 | est fdr 0.5865 | true fdr 0.5263 | true power 0.3937
07-10 06:57 fdr_control  DEBUG    thresh 0.5859 | est fdr 0.5821 | true fdr 0.5224 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5829 | est fdr 0.5778 | true fdr 0.5259 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5819 | est fdr 0.5735 | true fdr 0.5294 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5816 | est fdr 0.5809 | true fdr 0.5294 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5811 | est fdr 0.5882 | true fdr 0.5294 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5809 | est fdr 0.5956 | true fdr 0.5294 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5772 | est fdr 0.5912 | true fdr 0.5328 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5771 | est fdr 0.5870 | true fdr 0.5362 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5756 | est fdr 0.5942 | true fdr 0.5362 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5746 | est fdr 0.6014 | true fdr 0.5362 | true power 0.4000
07-10 06:57 fdr_control  DEBUG    thresh 0.5746 | est fdr 0.5971 | true fdr 0.5324 | true power 0.4062
07-10 06:57 fdr_control  DEBUG    thresh 0.5717 | est fdr 0.6043 | true fdr 0.5324 | true power 0.4062
07-10 06:57 fdr_control  DEBUG    thresh 0.5674 | est fdr 0.6000 | true fdr 0.5357 | true power 0.4062
07-10 06:57 fdr_control  DEBUG    thresh 0.5660 | est fdr 0.6071 | true fdr 0.5357 | true power 0.4062
07-10 06:57 fdr_control  DEBUG    thresh 0.5644 | est fdr 0.6143 | true fdr 0.5357 | true power 0.4062
07-10 06:57 fdr_control  DEBUG    thresh 0.5608 | est fdr 0.6099 | true fdr 0.5319 | true power 0.4125
07-10 06:57 fdr_control  DEBUG    thresh 0.5596 | est fdr 0.6056 | true fdr 0.5352 | true power 0.4125
07-10 06:57 fdr_control  DEBUG    thresh 0.5568 | est fdr 0.6127 | true fdr 0.5352 | true power 0.4125
07-10 06:57 fdr_control  DEBUG    thresh 0.5564 | est fdr 0.6084 | true fdr 0.5315 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5531 | est fdr 0.6154 | true fdr 0.5315 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5476 | est fdr 0.6224 | true fdr 0.5315 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5380 | est fdr 0.6181 | true fdr 0.5347 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5304 | est fdr 0.6138 | true fdr 0.5379 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5302 | est fdr 0.6207 | true fdr 0.5379 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5293 | est fdr 0.6276 | true fdr 0.5379 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5291 | est fdr 0.6233 | true fdr 0.5411 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5277 | est fdr 0.6190 | true fdr 0.5442 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5252 | est fdr 0.6259 | true fdr 0.5442 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5242 | est fdr 0.6216 | true fdr 0.5473 | true power 0.4188
07-10 06:57 fdr_control  DEBUG    thresh 0.5216 | est fdr 0.6174 | true fdr 0.5436 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5178 | est fdr 0.6133 | true fdr 0.5467 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5171 | est fdr 0.6200 | true fdr 0.5467 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5122 | est fdr 0.6159 | true fdr 0.5497 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5106 | est fdr 0.6225 | true fdr 0.5497 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5100 | est fdr 0.6291 | true fdr 0.5497 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5098 | est fdr 0.6250 | true fdr 0.5526 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5087 | est fdr 0.6209 | true fdr 0.5556 | true power 0.4250
07-10 06:57 fdr_control  DEBUG    thresh 0.5086 | est fdr 0.6169 | true fdr 0.5519 | true power 0.4313
07-10 06:57 fdr_control  DEBUG    thresh 0.5074 | est fdr 0.6234 | true fdr 0.5519 | true power 0.4313
07-10 06:57 fdr_control  DEBUG    thresh 0.5055 | est fdr 0.6299 | true fdr 0.5519 | true power 0.4313
07-10 06:57 fdr_control  DEBUG    thresh 0.5038 | est fdr 0.6364 | true fdr 0.5519 | true power 0.4313
07-10 06:57 fdr_control  DEBUG    thresh 0.5036 | est fdr 0.6323 | true fdr 0.5548 | true power 0.4313
07-10 06:57 fdr_control  DEBUG    thresh 0.5027 | est fdr 0.6282 | true fdr 0.5513 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.5023 | est fdr 0.6242 | true fdr 0.5541 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.5007 | est fdr 0.6203 | true fdr 0.5570 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4989 | est fdr 0.6266 | true fdr 0.5570 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4980 | est fdr 0.6226 | true fdr 0.5597 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4960 | est fdr 0.6188 | true fdr 0.5625 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4942 | est fdr 0.6250 | true fdr 0.5625 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4922 | est fdr 0.6312 | true fdr 0.5625 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4921 | est fdr 0.6273 | true fdr 0.5652 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4892 | est fdr 0.6335 | true fdr 0.5652 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4891 | est fdr 0.6398 | true fdr 0.5652 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4889 | est fdr 0.6460 | true fdr 0.5652 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4881 | est fdr 0.6420 | true fdr 0.5679 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4864 | est fdr 0.6481 | true fdr 0.5679 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4860 | est fdr 0.6442 | true fdr 0.5706 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4843 | est fdr 0.6402 | true fdr 0.5732 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4832 | est fdr 0.6463 | true fdr 0.5732 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4822 | est fdr 0.6524 | true fdr 0.5732 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4809 | est fdr 0.6585 | true fdr 0.5732 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4786 | est fdr 0.6646 | true fdr 0.5732 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4768 | est fdr 0.6606 | true fdr 0.5758 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4741 | est fdr 0.6566 | true fdr 0.5783 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4740 | est fdr 0.6527 | true fdr 0.5808 | true power 0.4375
07-10 06:57 fdr_control  DEBUG    thresh 0.4719 | est fdr 0.6488 | true fdr 0.5774 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4709 | est fdr 0.6450 | true fdr 0.5799 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4691 | est fdr 0.6509 | true fdr 0.5799 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4691 | est fdr 0.6471 | true fdr 0.5824 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4686 | est fdr 0.6529 | true fdr 0.5824 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4680 | est fdr 0.6588 | true fdr 0.5824 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4679 | est fdr 0.6550 | true fdr 0.5848 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4675 | est fdr 0.6512 | true fdr 0.5872 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4654 | est fdr 0.6474 | true fdr 0.5896 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4642 | est fdr 0.6532 | true fdr 0.5896 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4625 | est fdr 0.6494 | true fdr 0.5920 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4615 | est fdr 0.6457 | true fdr 0.5943 | true power 0.4437
07-10 06:57 fdr_control  DEBUG    thresh 0.4614 | est fdr 0.6420 | true fdr 0.5909 | true power 0.4500
07-10 06:57 fdr_control  DEBUG    thresh 0.4562 | est fdr 0.6477 | true fdr 0.5909 | true power 0.4500
07-10 06:57 fdr_control  DEBUG    thresh 0.4560 | est fdr 0.6534 | true fdr 0.5909 | true power 0.4500
07-10 06:57 fdr_control  DEBUG    thresh 0.4535 | est fdr 0.6497 | true fdr 0.5932 | true power 0.4500
07-10 06:57 fdr_control  DEBUG    thresh 0.4533 | est fdr 0.6461 | true fdr 0.5899 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4523 | est fdr 0.6425 | true fdr 0.5922 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4520 | est fdr 0.6389 | true fdr 0.5944 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4510 | est fdr 0.6444 | true fdr 0.5944 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4492 | est fdr 0.6409 | true fdr 0.5967 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4487 | est fdr 0.6374 | true fdr 0.5989 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4485 | est fdr 0.6429 | true fdr 0.5989 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4468 | est fdr 0.6393 | true fdr 0.6011 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4464 | est fdr 0.6359 | true fdr 0.6033 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4454 | est fdr 0.6413 | true fdr 0.6033 | true power 0.4562
07-10 06:57 fdr_control  DEBUG    thresh 0.4426 | est fdr 0.6378 | true fdr 0.6000 | true power 0.4625
07-10 06:57 fdr_control  DEBUG    thresh 0.4424 | est fdr 0.6432 | true fdr 0.6000 | true power 0.4625
07-10 06:57 fdr_control  DEBUG    thresh 0.4423 | est fdr 0.6398 | true fdr 0.5968 | true power 0.4688
07-10 06:57 fdr_control  DEBUG    thresh 0.4402 | est fdr 0.6364 | true fdr 0.5989 | true power 0.4688
07-10 06:57 fdr_control  DEBUG    thresh 0.4379 | est fdr 0.6330 | true fdr 0.5957 | true power 0.4750
07-10 06:57 fdr_control  DEBUG    thresh 0.4327 | est fdr 0.6383 | true fdr 0.5957 | true power 0.4750
07-10 06:57 fdr_control  DEBUG    thresh 0.4283 | est fdr 0.6436 | true fdr 0.5957 | true power 0.4750
07-10 06:57 fdr_control  DEBUG    thresh 0.4262 | est fdr 0.6402 | true fdr 0.5926 | true power 0.4813
07-10 06:57 fdr_control  DEBUG    thresh 0.4251 | est fdr 0.6455 | true fdr 0.5926 | true power 0.4813
07-10 06:57 fdr_control  DEBUG    thresh 0.4246 | est fdr 0.6421 | true fdr 0.5895 | true power 0.4875
07-10 06:57 fdr_control  DEBUG    thresh 0.4245 | est fdr 0.6387 | true fdr 0.5864 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4244 | est fdr 0.6440 | true fdr 0.5864 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4229 | est fdr 0.6406 | true fdr 0.5885 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4222 | est fdr 0.6373 | true fdr 0.5907 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4215 | est fdr 0.6425 | true fdr 0.5907 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4212 | est fdr 0.6477 | true fdr 0.5907 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4205 | est fdr 0.6443 | true fdr 0.5928 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4165 | est fdr 0.6410 | true fdr 0.5949 | true power 0.4938
07-10 06:57 fdr_control  DEBUG    thresh 0.4145 | est fdr 0.6378 | true fdr 0.5918 | true power 0.5000
07-10 06:57 fdr_control  DEBUG    thresh 0.4127 | est fdr 0.6429 | true fdr 0.5918 | true power 0.5000
07-10 06:57 fdr_control  DEBUG    thresh 0.4120 | est fdr 0.6396 | true fdr 0.5888 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4100 | est fdr 0.6447 | true fdr 0.5888 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4097 | est fdr 0.6497 | true fdr 0.5888 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4093 | est fdr 0.6548 | true fdr 0.5888 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4065 | est fdr 0.6599 | true fdr 0.5888 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4052 | est fdr 0.6566 | true fdr 0.5909 | true power 0.5062
07-10 06:57 fdr_control  DEBUG    thresh 0.4035 | est fdr 0.6533 | true fdr 0.5879 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.4020 | est fdr 0.6583 | true fdr 0.5879 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.4017 | est fdr 0.6633 | true fdr 0.5879 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.3985 | est fdr 0.6600 | true fdr 0.5900 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.3945 | est fdr 0.6650 | true fdr 0.5900 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.3939 | est fdr 0.6617 | true fdr 0.5920 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.3934 | est fdr 0.6667 | true fdr 0.5920 | true power 0.5125
07-10 06:57 fdr_control  DEBUG    thresh 0.3925 | est fdr 0.6634 | true fdr 0.5891 | true power 0.5188
07-10 06:57 fdr_control  DEBUG    thresh 0.3913 | est fdr 0.6683 | true fdr 0.5891 | true power 0.5188
07-10 06:57 fdr_control  DEBUG    thresh 0.3894 | est fdr 0.6650 | true fdr 0.5911 | true power 0.5188
07-10 06:57 fdr_control  DEBUG    thresh 0.3881 | est fdr 0.6618 | true fdr 0.5882 | true power 0.5250
07-10 06:57 fdr_control  DEBUG    thresh 0.3879 | est fdr 0.6585 | true fdr 0.5854 | true power 0.5312
07-10 06:57 fdr_control  DEBUG    thresh 0.3875 | est fdr 0.6634 | true fdr 0.5854 | true power 0.5312
07-10 06:57 fdr_control  DEBUG    thresh 0.3870 | est fdr 0.6602 | true fdr 0.5874 | true power 0.5312
07-10 06:57 fdr_control  DEBUG    thresh 0.3850 | est fdr 0.6570 | true fdr 0.5845 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3834 | est fdr 0.6538 | true fdr 0.5865 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3826 | est fdr 0.6507 | true fdr 0.5885 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3818 | est fdr 0.6555 | true fdr 0.5885 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3777 | est fdr 0.6603 | true fdr 0.5885 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3763 | est fdr 0.6571 | true fdr 0.5905 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3758 | est fdr 0.6540 | true fdr 0.5924 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3756 | est fdr 0.6509 | true fdr 0.5943 | true power 0.5375
07-10 06:57 fdr_control  DEBUG    thresh 0.3742 | est fdr 0.6479 | true fdr 0.5915 | true power 0.5437
07-10 06:57 fdr_control  DEBUG    thresh 0.3741 | est fdr 0.6449 | true fdr 0.5935 | true power 0.5437
07-10 06:57 fdr_control  DEBUG    thresh 0.3730 | est fdr 0.6419 | true fdr 0.5907 | true power 0.5500
07-10 06:57 fdr_control  DEBUG    thresh 0.3720 | est fdr 0.6389 | true fdr 0.5926 | true power 0.5500
07-10 06:57 fdr_control  DEBUG    thresh 0.3711 | est fdr 0.6359 | true fdr 0.5899 | true power 0.5563
07-10 06:57 fdr_control  DEBUG    thresh 0.3707 | est fdr 0.6330 | true fdr 0.5872 | true power 0.5625
07-10 06:57 fdr_control  DEBUG    thresh 0.3685 | est fdr 0.6301 | true fdr 0.5845 | true power 0.5687
07-10 06:57 fdr_control  DEBUG    thresh 0.3683 | est fdr 0.6273 | true fdr 0.5864 | true power 0.5687
07-10 06:57 fdr_control  DEBUG    thresh 0.3663 | est fdr 0.6244 | true fdr 0.5882 | true power 0.5687
07-10 06:57 fdr_control  DEBUG    thresh 0.3648 | est fdr 0.6216 | true fdr 0.5856 | true power 0.5750
07-10 06:57 fdr_control  DEBUG    thresh 0.3647 | est fdr 0.6188 | true fdr 0.5874 | true power 0.5750
07-10 06:57 fdr_control  DEBUG    thresh 0.3647 | est fdr 0.6233 | true fdr 0.5874 | true power 0.5750
07-10 06:57 fdr_control  DEBUG    thresh 0.3643 | est fdr 0.6205 | true fdr 0.5848 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3631 | est fdr 0.6178 | true fdr 0.5867 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3621 | est fdr 0.6150 | true fdr 0.5885 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3610 | est fdr 0.6195 | true fdr 0.5885 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3577 | est fdr 0.6239 | true fdr 0.5885 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3570 | est fdr 0.6211 | true fdr 0.5903 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3570 | est fdr 0.6184 | true fdr 0.5921 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3568 | est fdr 0.6157 | true fdr 0.5939 | true power 0.5813
07-10 06:57 fdr_control  DEBUG    thresh 0.3528 | est fdr 0.6130 | true fdr 0.5913 | true power 0.5875
07-10 06:57 fdr_control  DEBUG    thresh 0.3509 | est fdr 0.6174 | true fdr 0.5913 | true power 0.5875
07-10 06:57 fdr_control  DEBUG    thresh 0.3504 | est fdr 0.6217 | true fdr 0.5913 | true power 0.5875
07-10 06:57 fdr_control  DEBUG    thresh 0.3488 | est fdr 0.6190 | true fdr 0.5887 | true power 0.5938
07-10 06:57 fdr_control  DEBUG    thresh 0.3475 | est fdr 0.6164 | true fdr 0.5862 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3473 | est fdr 0.6137 | true fdr 0.5880 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3471 | est fdr 0.6180 | true fdr 0.5880 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3471 | est fdr 0.6154 | true fdr 0.5897 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3465 | est fdr 0.6128 | true fdr 0.5915 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3445 | est fdr 0.6102 | true fdr 0.5932 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3444 | est fdr 0.6144 | true fdr 0.5932 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3437 | est fdr 0.6186 | true fdr 0.5932 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3412 | est fdr 0.6160 | true fdr 0.5949 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3410 | est fdr 0.6134 | true fdr 0.5966 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3385 | est fdr 0.6176 | true fdr 0.5966 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3384 | est fdr 0.6218 | true fdr 0.5966 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3378 | est fdr 0.6192 | true fdr 0.5983 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3373 | est fdr 0.6167 | true fdr 0.6000 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3369 | est fdr 0.6141 | true fdr 0.6017 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3368 | est fdr 0.6116 | true fdr 0.6033 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3359 | est fdr 0.6157 | true fdr 0.6033 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3357 | est fdr 0.6132 | true fdr 0.6049 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3356 | est fdr 0.6173 | true fdr 0.6049 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.6214 | true fdr 0.6049 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.6189 | true fdr 0.6066 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3352 | est fdr 0.6163 | true fdr 0.6082 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3349 | est fdr 0.6204 | true fdr 0.6082 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3346 | est fdr 0.6179 | true fdr 0.6098 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3326 | est fdr 0.6220 | true fdr 0.6098 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3326 | est fdr 0.6194 | true fdr 0.6113 | true power 0.6000
07-10 06:57 fdr_control  DEBUG    thresh 0.3306 | est fdr 0.6235 | true fdr 0.6113 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3292 | est fdr 0.6210 | true fdr 0.6129 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3280 | est fdr 0.6185 | true fdr 0.6145 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3276 | est fdr 0.6225 | true fdr 0.6145 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3274 | est fdr 0.6265 | true fdr 0.6145 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3251 | est fdr 0.6305 | true fdr 0.6145 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3233 | est fdr 0.6345 | true fdr 0.6145 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3229 | est fdr 0.6320 | true fdr 0.6160 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3222 | est fdr 0.6295 | true fdr 0.6175 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3221 | est fdr 0.6270 | true fdr 0.6190 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3195 | est fdr 0.6245 | true fdr 0.6206 | true power 0.6000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3166 | est fdr 0.6220 | true fdr 0.6181 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3165 | est fdr 0.6196 | true fdr 0.6196 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3161 | est fdr 0.6172 | true fdr 0.6211 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3140 | est fdr 0.6148 | true fdr 0.6226 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3124 | est fdr 0.6187 | true fdr 0.6226 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3123 | est fdr 0.6163 | true fdr 0.6240 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3111 | est fdr 0.6202 | true fdr 0.6240 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3099 | est fdr 0.6178 | true fdr 0.6255 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3082 | est fdr 0.6154 | true fdr 0.6269 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3066 | est fdr 0.6130 | true fdr 0.6284 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.6169 | true fdr 0.6284 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3040 | est fdr 0.6207 | true fdr 0.6284 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3028 | est fdr 0.6183 | true fdr 0.6298 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3023 | est fdr 0.6160 | true fdr 0.6312 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3015 | est fdr 0.6198 | true fdr 0.6312 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3015 | est fdr 0.6236 | true fdr 0.6312 | true power 0.6062
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.3002 | est fdr 0.6212 | true fdr 0.6288 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2973 | est fdr 0.6250 | true fdr 0.6288 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2966 | est fdr 0.6288 | true fdr 0.6288 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2952 | est fdr 0.6326 | true fdr 0.6288 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2929 | est fdr 0.6364 | true fdr 0.6288 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2919 | est fdr 0.6340 | true fdr 0.6302 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2907 | est fdr 0.6377 | true fdr 0.6302 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2864 | est fdr 0.6415 | true fdr 0.6302 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2851 | est fdr 0.6391 | true fdr 0.6316 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2846 | est fdr 0.6429 | true fdr 0.6316 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2846 | est fdr 0.6466 | true fdr 0.6316 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2840 | est fdr 0.6504 | true fdr 0.6316 | true power 0.6125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2822 | est fdr 0.6479 | true fdr 0.6292 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2791 | est fdr 0.6455 | true fdr 0.6306 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2787 | est fdr 0.6431 | true fdr 0.6320 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2786 | est fdr 0.6407 | true fdr 0.6333 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2758 | est fdr 0.6384 | true fdr 0.6347 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2755 | est fdr 0.6360 | true fdr 0.6360 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2755 | est fdr 0.6397 | true fdr 0.6360 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2744 | est fdr 0.6374 | true fdr 0.6374 | true power 0.6188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2726 | est fdr 0.6350 | true fdr 0.6350 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2696 | est fdr 0.6327 | true fdr 0.6364 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2688 | est fdr 0.6304 | true fdr 0.6377 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2686 | est fdr 0.6341 | true fdr 0.6377 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2672 | est fdr 0.6377 | true fdr 0.6377 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2670 | est fdr 0.6354 | true fdr 0.6390 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2669 | est fdr 0.6390 | true fdr 0.6390 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2643 | est fdr 0.6367 | true fdr 0.6403 | true power 0.6250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2635 | est fdr 0.6344 | true fdr 0.6380 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2578 | est fdr 0.6380 | true fdr 0.6380 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2569 | est fdr 0.6416 | true fdr 0.6380 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2568 | est fdr 0.6393 | true fdr 0.6393 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2552 | est fdr 0.6429 | true fdr 0.6393 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2536 | est fdr 0.6464 | true fdr 0.6393 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2532 | est fdr 0.6441 | true fdr 0.6406 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2528 | est fdr 0.6418 | true fdr 0.6418 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2527 | est fdr 0.6396 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2523 | est fdr 0.6431 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2503 | est fdr 0.6466 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2497 | est fdr 0.6502 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2496 | est fdr 0.6537 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2492 | est fdr 0.6572 | true fdr 0.6431 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2468 | est fdr 0.6549 | true fdr 0.6444 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2467 | est fdr 0.6526 | true fdr 0.6456 | true power 0.6312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2441 | est fdr 0.6503 | true fdr 0.6434 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2439 | est fdr 0.6481 | true fdr 0.6446 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2431 | est fdr 0.6458 | true fdr 0.6458 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2430 | est fdr 0.6436 | true fdr 0.6471 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2421 | est fdr 0.6414 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2417 | est fdr 0.6448 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2402 | est fdr 0.6483 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2400 | est fdr 0.6517 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2395 | est fdr 0.6552 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2390 | est fdr 0.6586 | true fdr 0.6483 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2389 | est fdr 0.6564 | true fdr 0.6495 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2380 | est fdr 0.6598 | true fdr 0.6495 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2374 | est fdr 0.6632 | true fdr 0.6495 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2359 | est fdr 0.6667 | true fdr 0.6495 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2357 | est fdr 0.6644 | true fdr 0.6507 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2352 | est fdr 0.6621 | true fdr 0.6519 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2342 | est fdr 0.6599 | true fdr 0.6531 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2339 | est fdr 0.6633 | true fdr 0.6531 | true power 0.6375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2336 | est fdr 0.6610 | true fdr 0.6508 | true power 0.6438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2331 | est fdr 0.6588 | true fdr 0.6486 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2328 | est fdr 0.6566 | true fdr 0.6498 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2325 | est fdr 0.6544 | true fdr 0.6510 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2324 | est fdr 0.6522 | true fdr 0.6522 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2323 | est fdr 0.6500 | true fdr 0.6533 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2304 | est fdr 0.6478 | true fdr 0.6545 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2287 | est fdr 0.6457 | true fdr 0.6556 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2287 | est fdr 0.6436 | true fdr 0.6568 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2278 | est fdr 0.6414 | true fdr 0.6579 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2271 | est fdr 0.6393 | true fdr 0.6590 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2262 | est fdr 0.6373 | true fdr 0.6601 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2261 | est fdr 0.6405 | true fdr 0.6601 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2246 | est fdr 0.6384 | true fdr 0.6612 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2245 | est fdr 0.6364 | true fdr 0.6623 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2237 | est fdr 0.6343 | true fdr 0.6634 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2236 | est fdr 0.6375 | true fdr 0.6634 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2233 | est fdr 0.6355 | true fdr 0.6645 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2232 | est fdr 0.6334 | true fdr 0.6656 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2231 | est fdr 0.6314 | true fdr 0.6667 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2221 | est fdr 0.6346 | true fdr 0.6667 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2220 | est fdr 0.6378 | true fdr 0.6667 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2218 | est fdr 0.6358 | true fdr 0.6677 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2213 | est fdr 0.6390 | true fdr 0.6677 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2210 | est fdr 0.6422 | true fdr 0.6677 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2200 | est fdr 0.6454 | true fdr 0.6677 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2199 | est fdr 0.6433 | true fdr 0.6688 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2194 | est fdr 0.6465 | true fdr 0.6688 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2183 | est fdr 0.6444 | true fdr 0.6698 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2182 | est fdr 0.6424 | true fdr 0.6709 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2174 | est fdr 0.6404 | true fdr 0.6719 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2169 | est fdr 0.6384 | true fdr 0.6730 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2164 | est fdr 0.6364 | true fdr 0.6740 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2159 | est fdr 0.6395 | true fdr 0.6740 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2141 | est fdr 0.6426 | true fdr 0.6740 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2128 | est fdr 0.6406 | true fdr 0.6750 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2128 | est fdr 0.6438 | true fdr 0.6750 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2127 | est fdr 0.6469 | true fdr 0.6750 | true power 0.6500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2126 | est fdr 0.6449 | true fdr 0.6729 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2125 | est fdr 0.6429 | true fdr 0.6739 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2125 | est fdr 0.6409 | true fdr 0.6749 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2103 | est fdr 0.6440 | true fdr 0.6749 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2101 | est fdr 0.6420 | true fdr 0.6759 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2101 | est fdr 0.6400 | true fdr 0.6769 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2095 | est fdr 0.6431 | true fdr 0.6769 | true power 0.6562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2083 | est fdr 0.6411 | true fdr 0.6748 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2082 | est fdr 0.6391 | true fdr 0.6758 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2070 | est fdr 0.6372 | true fdr 0.6768 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2059 | est fdr 0.6402 | true fdr 0.6768 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2057 | est fdr 0.6383 | true fdr 0.6778 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2057 | est fdr 0.6364 | true fdr 0.6788 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2055 | est fdr 0.6344 | true fdr 0.6798 | true power 0.6625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2055 | est fdr 0.6325 | true fdr 0.6777 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2047 | est fdr 0.6355 | true fdr 0.6777 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2038 | est fdr 0.6336 | true fdr 0.6787 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2026 | est fdr 0.6317 | true fdr 0.6796 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2026 | est fdr 0.6299 | true fdr 0.6806 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2015 | est fdr 0.6328 | true fdr 0.6806 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2013 | est fdr 0.6358 | true fdr 0.6806 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2011 | est fdr 0.6388 | true fdr 0.6806 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.2002 | est fdr 0.6369 | true fdr 0.6815 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1999 | est fdr 0.6399 | true fdr 0.6815 | true power 0.6687
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1995 | est fdr 0.6380 | true fdr 0.6795 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1994 | est fdr 0.6361 | true fdr 0.6805 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1991 | est fdr 0.6391 | true fdr 0.6805 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1985 | est fdr 0.6420 | true fdr 0.6805 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1962 | est fdr 0.6450 | true fdr 0.6805 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1961 | est fdr 0.6431 | true fdr 0.6814 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1940 | est fdr 0.6460 | true fdr 0.6814 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1939 | est fdr 0.6441 | true fdr 0.6824 | true power 0.6750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1936 | est fdr 0.6422 | true fdr 0.6804 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.6452 | true fdr 0.6804 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1931 | est fdr 0.6433 | true fdr 0.6813 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1925 | est fdr 0.6414 | true fdr 0.6822 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1921 | est fdr 0.6443 | true fdr 0.6822 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1909 | est fdr 0.6424 | true fdr 0.6831 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1906 | est fdr 0.6406 | true fdr 0.6841 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1905 | est fdr 0.6435 | true fdr 0.6841 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1899 | est fdr 0.6464 | true fdr 0.6841 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1898 | est fdr 0.6445 | true fdr 0.6850 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1893 | est fdr 0.6474 | true fdr 0.6850 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1892 | est fdr 0.6455 | true fdr 0.6859 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1891 | est fdr 0.6484 | true fdr 0.6859 | true power 0.6813
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1886 | est fdr 0.6466 | true fdr 0.6839 | true power 0.6875
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1877 | est fdr 0.6447 | true fdr 0.6848 | true power 0.6875
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1877 | est fdr 0.6429 | true fdr 0.6829 | true power 0.6937
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1876 | est fdr 0.6410 | true fdr 0.6838 | true power 0.6937
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1871 | est fdr 0.6392 | true fdr 0.6818 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1869 | est fdr 0.6420 | true fdr 0.6818 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1860 | est fdr 0.6449 | true fdr 0.6818 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1856 | est fdr 0.6477 | true fdr 0.6818 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1842 | est fdr 0.6459 | true fdr 0.6827 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1836 | est fdr 0.6441 | true fdr 0.6836 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1835 | est fdr 0.6423 | true fdr 0.6845 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1826 | est fdr 0.6451 | true fdr 0.6845 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1822 | est fdr 0.6433 | true fdr 0.6854 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1821 | est fdr 0.6461 | true fdr 0.6854 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1819 | est fdr 0.6489 | true fdr 0.6854 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1802 | est fdr 0.6471 | true fdr 0.6863 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1802 | est fdr 0.6453 | true fdr 0.6872 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1797 | est fdr 0.6480 | true fdr 0.6872 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1794 | est fdr 0.6508 | true fdr 0.6872 | true power 0.7000
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1789 | est fdr 0.6490 | true fdr 0.6852 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1781 | est fdr 0.6472 | true fdr 0.6861 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1777 | est fdr 0.6454 | true fdr 0.6870 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1774 | est fdr 0.6482 | true fdr 0.6870 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1773 | est fdr 0.6510 | true fdr 0.6870 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1770 | est fdr 0.6537 | true fdr 0.6870 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1766 | est fdr 0.6519 | true fdr 0.6878 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1747 | est fdr 0.6547 | true fdr 0.6878 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1736 | est fdr 0.6575 | true fdr 0.6878 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1732 | est fdr 0.6602 | true fdr 0.6878 | true power 0.7063
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1702 | est fdr 0.6584 | true fdr 0.6860 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1699 | est fdr 0.6612 | true fdr 0.6860 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1694 | est fdr 0.6593 | true fdr 0.6868 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1694 | est fdr 0.6575 | true fdr 0.6877 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1691 | est fdr 0.6557 | true fdr 0.6885 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1688 | est fdr 0.6585 | true fdr 0.6885 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1688 | est fdr 0.6567 | true fdr 0.6894 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1676 | est fdr 0.6549 | true fdr 0.6902 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1676 | est fdr 0.6576 | true fdr 0.6902 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1672 | est fdr 0.6603 | true fdr 0.6902 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1664 | est fdr 0.6585 | true fdr 0.6911 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1663 | est fdr 0.6568 | true fdr 0.6919 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1662 | est fdr 0.6550 | true fdr 0.6927 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1656 | est fdr 0.6577 | true fdr 0.6927 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1656 | est fdr 0.6559 | true fdr 0.6935 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1653 | est fdr 0.6542 | true fdr 0.6944 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1651 | est fdr 0.6568 | true fdr 0.6944 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1648 | est fdr 0.6595 | true fdr 0.6944 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1646 | est fdr 0.6622 | true fdr 0.6944 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1646 | est fdr 0.6604 | true fdr 0.6952 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1627 | est fdr 0.6631 | true fdr 0.6952 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1626 | est fdr 0.6613 | true fdr 0.6960 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1625 | est fdr 0.6596 | true fdr 0.6968 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1624 | est fdr 0.6622 | true fdr 0.6968 | true power 0.7125
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1623 | est fdr 0.6605 | true fdr 0.6950 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1621 | est fdr 0.6587 | true fdr 0.6958 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1599 | est fdr 0.6570 | true fdr 0.6966 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1589 | est fdr 0.6553 | true fdr 0.6974 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1578 | est fdr 0.6579 | true fdr 0.6974 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1577 | est fdr 0.6605 | true fdr 0.6974 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1575 | est fdr 0.6588 | true fdr 0.6982 | true power 0.7188
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1575 | est fdr 0.6571 | true fdr 0.6963 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1571 | est fdr 0.6597 | true fdr 0.6963 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1564 | est fdr 0.6623 | true fdr 0.6963 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1563 | est fdr 0.6649 | true fdr 0.6963 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1560 | est fdr 0.6632 | true fdr 0.6971 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.6658 | true fdr 0.6971 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.6641 | true fdr 0.6979 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1553 | est fdr 0.6667 | true fdr 0.6979 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1537 | est fdr 0.6693 | true fdr 0.6979 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1535 | est fdr 0.6675 | true fdr 0.6987 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1529 | est fdr 0.6658 | true fdr 0.6995 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1513 | est fdr 0.6684 | true fdr 0.6995 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1508 | est fdr 0.6667 | true fdr 0.7003 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1507 | est fdr 0.6649 | true fdr 0.7010 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1505 | est fdr 0.6675 | true fdr 0.7010 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1497 | est fdr 0.6658 | true fdr 0.7018 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1494 | est fdr 0.6641 | true fdr 0.7026 | true power 0.7250
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1492 | est fdr 0.6624 | true fdr 0.7008 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1488 | est fdr 0.6607 | true fdr 0.7015 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.6633 | true fdr 0.7015 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.6658 | true fdr 0.7015 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1479 | est fdr 0.6641 | true fdr 0.7023 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1479 | est fdr 0.6624 | true fdr 0.7030 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1476 | est fdr 0.6608 | true fdr 0.7038 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1463 | est fdr 0.6591 | true fdr 0.7045 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.6616 | true fdr 0.7045 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1435 | est fdr 0.6641 | true fdr 0.7045 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1427 | est fdr 0.6625 | true fdr 0.7053 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1424 | est fdr 0.6650 | true fdr 0.7053 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1410 | est fdr 0.6675 | true fdr 0.7053 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1406 | est fdr 0.6700 | true fdr 0.7053 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1399 | est fdr 0.6725 | true fdr 0.7053 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1399 | est fdr 0.6709 | true fdr 0.7060 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1393 | est fdr 0.6734 | true fdr 0.7060 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1389 | est fdr 0.6759 | true fdr 0.7060 | true power 0.7312
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1379 | est fdr 0.6742 | true fdr 0.7043 | true power 0.7375
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1379 | est fdr 0.6725 | true fdr 0.7025 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1379 | est fdr 0.6708 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1369 | est fdr 0.6733 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1363 | est fdr 0.6758 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1363 | est fdr 0.6783 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1358 | est fdr 0.6808 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1354 | est fdr 0.6833 | true fdr 0.7032 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1350 | est fdr 0.6816 | true fdr 0.7040 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1350 | est fdr 0.6841 | true fdr 0.7040 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1348 | est fdr 0.6824 | true fdr 0.7047 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1348 | est fdr 0.6807 | true fdr 0.7054 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1345 | est fdr 0.6790 | true fdr 0.7062 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1332 | est fdr 0.6773 | true fdr 0.7069 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1331 | est fdr 0.6798 | true fdr 0.7069 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1331 | est fdr 0.6823 | true fdr 0.7069 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1331 | est fdr 0.6847 | true fdr 0.7069 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1330 | est fdr 0.6830 | true fdr 0.7076 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1329 | est fdr 0.6814 | true fdr 0.7083 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1326 | est fdr 0.6838 | true fdr 0.7083 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1325 | est fdr 0.6863 | true fdr 0.7083 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1308 | est fdr 0.6846 | true fdr 0.7090 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1303 | est fdr 0.6870 | true fdr 0.7090 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1303 | est fdr 0.6854 | true fdr 0.7098 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1300 | est fdr 0.6878 | true fdr 0.7098 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1296 | est fdr 0.6861 | true fdr 0.7105 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1295 | est fdr 0.6845 | true fdr 0.7112 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1295 | est fdr 0.6828 | true fdr 0.7119 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1287 | est fdr 0.6812 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1275 | est fdr 0.6836 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1273 | est fdr 0.6860 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1273 | est fdr 0.6884 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1273 | est fdr 0.6908 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1271 | est fdr 0.6932 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1267 | est fdr 0.6957 | true fdr 0.7126 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1266 | est fdr 0.6940 | true fdr 0.7133 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1264 | est fdr 0.6964 | true fdr 0.7133 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1262 | est fdr 0.6988 | true fdr 0.7133 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1260 | est fdr 0.6971 | true fdr 0.7139 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1258 | est fdr 0.6995 | true fdr 0.7139 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1253 | est fdr 0.7019 | true fdr 0.7139 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1249 | est fdr 0.7002 | true fdr 0.7146 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1247 | est fdr 0.7026 | true fdr 0.7146 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1246 | est fdr 0.7010 | true fdr 0.7153 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1245 | est fdr 0.6993 | true fdr 0.7160 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1239 | est fdr 0.6976 | true fdr 0.7167 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1237 | est fdr 0.6960 | true fdr 0.7173 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1235 | est fdr 0.6943 | true fdr 0.7180 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1225 | est fdr 0.6967 | true fdr 0.7180 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1223 | est fdr 0.6991 | true fdr 0.7180 | true power 0.7438
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1222 | est fdr 0.6974 | true fdr 0.7163 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1222 | est fdr 0.6998 | true fdr 0.7163 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1220 | est fdr 0.6981 | true fdr 0.7170 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1218 | est fdr 0.7005 | true fdr 0.7170 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1217 | est fdr 0.7028 | true fdr 0.7170 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1215 | est fdr 0.7052 | true fdr 0.7170 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1215 | est fdr 0.7075 | true fdr 0.7170 | true power 0.7500
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1213 | est fdr 0.7059 | true fdr 0.7153 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1210 | est fdr 0.7042 | true fdr 0.7160 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1209 | est fdr 0.7026 | true fdr 0.7166 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1203 | est fdr 0.7049 | true fdr 0.7166 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1186 | est fdr 0.7033 | true fdr 0.7173 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1184 | est fdr 0.7016 | true fdr 0.7179 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.7000 | true fdr 0.7186 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1179 | est fdr 0.7023 | true fdr 0.7186 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1176 | est fdr 0.7047 | true fdr 0.7186 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1166 | est fdr 0.7030 | true fdr 0.7193 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1165 | est fdr 0.7053 | true fdr 0.7193 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.7037 | true fdr 0.7199 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1154 | est fdr 0.7021 | true fdr 0.7206 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1153 | est fdr 0.7005 | true fdr 0.7212 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1152 | est fdr 0.6989 | true fdr 0.7218 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1149 | est fdr 0.6972 | true fdr 0.7225 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.6995 | true fdr 0.7225 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1138 | est fdr 0.6979 | true fdr 0.7231 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1137 | est fdr 0.6963 | true fdr 0.7237 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1136 | est fdr 0.6948 | true fdr 0.7244 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1135 | est fdr 0.6932 | true fdr 0.7250 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1134 | est fdr 0.6955 | true fdr 0.7250 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1133 | est fdr 0.6939 | true fdr 0.7256 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1132 | est fdr 0.6961 | true fdr 0.7256 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1130 | est fdr 0.6984 | true fdr 0.7256 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.7007 | true fdr 0.7256 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1121 | est fdr 0.6991 | true fdr 0.7262 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1120 | est fdr 0.7014 | true fdr 0.7262 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1115 | est fdr 0.6998 | true fdr 0.7269 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1113 | est fdr 0.7020 | true fdr 0.7269 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1110 | est fdr 0.7005 | true fdr 0.7275 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.6989 | true fdr 0.7281 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1092 | est fdr 0.7011 | true fdr 0.7281 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1086 | est fdr 0.6996 | true fdr 0.7287 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.7018 | true fdr 0.7287 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.7040 | true fdr 0.7287 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1077 | est fdr 0.7025 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1076 | est fdr 0.7047 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1074 | est fdr 0.7069 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1065 | est fdr 0.7092 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1065 | est fdr 0.7114 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1064 | est fdr 0.7136 | true fdr 0.7293 | true power 0.7562
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1055 | est fdr 0.7121 | true fdr 0.7277 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1054 | est fdr 0.7105 | true fdr 0.7283 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1054 | est fdr 0.7127 | true fdr 0.7283 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1048 | est fdr 0.7111 | true fdr 0.7289 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1044 | est fdr 0.7133 | true fdr 0.7289 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1033 | est fdr 0.7156 | true fdr 0.7289 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1031 | est fdr 0.7140 | true fdr 0.7295 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1028 | est fdr 0.7162 | true fdr 0.7295 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1028 | est fdr 0.7146 | true fdr 0.7301 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1025 | est fdr 0.7168 | true fdr 0.7301 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1025 | est fdr 0.7152 | true fdr 0.7307 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1020 | est fdr 0.7174 | true fdr 0.7307 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1010 | est fdr 0.7159 | true fdr 0.7313 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1007 | est fdr 0.7181 | true fdr 0.7313 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1004 | est fdr 0.7165 | true fdr 0.7319 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1003 | est fdr 0.7187 | true fdr 0.7319 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.1002 | est fdr 0.7209 | true fdr 0.7319 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0993 | est fdr 0.7193 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0990 | est fdr 0.7215 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0989 | est fdr 0.7237 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0989 | est fdr 0.7259 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0988 | est fdr 0.7281 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0982 | est fdr 0.7303 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.7325 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0973 | est fdr 0.7346 | true fdr 0.7325 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0970 | est fdr 0.7330 | true fdr 0.7330 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0970 | est fdr 0.7352 | true fdr 0.7330 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0968 | est fdr 0.7336 | true fdr 0.7336 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0968 | est fdr 0.7358 | true fdr 0.7336 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0965 | est fdr 0.7380 | true fdr 0.7336 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0964 | est fdr 0.7402 | true fdr 0.7336 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0962 | est fdr 0.7424 | true fdr 0.7336 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0962 | est fdr 0.7407 | true fdr 0.7342 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0961 | est fdr 0.7391 | true fdr 0.7348 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0960 | est fdr 0.7375 | true fdr 0.7354 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0960 | est fdr 0.7359 | true fdr 0.7359 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0958 | est fdr 0.7343 | true fdr 0.7365 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0957 | est fdr 0.7365 | true fdr 0.7365 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0948 | est fdr 0.7349 | true fdr 0.7371 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.7371 | true fdr 0.7371 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0938 | est fdr 0.7392 | true fdr 0.7371 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0932 | est fdr 0.7414 | true fdr 0.7371 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.7398 | true fdr 0.7376 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0927 | est fdr 0.7419 | true fdr 0.7376 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0926 | est fdr 0.7403 | true fdr 0.7382 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0918 | est fdr 0.7388 | true fdr 0.7388 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0916 | est fdr 0.7372 | true fdr 0.7393 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0909 | est fdr 0.7356 | true fdr 0.7399 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0907 | est fdr 0.7340 | true fdr 0.7404 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0900 | est fdr 0.7325 | true fdr 0.7410 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0893 | est fdr 0.7346 | true fdr 0.7410 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0883 | est fdr 0.7331 | true fdr 0.7415 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0881 | est fdr 0.7352 | true fdr 0.7415 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0877 | est fdr 0.7373 | true fdr 0.7415 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0875 | est fdr 0.7357 | true fdr 0.7421 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0874 | est fdr 0.7378 | true fdr 0.7421 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0874 | est fdr 0.7363 | true fdr 0.7426 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0872 | est fdr 0.7347 | true fdr 0.7432 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7368 | true fdr 0.7432 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.7353 | true fdr 0.7437 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0861 | est fdr 0.7374 | true fdr 0.7437 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0860 | est fdr 0.7358 | true fdr 0.7442 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0859 | est fdr 0.7379 | true fdr 0.7442 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0859 | est fdr 0.7364 | true fdr 0.7448 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0858 | est fdr 0.7349 | true fdr 0.7453 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0856 | est fdr 0.7333 | true fdr 0.7458 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0856 | est fdr 0.7318 | true fdr 0.7464 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0852 | est fdr 0.7303 | true fdr 0.7469 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7324 | true fdr 0.7469 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7308 | true fdr 0.7474 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.7293 | true fdr 0.7479 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0842 | est fdr 0.7278 | true fdr 0.7485 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0840 | est fdr 0.7299 | true fdr 0.7485 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0838 | est fdr 0.7320 | true fdr 0.7485 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0830 | est fdr 0.7305 | true fdr 0.7490 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0827 | est fdr 0.7325 | true fdr 0.7490 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0823 | est fdr 0.7310 | true fdr 0.7495 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0821 | est fdr 0.7331 | true fdr 0.7495 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0818 | est fdr 0.7351 | true fdr 0.7495 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0817 | est fdr 0.7372 | true fdr 0.7495 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0816 | est fdr 0.7357 | true fdr 0.7500 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0815 | est fdr 0.7377 | true fdr 0.7500 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0814 | est fdr 0.7362 | true fdr 0.7505 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.7347 | true fdr 0.7510 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.7367 | true fdr 0.7510 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.7352 | true fdr 0.7515 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0806 | est fdr 0.7373 | true fdr 0.7515 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0804 | est fdr 0.7358 | true fdr 0.7520 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0800 | est fdr 0.7343 | true fdr 0.7525 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0799 | est fdr 0.7363 | true fdr 0.7525 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0797 | est fdr 0.7383 | true fdr 0.7525 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0797 | est fdr 0.7368 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.7389 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.7409 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.7429 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0790 | est fdr 0.7449 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0786 | est fdr 0.7470 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.7490 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.7510 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.7530 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0775 | est fdr 0.7551 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0772 | est fdr 0.7571 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.7591 | true fdr 0.7530 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.7576 | true fdr 0.7535 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0767 | est fdr 0.7560 | true fdr 0.7540 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0766 | est fdr 0.7545 | true fdr 0.7545 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0766 | est fdr 0.7565 | true fdr 0.7545 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0761 | est fdr 0.7550 | true fdr 0.7550 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.7535 | true fdr 0.7555 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.7555 | true fdr 0.7555 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0752 | est fdr 0.7575 | true fdr 0.7555 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0743 | est fdr 0.7560 | true fdr 0.7560 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0742 | est fdr 0.7580 | true fdr 0.7560 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0742 | est fdr 0.7565 | true fdr 0.7565 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0741 | est fdr 0.7550 | true fdr 0.7570 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0741 | est fdr 0.7535 | true fdr 0.7575 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0739 | est fdr 0.7555 | true fdr 0.7575 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0724 | est fdr 0.7575 | true fdr 0.7575 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0720 | est fdr 0.7594 | true fdr 0.7575 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.7614 | true fdr 0.7575 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.7599 | true fdr 0.7579 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.7584 | true fdr 0.7584 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.7604 | true fdr 0.7584 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0712 | est fdr 0.7589 | true fdr 0.7589 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0704 | est fdr 0.7609 | true fdr 0.7589 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0696 | est fdr 0.7594 | true fdr 0.7594 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0696 | est fdr 0.7579 | true fdr 0.7598 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0684 | est fdr 0.7598 | true fdr 0.7598 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0682 | est fdr 0.7583 | true fdr 0.7603 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0681 | est fdr 0.7569 | true fdr 0.7608 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0681 | est fdr 0.7588 | true fdr 0.7608 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0680 | est fdr 0.7573 | true fdr 0.7613 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0678 | est fdr 0.7559 | true fdr 0.7617 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0678 | est fdr 0.7578 | true fdr 0.7617 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0673 | est fdr 0.7563 | true fdr 0.7622 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0672 | est fdr 0.7583 | true fdr 0.7622 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0671 | est fdr 0.7568 | true fdr 0.7626 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0669 | est fdr 0.7588 | true fdr 0.7626 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0664 | est fdr 0.7573 | true fdr 0.7631 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0664 | est fdr 0.7558 | true fdr 0.7636 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0663 | est fdr 0.7544 | true fdr 0.7640 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0654 | est fdr 0.7529 | true fdr 0.7645 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.7548 | true fdr 0.7645 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.7568 | true fdr 0.7645 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.7587 | true fdr 0.7645 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0652 | est fdr 0.7606 | true fdr 0.7645 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0649 | est fdr 0.7592 | true fdr 0.7649 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0643 | est fdr 0.7611 | true fdr 0.7649 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.7630 | true fdr 0.7649 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.7615 | true fdr 0.7654 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0636 | est fdr 0.7635 | true fdr 0.7654 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0635 | est fdr 0.7654 | true fdr 0.7654 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0634 | est fdr 0.7673 | true fdr 0.7654 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0633 | est fdr 0.7692 | true fdr 0.7654 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0633 | est fdr 0.7678 | true fdr 0.7658 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0631 | est fdr 0.7663 | true fdr 0.7663 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0631 | est fdr 0.7648 | true fdr 0.7667 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0630 | est fdr 0.7667 | true fdr 0.7667 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0629 | est fdr 0.7686 | true fdr 0.7667 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0628 | est fdr 0.7706 | true fdr 0.7667 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0620 | est fdr 0.7691 | true fdr 0.7672 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0617 | est fdr 0.7710 | true fdr 0.7672 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0616 | est fdr 0.7695 | true fdr 0.7676 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0615 | est fdr 0.7681 | true fdr 0.7681 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0614 | est fdr 0.7666 | true fdr 0.7685 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0613 | est fdr 0.7652 | true fdr 0.7689 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0610 | est fdr 0.7637 | true fdr 0.7694 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0608 | est fdr 0.7623 | true fdr 0.7698 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0607 | est fdr 0.7642 | true fdr 0.7698 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0607 | est fdr 0.7660 | true fdr 0.7698 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0607 | est fdr 0.7646 | true fdr 0.7702 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.7665 | true fdr 0.7702 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.7650 | true fdr 0.7707 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.7636 | true fdr 0.7711 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0604 | est fdr 0.7655 | true fdr 0.7711 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0601 | est fdr 0.7674 | true fdr 0.7711 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0597 | est fdr 0.7659 | true fdr 0.7715 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0597 | est fdr 0.7645 | true fdr 0.7720 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0595 | est fdr 0.7664 | true fdr 0.7720 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0595 | est fdr 0.7682 | true fdr 0.7720 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0592 | est fdr 0.7668 | true fdr 0.7724 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.7687 | true fdr 0.7724 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.7705 | true fdr 0.7724 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.7724 | true fdr 0.7724 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0588 | est fdr 0.7743 | true fdr 0.7724 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0587 | est fdr 0.7728 | true fdr 0.7728 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0586 | est fdr 0.7747 | true fdr 0.7728 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0585 | est fdr 0.7765 | true fdr 0.7728 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0585 | est fdr 0.7751 | true fdr 0.7732 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.7737 | true fdr 0.7737 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0580 | est fdr 0.7755 | true fdr 0.7737 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0579 | est fdr 0.7774 | true fdr 0.7737 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0577 | est fdr 0.7792 | true fdr 0.7737 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0576 | est fdr 0.7811 | true fdr 0.7737 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0576 | est fdr 0.7796 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0573 | est fdr 0.7815 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0572 | est fdr 0.7833 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0572 | est fdr 0.7852 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0568 | est fdr 0.7870 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0566 | est fdr 0.7889 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0566 | est fdr 0.7907 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.7926 | true fdr 0.7741 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.7911 | true fdr 0.7745 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.7930 | true fdr 0.7745 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.7948 | true fdr 0.7745 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.7967 | true fdr 0.7745 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0560 | est fdr 0.7952 | true fdr 0.7749 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0559 | est fdr 0.7937 | true fdr 0.7753 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.7956 | true fdr 0.7753 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.7974 | true fdr 0.7753 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.7960 | true fdr 0.7757 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0554 | est fdr 0.7978 | true fdr 0.7757 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0554 | est fdr 0.7996 | true fdr 0.7757 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0553 | est fdr 0.7982 | true fdr 0.7761 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0553 | est fdr 0.7967 | true fdr 0.7766 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0552 | est fdr 0.7952 | true fdr 0.7770 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0551 | est fdr 0.7971 | true fdr 0.7770 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.7956 | true fdr 0.7774 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0549 | est fdr 0.7942 | true fdr 0.7778 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0549 | est fdr 0.7960 | true fdr 0.7778 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0540 | est fdr 0.7945 | true fdr 0.7782 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0540 | est fdr 0.7964 | true fdr 0.7782 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0540 | est fdr 0.7949 | true fdr 0.7786 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0539 | est fdr 0.7935 | true fdr 0.7790 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0533 | est fdr 0.7920 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0530 | est fdr 0.7939 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0529 | est fdr 0.7957 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0528 | est fdr 0.7975 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0526 | est fdr 0.7993 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0526 | est fdr 0.8011 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0524 | est fdr 0.8029 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0521 | est fdr 0.8047 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0521 | est fdr 0.8065 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0520 | est fdr 0.8083 | true fdr 0.7794 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0519 | est fdr 0.8069 | true fdr 0.7798 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.8054 | true fdr 0.7802 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0514 | est fdr 0.8040 | true fdr 0.7806 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0513 | est fdr 0.8058 | true fdr 0.7806 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0509 | est fdr 0.8076 | true fdr 0.7806 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.8061 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0499 | est fdr 0.8079 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.8097 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.8115 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0496 | est fdr 0.8133 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0490 | est fdr 0.8151 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0485 | est fdr 0.8169 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0485 | est fdr 0.8187 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0483 | est fdr 0.8205 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0483 | est fdr 0.8223 | true fdr 0.7810 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0481 | est fdr 0.8208 | true fdr 0.7814 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0480 | est fdr 0.8193 | true fdr 0.7818 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8211 | true fdr 0.7818 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8229 | true fdr 0.7818 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0476 | est fdr 0.8214 | true fdr 0.7821 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0474 | est fdr 0.8232 | true fdr 0.7821 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.8217 | true fdr 0.7825 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.8235 | true fdr 0.7825 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.8221 | true fdr 0.7829 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0469 | est fdr 0.8206 | true fdr 0.7833 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0464 | est fdr 0.8191 | true fdr 0.7837 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0460 | est fdr 0.8209 | true fdr 0.7837 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0459 | est fdr 0.8227 | true fdr 0.7837 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0458 | est fdr 0.8245 | true fdr 0.7837 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0458 | est fdr 0.8230 | true fdr 0.7841 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8248 | true fdr 0.7841 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8233 | true fdr 0.7845 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0451 | est fdr 0.8219 | true fdr 0.7848 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0451 | est fdr 0.8204 | true fdr 0.7852 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0451 | est fdr 0.8190 | true fdr 0.7856 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0450 | est fdr 0.8207 | true fdr 0.7856 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.8225 | true fdr 0.7856 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8211 | true fdr 0.7860 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8196 | true fdr 0.7863 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8182 | true fdr 0.7867 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.8168 | true fdr 0.7871 | true power 0.7625
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0445 | est fdr 0.8153 | true fdr 0.7857 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.8171 | true fdr 0.7857 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0442 | est fdr 0.8188 | true fdr 0.7857 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0439 | est fdr 0.8206 | true fdr 0.7857 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0439 | est fdr 0.8191 | true fdr 0.7861 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0439 | est fdr 0.8177 | true fdr 0.7865 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.8163 | true fdr 0.7868 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8180 | true fdr 0.7868 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8198 | true fdr 0.7868 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8215 | true fdr 0.7868 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0434 | est fdr 0.8201 | true fdr 0.7872 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0431 | est fdr 0.8218 | true fdr 0.7872 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0431 | est fdr 0.8235 | true fdr 0.7872 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0430 | est fdr 0.8253 | true fdr 0.7872 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.8270 | true fdr 0.7872 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0427 | est fdr 0.8256 | true fdr 0.7876 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.8273 | true fdr 0.7876 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.8259 | true fdr 0.7879 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.8276 | true fdr 0.7879 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0421 | est fdr 0.8293 | true fdr 0.7879 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.8279 | true fdr 0.7883 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.8296 | true fdr 0.7883 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.8313 | true fdr 0.7883 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8299 | true fdr 0.7887 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8285 | true fdr 0.7890 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8302 | true fdr 0.7890 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.8319 | true fdr 0.7890 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0415 | est fdr 0.8305 | true fdr 0.7894 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0413 | est fdr 0.8291 | true fdr 0.7897 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0411 | est fdr 0.8276 | true fdr 0.7901 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0409 | est fdr 0.8262 | true fdr 0.7905 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0407 | est fdr 0.8279 | true fdr 0.7905 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0406 | est fdr 0.8296 | true fdr 0.7905 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0404 | est fdr 0.8313 | true fdr 0.7905 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0403 | est fdr 0.8299 | true fdr 0.7908 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0400 | est fdr 0.8285 | true fdr 0.7912 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0400 | est fdr 0.8271 | true fdr 0.7915 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0399 | est fdr 0.8288 | true fdr 0.7915 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0396 | est fdr 0.8305 | true fdr 0.7915 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.8322 | true fdr 0.7915 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.8308 | true fdr 0.7919 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0393 | est fdr 0.8325 | true fdr 0.7919 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0393 | est fdr 0.8342 | true fdr 0.7919 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8328 | true fdr 0.7922 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8345 | true fdr 0.7922 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8361 | true fdr 0.7922 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8378 | true fdr 0.7922 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0388 | est fdr 0.8395 | true fdr 0.7922 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0388 | est fdr 0.8381 | true fdr 0.7926 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0384 | est fdr 0.8398 | true fdr 0.7926 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8415 | true fdr 0.7926 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0381 | est fdr 0.8401 | true fdr 0.7929 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0380 | est fdr 0.8387 | true fdr 0.7933 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.8372 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.8389 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8406 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8423 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8440 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8456 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8473 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8490 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8507 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0375 | est fdr 0.8523 | true fdr 0.7936 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0374 | est fdr 0.8509 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.8526 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.8543 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.8559 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.8576 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.8593 | true fdr 0.7940 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0368 | est fdr 0.8579 | true fdr 0.7943 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0365 | est fdr 0.8564 | true fdr 0.7947 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0364 | est fdr 0.8550 | true fdr 0.7950 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0361 | est fdr 0.8567 | true fdr 0.7950 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0359 | est fdr 0.8552 | true fdr 0.7953 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0358 | est fdr 0.8569 | true fdr 0.7953 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0357 | est fdr 0.8586 | true fdr 0.7953 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0353 | est fdr 0.8602 | true fdr 0.7953 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8619 | true fdr 0.7953 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.8605 | true fdr 0.7957 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.8590 | true fdr 0.7960 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.8576 | true fdr 0.7964 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.8593 | true fdr 0.7964 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.8579 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0346 | est fdr 0.8595 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.8612 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0341 | est fdr 0.8628 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0341 | est fdr 0.8645 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.8661 | true fdr 0.7967 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.8647 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.8663 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0337 | est fdr 0.8680 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.8696 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.8713 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.8729 | true fdr 0.7970 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0335 | est fdr 0.8715 | true fdr 0.7974 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0334 | est fdr 0.8731 | true fdr 0.7974 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0333 | est fdr 0.8717 | true fdr 0.7977 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0331 | est fdr 0.8703 | true fdr 0.7980 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0331 | est fdr 0.8719 | true fdr 0.7980 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0330 | est fdr 0.8705 | true fdr 0.7984 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0329 | est fdr 0.8691 | true fdr 0.7987 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0327 | est fdr 0.8676 | true fdr 0.7990 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0327 | est fdr 0.8693 | true fdr 0.7990 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0326 | est fdr 0.8709 | true fdr 0.7990 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0324 | est fdr 0.8725 | true fdr 0.7990 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0324 | est fdr 0.8742 | true fdr 0.7990 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0322 | est fdr 0.8728 | true fdr 0.7993 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0322 | est fdr 0.8713 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.8730 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.8746 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.8762 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0314 | est fdr 0.8779 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0312 | est fdr 0.8795 | true fdr 0.7997 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.8780 | true fdr 0.8000 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.8797 | true fdr 0.8000 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0309 | est fdr 0.8782 | true fdr 0.8003 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0307 | est fdr 0.8799 | true fdr 0.8003 | true power 0.7688
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8784 | true fdr 0.7990 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8801 | true fdr 0.7990 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0302 | est fdr 0.8817 | true fdr 0.7990 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.8833 | true fdr 0.7990 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.8819 | true fdr 0.7994 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.8835 | true fdr 0.7994 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.8821 | true fdr 0.7997 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.8837 | true fdr 0.7997 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.8853 | true fdr 0.7997 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0295 | est fdr 0.8869 | true fdr 0.7997 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0295 | est fdr 0.8855 | true fdr 0.8000 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0294 | est fdr 0.8871 | true fdr 0.8000 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.8887 | true fdr 0.8000 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0291 | est fdr 0.8903 | true fdr 0.8000 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0290 | est fdr 0.8919 | true fdr 0.8000 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0284 | est fdr 0.8905 | true fdr 0.8003 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0283 | est fdr 0.8891 | true fdr 0.8006 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0281 | est fdr 0.8907 | true fdr 0.8006 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.8892 | true fdr 0.8010 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.8878 | true fdr 0.8013 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0279 | est fdr 0.8864 | true fdr 0.8016 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0278 | est fdr 0.8850 | true fdr 0.8019 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0276 | est fdr 0.8866 | true fdr 0.8019 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0275 | est fdr 0.8882 | true fdr 0.8019 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.8868 | true fdr 0.8022 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.8854 | true fdr 0.8025 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0272 | est fdr 0.8839 | true fdr 0.8029 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0271 | est fdr 0.8825 | true fdr 0.8032 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0271 | est fdr 0.8841 | true fdr 0.8032 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0270 | est fdr 0.8857 | true fdr 0.8032 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0269 | est fdr 0.8873 | true fdr 0.8032 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0268 | est fdr 0.8859 | true fdr 0.8035 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0267 | est fdr 0.8845 | true fdr 0.8038 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0267 | est fdr 0.8831 | true fdr 0.8041 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0266 | est fdr 0.8817 | true fdr 0.8044 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0266 | est fdr 0.8803 | true fdr 0.8047 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.8789 | true fdr 0.8050 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.8805 | true fdr 0.8050 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.8821 | true fdr 0.8050 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.8836 | true fdr 0.8050 | true power 0.7750
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.8823 | true fdr 0.8038 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.8809 | true fdr 0.8041 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.8824 | true fdr 0.8041 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.8840 | true fdr 0.8041 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.8856 | true fdr 0.8041 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.8842 | true fdr 0.8044 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0259 | est fdr 0.8858 | true fdr 0.8044 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.8873 | true fdr 0.8044 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0257 | est fdr 0.8859 | true fdr 0.8047 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.8846 | true fdr 0.8050 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0255 | est fdr 0.8832 | true fdr 0.8053 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.8818 | true fdr 0.8056 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.8834 | true fdr 0.8056 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.8849 | true fdr 0.8056 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0249 | est fdr 0.8865 | true fdr 0.8056 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0249 | est fdr 0.8880 | true fdr 0.8056 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0246 | est fdr 0.8866 | true fdr 0.8059 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0246 | est fdr 0.8882 | true fdr 0.8059 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0246 | est fdr 0.8868 | true fdr 0.8062 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.8884 | true fdr 0.8062 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.8870 | true fdr 0.8065 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.8885 | true fdr 0.8065 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0240 | est fdr 0.8872 | true fdr 0.8068 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.8858 | true fdr 0.8071 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.8873 | true fdr 0.8071 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0236 | est fdr 0.8860 | true fdr 0.8074 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.8846 | true fdr 0.8077 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.8833 | true fdr 0.8080 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.8819 | true fdr 0.8083 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.8834 | true fdr 0.8083 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.8821 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0230 | est fdr 0.8836 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0229 | est fdr 0.8851 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.8867 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.8882 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.8897 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.8913 | true fdr 0.8086 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.8899 | true fdr 0.8089 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.8914 | true fdr 0.8089 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.8901 | true fdr 0.8092 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0220 | est fdr 0.8887 | true fdr 0.8095 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.8902 | true fdr 0.8095 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.8918 | true fdr 0.8095 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.8904 | true fdr 0.8097 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.8919 | true fdr 0.8097 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.8935 | true fdr 0.8097 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0218 | est fdr 0.8921 | true fdr 0.8100 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0217 | est fdr 0.8907 | true fdr 0.8103 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.8923 | true fdr 0.8103 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.8909 | true fdr 0.8106 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.8924 | true fdr 0.8106 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.8911 | true fdr 0.8109 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.8897 | true fdr 0.8112 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0214 | est fdr 0.8912 | true fdr 0.8112 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.8927 | true fdr 0.8112 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0212 | est fdr 0.8943 | true fdr 0.8112 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0211 | est fdr 0.8929 | true fdr 0.8115 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0210 | est fdr 0.8916 | true fdr 0.8117 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0210 | est fdr 0.8902 | true fdr 0.8120 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.8917 | true fdr 0.8120 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.8904 | true fdr 0.8123 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.8919 | true fdr 0.8123 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.8906 | true fdr 0.8126 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0205 | est fdr 0.8892 | true fdr 0.8129 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0205 | est fdr 0.8907 | true fdr 0.8129 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0204 | est fdr 0.8894 | true fdr 0.8132 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0204 | est fdr 0.8881 | true fdr 0.8134 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0202 | est fdr 0.8867 | true fdr 0.8137 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0202 | est fdr 0.8854 | true fdr 0.8140 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0200 | est fdr 0.8869 | true fdr 0.8140 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0199 | est fdr 0.8884 | true fdr 0.8140 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.8871 | true fdr 0.8143 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.8858 | true fdr 0.8145 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.8844 | true fdr 0.8148 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.8859 | true fdr 0.8148 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.8874 | true fdr 0.8148 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.8889 | true fdr 0.8148 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.8904 | true fdr 0.8148 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.8891 | true fdr 0.8151 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0192 | est fdr 0.8877 | true fdr 0.8154 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0191 | est fdr 0.8864 | true fdr 0.8156 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0190 | est fdr 0.8879 | true fdr 0.8156 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0187 | est fdr 0.8894 | true fdr 0.8156 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.8881 | true fdr 0.8159 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.8895 | true fdr 0.8159 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0184 | est fdr 0.8910 | true fdr 0.8159 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0183 | est fdr 0.8897 | true fdr 0.8162 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0181 | est fdr 0.8912 | true fdr 0.8162 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0179 | est fdr 0.8899 | true fdr 0.8164 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0179 | est fdr 0.8886 | true fdr 0.8167 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.8873 | true fdr 0.8170 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0177 | est fdr 0.8887 | true fdr 0.8170 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0176 | est fdr 0.8874 | true fdr 0.8173 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.8889 | true fdr 0.8173 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.8904 | true fdr 0.8173 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.8891 | true fdr 0.8175 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0172 | est fdr 0.8905 | true fdr 0.8175 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0172 | est fdr 0.8892 | true fdr 0.8178 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0171 | est fdr 0.8907 | true fdr 0.8178 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.8894 | true fdr 0.8180 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.8881 | true fdr 0.8183 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.8868 | true fdr 0.8186 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.8882 | true fdr 0.8186 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.8897 | true fdr 0.8186 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0167 | est fdr 0.8884 | true fdr 0.8188 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0166 | est fdr 0.8899 | true fdr 0.8188 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0166 | est fdr 0.8913 | true fdr 0.8188 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0164 | est fdr 0.8928 | true fdr 0.8188 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0164 | est fdr 0.8942 | true fdr 0.8188 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.8929 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.8944 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.8958 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0160 | est fdr 0.8973 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0159 | est fdr 0.8987 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0158 | est fdr 0.9001 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0155 | est fdr 0.9016 | true fdr 0.8191 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9003 | true fdr 0.8194 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.9017 | true fdr 0.8194 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.9032 | true fdr 0.8194 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.9019 | true fdr 0.8196 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0152 | est fdr 0.9006 | true fdr 0.8199 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0150 | est fdr 0.9020 | true fdr 0.8199 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0149 | est fdr 0.9007 | true fdr 0.8201 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.9022 | true fdr 0.8201 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.9036 | true fdr 0.8201 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0145 | est fdr 0.9050 | true fdr 0.8201 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0145 | est fdr 0.9065 | true fdr 0.8201 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9052 | true fdr 0.8204 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9039 | true fdr 0.8207 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9053 | true fdr 0.8207 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0143 | est fdr 0.9040 | true fdr 0.8209 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0143 | est fdr 0.9027 | true fdr 0.8212 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.9014 | true fdr 0.8214 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.9029 | true fdr 0.8214 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.9016 | true fdr 0.8217 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.9003 | true fdr 0.8219 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.8990 | true fdr 0.8222 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.8977 | true fdr 0.8224 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.8965 | true fdr 0.8227 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0137 | est fdr 0.8979 | true fdr 0.8227 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0136 | est fdr 0.8966 | true fdr 0.8229 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0136 | est fdr 0.8980 | true fdr 0.8229 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0135 | est fdr 0.8967 | true fdr 0.8232 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0135 | est fdr 0.8955 | true fdr 0.8234 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0134 | est fdr 0.8969 | true fdr 0.8234 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0131 | est fdr 0.8983 | true fdr 0.8234 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0131 | est fdr 0.8997 | true fdr 0.8234 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9011 | true fdr 0.8234 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0129 | est fdr 0.8999 | true fdr 0.8237 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.8986 | true fdr 0.8239 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.8973 | true fdr 0.8242 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.8987 | true fdr 0.8242 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0126 | est fdr 0.8975 | true fdr 0.8244 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0125 | est fdr 0.8989 | true fdr 0.8244 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.8976 | true fdr 0.8247 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0123 | est fdr 0.8990 | true fdr 0.8247 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0122 | est fdr 0.8978 | true fdr 0.8249 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0122 | est fdr 0.8992 | true fdr 0.8249 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0121 | est fdr 0.8979 | true fdr 0.8252 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.8966 | true fdr 0.8254 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.8980 | true fdr 0.8254 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.8994 | true fdr 0.8254 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9008 | true fdr 0.8254 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.8996 | true fdr 0.8257 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9010 | true fdr 0.8257 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0117 | est fdr 0.9024 | true fdr 0.8257 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0117 | est fdr 0.9011 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9025 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9039 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9053 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9067 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.9081 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.9095 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.9109 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.9123 | true fdr 0.8259 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.9110 | true fdr 0.8261 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.9124 | true fdr 0.8261 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.9111 | true fdr 0.8264 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.9125 | true fdr 0.8264 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.9112 | true fdr 0.8266 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.9100 | true fdr 0.8269 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.9087 | true fdr 0.8271 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0111 | est fdr 0.9075 | true fdr 0.8273 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0111 | est fdr 0.9062 | true fdr 0.8276 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0111 | est fdr 0.9050 | true fdr 0.8278 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0110 | est fdr 0.9063 | true fdr 0.8278 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0110 | est fdr 0.9077 | true fdr 0.8278 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.9065 | true fdr 0.8281 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.9078 | true fdr 0.8281 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0108 | est fdr 0.9066 | true fdr 0.8283 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.9080 | true fdr 0.8283 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0105 | est fdr 0.9093 | true fdr 0.8283 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0104 | est fdr 0.9107 | true fdr 0.8283 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0103 | est fdr 0.9095 | true fdr 0.8285 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0103 | est fdr 0.9108 | true fdr 0.8285 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0102 | est fdr 0.9122 | true fdr 0.8285 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.9136 | true fdr 0.8285 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.9123 | true fdr 0.8288 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.9111 | true fdr 0.8290 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0100 | est fdr 0.9098 | true fdr 0.8292 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.9112 | true fdr 0.8292 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.9126 | true fdr 0.8292 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0096 | est fdr 0.9113 | true fdr 0.8295 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0095 | est fdr 0.9127 | true fdr 0.8295 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0095 | est fdr 0.9114 | true fdr 0.8297 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0094 | est fdr 0.9102 | true fdr 0.8299 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0093 | est fdr 0.9116 | true fdr 0.8299 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0093 | est fdr 0.9129 | true fdr 0.8299 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0093 | est fdr 0.9117 | true fdr 0.8302 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0091 | est fdr 0.9104 | true fdr 0.8304 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.9092 | true fdr 0.8306 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0089 | est fdr 0.9080 | true fdr 0.8309 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0089 | est fdr 0.9093 | true fdr 0.8309 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0087 | est fdr 0.9107 | true fdr 0.8309 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.9120 | true fdr 0.8309 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0085 | est fdr 0.9108 | true fdr 0.8311 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0085 | est fdr 0.9122 | true fdr 0.8311 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0084 | est fdr 0.9109 | true fdr 0.8313 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0084 | est fdr 0.9123 | true fdr 0.8313 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.9111 | true fdr 0.8315 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.9124 | true fdr 0.8315 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.9137 | true fdr 0.8315 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9151 | true fdr 0.8315 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9139 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9152 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9166 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9179 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9192 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9206 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9219 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9233 | true fdr 0.8318 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0079 | est fdr 0.9220 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0079 | est fdr 0.9234 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0079 | est fdr 0.9247 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.9261 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.9274 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.9288 | true fdr 0.8320 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0076 | est fdr 0.9275 | true fdr 0.8322 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0075 | est fdr 0.9289 | true fdr 0.8322 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0075 | est fdr 0.9302 | true fdr 0.8322 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0075 | est fdr 0.9290 | true fdr 0.8324 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9303 | true fdr 0.8324 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9316 | true fdr 0.8324 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9330 | true fdr 0.8324 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9343 | true fdr 0.8324 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9331 | true fdr 0.8327 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9344 | true fdr 0.8327 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0073 | est fdr 0.9357 | true fdr 0.8327 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0072 | est fdr 0.9371 | true fdr 0.8327 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0072 | est fdr 0.9358 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0072 | est fdr 0.9372 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0072 | est fdr 0.9385 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0072 | est fdr 0.9398 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.9412 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.9425 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9439 | true fdr 0.8329 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9426 | true fdr 0.8331 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9439 | true fdr 0.8331 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9453 | true fdr 0.8331 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.9466 | true fdr 0.8331 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.9453 | true fdr 0.8333 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.9467 | true fdr 0.8333 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.9480 | true fdr 0.8333 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0067 | est fdr 0.9493 | true fdr 0.8333 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0067 | est fdr 0.9481 | true fdr 0.8336 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9494 | true fdr 0.8336 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9507 | true fdr 0.8336 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9495 | true fdr 0.8338 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9482 | true fdr 0.8340 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9469 | true fdr 0.8342 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9457 | true fdr 0.8344 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9444 | true fdr 0.8347 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9432 | true fdr 0.8349 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.9420 | true fdr 0.8351 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.9407 | true fdr 0.8353 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.9395 | true fdr 0.8355 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0062 | est fdr 0.9408 | true fdr 0.8355 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0061 | est fdr 0.9396 | true fdr 0.8357 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0060 | est fdr 0.9409 | true fdr 0.8357 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0060 | est fdr 0.9396 | true fdr 0.8360 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9384 | true fdr 0.8362 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9372 | true fdr 0.8364 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9385 | true fdr 0.8364 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9373 | true fdr 0.8366 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0058 | est fdr 0.9386 | true fdr 0.8366 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0058 | est fdr 0.9373 | true fdr 0.8368 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.9386 | true fdr 0.8368 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.9374 | true fdr 0.8370 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.9362 | true fdr 0.8372 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.9350 | true fdr 0.8375 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.9363 | true fdr 0.8375 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.9351 | true fdr 0.8377 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.9364 | true fdr 0.8377 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.9351 | true fdr 0.8379 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.9339 | true fdr 0.8381 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0054 | est fdr 0.9327 | true fdr 0.8383 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0052 | est fdr 0.9340 | true fdr 0.8383 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0051 | est fdr 0.9353 | true fdr 0.8383 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0050 | est fdr 0.9341 | true fdr 0.8385 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0050 | est fdr 0.9354 | true fdr 0.8385 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0050 | est fdr 0.9342 | true fdr 0.8387 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0049 | est fdr 0.9355 | true fdr 0.8387 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0049 | est fdr 0.9368 | true fdr 0.8387 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9381 | true fdr 0.8387 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9369 | true fdr 0.8389 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9381 | true fdr 0.8389 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.9394 | true fdr 0.8389 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.9382 | true fdr 0.8391 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.9395 | true fdr 0.8391 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.9408 | true fdr 0.8391 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0045 | est fdr 0.9396 | true fdr 0.8393 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0045 | est fdr 0.9409 | true fdr 0.8393 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0045 | est fdr 0.9422 | true fdr 0.8393 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.9409 | true fdr 0.8395 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0043 | est fdr 0.9422 | true fdr 0.8395 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9410 | true fdr 0.8397 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9423 | true fdr 0.8397 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9411 | true fdr 0.8399 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9424 | true fdr 0.8399 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9412 | true fdr 0.8402 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0039 | est fdr 0.9425 | true fdr 0.8402 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9413 | true fdr 0.8404 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9425 | true fdr 0.8404 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9438 | true fdr 0.8404 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0037 | est fdr 0.9451 | true fdr 0.8404 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0037 | est fdr 0.9439 | true fdr 0.8406 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9427 | true fdr 0.8408 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9415 | true fdr 0.8410 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0035 | est fdr 0.9427 | true fdr 0.8410 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0034 | est fdr 0.9416 | true fdr 0.8412 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0034 | est fdr 0.9404 | true fdr 0.8414 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0034 | est fdr 0.9392 | true fdr 0.8416 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0034 | est fdr 0.9380 | true fdr 0.8418 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0033 | est fdr 0.9392 | true fdr 0.8418 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0033 | est fdr 0.9381 | true fdr 0.8420 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0033 | est fdr 0.9369 | true fdr 0.8422 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9357 | true fdr 0.8424 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0030 | est fdr 0.9345 | true fdr 0.8426 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0030 | est fdr 0.9333 | true fdr 0.8428 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9322 | true fdr 0.8430 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9334 | true fdr 0.8430 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9322 | true fdr 0.8432 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9335 | true fdr 0.8432 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9323 | true fdr 0.8434 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9312 | true fdr 0.8436 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9300 | true fdr 0.8438 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0025 | est fdr 0.9313 | true fdr 0.8438 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0022 | est fdr 0.9301 | true fdr 0.8439 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0022 | est fdr 0.9313 | true fdr 0.8439 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0021 | est fdr 0.9326 | true fdr 0.8439 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0021 | est fdr 0.9338 | true fdr 0.8439 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0021 | est fdr 0.9351 | true fdr 0.8439 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0020 | est fdr 0.9339 | true fdr 0.8441 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0020 | est fdr 0.9328 | true fdr 0.8443 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0019 | est fdr 0.9316 | true fdr 0.8445 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0019 | est fdr 0.9328 | true fdr 0.8445 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9341 | true fdr 0.8445 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9329 | true fdr 0.8447 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9318 | true fdr 0.8449 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9330 | true fdr 0.8449 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9342 | true fdr 0.8449 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9355 | true fdr 0.8449 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9343 | true fdr 0.8451 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9356 | true fdr 0.8451 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9368 | true fdr 0.8451 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9356 | true fdr 0.8453 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9369 | true fdr 0.8453 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9381 | true fdr 0.8453 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9370 | true fdr 0.8455 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0013 | est fdr 0.9358 | true fdr 0.8457 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0013 | est fdr 0.9346 | true fdr 0.8459 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0013 | est fdr 0.9359 | true fdr 0.8459 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0012 | est fdr 0.9371 | true fdr 0.8459 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0011 | est fdr 0.9383 | true fdr 0.8459 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9372 | true fdr 0.8461 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9384 | true fdr 0.8461 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0009 | est fdr 0.9373 | true fdr 0.8462 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0009 | est fdr 0.9385 | true fdr 0.8462 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9397 | true fdr 0.8462 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9410 | true fdr 0.8462 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9398 | true fdr 0.8464 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9387 | true fdr 0.8466 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0005 | est fdr 0.9399 | true fdr 0.8466 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0005 | est fdr 0.9387 | true fdr 0.8468 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0005 | est fdr 0.9400 | true fdr 0.8468 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0005 | est fdr 0.9388 | true fdr 0.8470 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9400 | true fdr 0.8470 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9412 | true fdr 0.8470 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9401 | true fdr 0.8472 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9389 | true fdr 0.8474 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9402 | true fdr 0.8474 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9390 | true fdr 0.8476 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0003 | est fdr 0.9379 | true fdr 0.8477 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0003 | est fdr 0.9367 | true fdr 0.8479 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0003 | est fdr 0.9380 | true fdr 0.8479 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9392 | true fdr 0.8479 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9404 | true fdr 0.8479 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9392 | true fdr 0.8481 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9405 | true fdr 0.8481 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9393 | true fdr 0.8483 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9405 | true fdr 0.8483 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9417 | true fdr 0.8483 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9406 | true fdr 0.8485 | true power 0.7812
07-10 06:57 utils_dagma  DEBUG    B_est should be a DAG
07-10 06:57 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9406 | true fdr 0.8485 | true power 0.7812
07-10 06:57 fdr_control  INFO     W_est is DAG
07-10 06:57 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 06:57 fdr_control  INFO     ==============================
07-10 06:57 __main__     INFO     knockoff: 6 | model: 0
07-10 06:57 utils        DEBUG    load W with seed 6_0 in simulated_data/v11/v40/W
07-10 07:02 fdr_control  INFO     ==============================
07-10 07:02 fdr_control  INFO     expected FDR 0.2
07-10 07:02 fdr_control  DEBUG    thresh 3.1016 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:02 fdr_control  DEBUG    thresh 2.4596 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:02 fdr_control  DEBUG    thresh 2.4071 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:02 fdr_control  DEBUG    thresh 2.3728 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 2.2127 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 2.1912 | est fdr 1.3333 | true fdr 0.6667 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 2.1417 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 2.0646 | est fdr 0.8000 | true fdr 0.8000 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 1.8656 | est fdr 0.6667 | true fdr 0.8333 | true power 0.0063
07-10 07:02 fdr_control  DEBUG    thresh 1.7695 | est fdr 0.5714 | true fdr 0.7143 | true power 0.0125
07-10 07:02 fdr_control  DEBUG    thresh 1.7430 | est fdr 0.5000 | true fdr 0.6250 | true power 0.0187
07-10 07:02 fdr_control  DEBUG    thresh 1.7389 | est fdr 0.6250 | true fdr 0.6250 | true power 0.0187
07-10 07:02 fdr_control  DEBUG    thresh 1.7356 | est fdr 0.7500 | true fdr 0.6250 | true power 0.0187
07-10 07:02 fdr_control  DEBUG    thresh 1.7033 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0187
07-10 07:02 fdr_control  DEBUG    thresh 1.6769 | est fdr 0.6000 | true fdr 0.6000 | true power 0.0250
07-10 07:02 fdr_control  DEBUG    thresh 1.6510 | est fdr 0.5455 | true fdr 0.5455 | true power 0.0312
07-10 07:02 fdr_control  DEBUG    thresh 1.6424 | est fdr 0.6364 | true fdr 0.5455 | true power 0.0312
07-10 07:02 fdr_control  DEBUG    thresh 1.6166 | est fdr 0.5833 | true fdr 0.5833 | true power 0.0312
07-10 07:02 fdr_control  DEBUG    thresh 1.6050 | est fdr 0.6667 | true fdr 0.5833 | true power 0.0312
07-10 07:02 fdr_control  DEBUG    thresh 1.5811 | est fdr 0.6154 | true fdr 0.5385 | true power 0.0375
07-10 07:02 fdr_control  DEBUG    thresh 1.5789 | est fdr 0.5714 | true fdr 0.5714 | true power 0.0375
07-10 07:02 fdr_control  DEBUG    thresh 1.4926 | est fdr 0.5333 | true fdr 0.6000 | true power 0.0375
07-10 07:02 fdr_control  DEBUG    thresh 1.4918 | est fdr 0.6000 | true fdr 0.6000 | true power 0.0375
07-10 07:02 fdr_control  DEBUG    thresh 1.4671 | est fdr 0.5625 | true fdr 0.6250 | true power 0.0375
07-10 07:02 fdr_control  DEBUG    thresh 1.4213 | est fdr 0.5294 | true fdr 0.5882 | true power 0.0437
07-10 07:02 fdr_control  DEBUG    thresh 1.4123 | est fdr 0.5000 | true fdr 0.5556 | true power 0.0500
07-10 07:02 fdr_control  DEBUG    thresh 1.4109 | est fdr 0.4737 | true fdr 0.5789 | true power 0.0500
07-10 07:02 fdr_control  DEBUG    thresh 1.4068 | est fdr 0.4500 | true fdr 0.5500 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3964 | est fdr 0.4286 | true fdr 0.5714 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3924 | est fdr 0.4091 | true fdr 0.5909 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3859 | est fdr 0.4545 | true fdr 0.5909 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3792 | est fdr 0.4348 | true fdr 0.6087 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3735 | est fdr 0.4783 | true fdr 0.6087 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3261 | est fdr 0.5217 | true fdr 0.6087 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3219 | est fdr 0.5652 | true fdr 0.6087 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.3118 | est fdr 0.5417 | true fdr 0.6250 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.2968 | est fdr 0.5833 | true fdr 0.6250 | true power 0.0563
07-10 07:02 fdr_control  DEBUG    thresh 1.2750 | est fdr 0.5600 | true fdr 0.6000 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2644 | est fdr 0.5385 | true fdr 0.6154 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2612 | est fdr 0.5185 | true fdr 0.6296 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2482 | est fdr 0.5556 | true fdr 0.6296 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2334 | est fdr 0.5926 | true fdr 0.6296 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2306 | est fdr 0.5714 | true fdr 0.6429 | true power 0.0625
07-10 07:02 fdr_control  DEBUG    thresh 1.2301 | est fdr 0.5517 | true fdr 0.6207 | true power 0.0688
07-10 07:02 fdr_control  DEBUG    thresh 1.2289 | est fdr 0.5333 | true fdr 0.6333 | true power 0.0688
07-10 07:02 fdr_control  DEBUG    thresh 1.2059 | est fdr 0.5667 | true fdr 0.6333 | true power 0.0688
07-10 07:02 fdr_control  DEBUG    thresh 1.2058 | est fdr 0.6000 | true fdr 0.6333 | true power 0.0688
07-10 07:02 fdr_control  DEBUG    thresh 1.1981 | est fdr 0.6333 | true fdr 0.6333 | true power 0.0688
07-10 07:02 fdr_control  DEBUG    thresh 1.1953 | est fdr 0.6129 | true fdr 0.6129 | true power 0.0750
07-10 07:02 fdr_control  DEBUG    thresh 1.1946 | est fdr 0.5938 | true fdr 0.6250 | true power 0.0750
07-10 07:02 fdr_control  DEBUG    thresh 1.1899 | est fdr 0.6250 | true fdr 0.6250 | true power 0.0750
07-10 07:02 fdr_control  DEBUG    thresh 1.1879 | est fdr 0.6061 | true fdr 0.6061 | true power 0.0813
07-10 07:02 fdr_control  DEBUG    thresh 1.1861 | est fdr 0.5882 | true fdr 0.5882 | true power 0.0875
07-10 07:02 fdr_control  DEBUG    thresh 1.1825 | est fdr 0.5714 | true fdr 0.5714 | true power 0.0938
07-10 07:02 fdr_control  DEBUG    thresh 1.1782 | est fdr 0.5556 | true fdr 0.5556 | true power 0.1000
07-10 07:02 fdr_control  DEBUG    thresh 1.1719 | est fdr 0.5833 | true fdr 0.5556 | true power 0.1000
07-10 07:02 fdr_control  DEBUG    thresh 1.1694 | est fdr 0.6111 | true fdr 0.5556 | true power 0.1000
07-10 07:02 fdr_control  DEBUG    thresh 1.1677 | est fdr 0.5946 | true fdr 0.5676 | true power 0.1000
07-10 07:02 fdr_control  DEBUG    thresh 1.1635 | est fdr 0.5789 | true fdr 0.5526 | true power 0.1062
07-10 07:02 fdr_control  DEBUG    thresh 1.1503 | est fdr 0.5641 | true fdr 0.5385 | true power 0.1125
07-10 07:02 fdr_control  DEBUG    thresh 1.1453 | est fdr 0.5500 | true fdr 0.5250 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.1403 | est fdr 0.5750 | true fdr 0.5250 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.1395 | est fdr 0.6000 | true fdr 0.5250 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.1215 | est fdr 0.5854 | true fdr 0.5366 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.0966 | est fdr 0.5714 | true fdr 0.5476 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.0947 | est fdr 0.5581 | true fdr 0.5581 | true power 0.1187
07-10 07:02 fdr_control  DEBUG    thresh 1.0945 | est fdr 0.5455 | true fdr 0.5455 | true power 0.1250
07-10 07:02 fdr_control  DEBUG    thresh 1.0809 | est fdr 0.5682 | true fdr 0.5455 | true power 0.1250
07-10 07:02 fdr_control  DEBUG    thresh 1.0595 | est fdr 0.5556 | true fdr 0.5556 | true power 0.1250
07-10 07:02 fdr_control  DEBUG    thresh 1.0558 | est fdr 0.5778 | true fdr 0.5556 | true power 0.1250
07-10 07:02 fdr_control  DEBUG    thresh 1.0542 | est fdr 0.5652 | true fdr 0.5652 | true power 0.1250
07-10 07:02 fdr_control  DEBUG    thresh 1.0429 | est fdr 0.5532 | true fdr 0.5532 | true power 0.1313
07-10 07:02 fdr_control  DEBUG    thresh 1.0316 | est fdr 0.5745 | true fdr 0.5532 | true power 0.1313
07-10 07:02 fdr_control  DEBUG    thresh 1.0197 | est fdr 0.5625 | true fdr 0.5625 | true power 0.1313
07-10 07:02 fdr_control  DEBUG    thresh 1.0192 | est fdr 0.5510 | true fdr 0.5510 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 1.0095 | est fdr 0.5400 | true fdr 0.5600 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 1.0085 | est fdr 0.5294 | true fdr 0.5686 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 1.0038 | est fdr 0.5192 | true fdr 0.5769 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 1.0008 | est fdr 0.5385 | true fdr 0.5769 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 0.9995 | est fdr 0.5577 | true fdr 0.5769 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 0.9990 | est fdr 0.5769 | true fdr 0.5769 | true power 0.1375
07-10 07:02 fdr_control  DEBUG    thresh 0.9958 | est fdr 0.5660 | true fdr 0.5660 | true power 0.1437
07-10 07:02 fdr_control  DEBUG    thresh 0.9934 | est fdr 0.5556 | true fdr 0.5741 | true power 0.1437
07-10 07:02 fdr_control  DEBUG    thresh 0.9910 | est fdr 0.5455 | true fdr 0.5636 | true power 0.1500
07-10 07:02 fdr_control  DEBUG    thresh 0.9894 | est fdr 0.5357 | true fdr 0.5714 | true power 0.1500
07-10 07:02 fdr_control  DEBUG    thresh 0.9829 | est fdr 0.5263 | true fdr 0.5614 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9804 | est fdr 0.5172 | true fdr 0.5690 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9787 | est fdr 0.5345 | true fdr 0.5690 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9785 | est fdr 0.5254 | true fdr 0.5763 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9766 | est fdr 0.5167 | true fdr 0.5833 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9761 | est fdr 0.5333 | true fdr 0.5833 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9656 | est fdr 0.5246 | true fdr 0.5902 | true power 0.1562
07-10 07:02 fdr_control  DEBUG    thresh 0.9652 | est fdr 0.5161 | true fdr 0.5806 | true power 0.1625
07-10 07:02 fdr_control  DEBUG    thresh 0.9583 | est fdr 0.5323 | true fdr 0.5806 | true power 0.1625
07-10 07:02 fdr_control  DEBUG    thresh 0.9571 | est fdr 0.5484 | true fdr 0.5806 | true power 0.1625
07-10 07:02 fdr_control  DEBUG    thresh 0.9510 | est fdr 0.5397 | true fdr 0.5714 | true power 0.1688
07-10 07:02 fdr_control  DEBUG    thresh 0.9510 | est fdr 0.5312 | true fdr 0.5781 | true power 0.1688
07-10 07:02 fdr_control  DEBUG    thresh 0.9482 | est fdr 0.5231 | true fdr 0.5692 | true power 0.1750
07-10 07:02 fdr_control  DEBUG    thresh 0.9442 | est fdr 0.5385 | true fdr 0.5692 | true power 0.1750
07-10 07:02 fdr_control  DEBUG    thresh 0.9384 | est fdr 0.5538 | true fdr 0.5692 | true power 0.1750
07-10 07:02 fdr_control  DEBUG    thresh 0.9353 | est fdr 0.5692 | true fdr 0.5692 | true power 0.1750
07-10 07:02 fdr_control  DEBUG    thresh 0.9345 | est fdr 0.5606 | true fdr 0.5606 | true power 0.1812
07-10 07:02 fdr_control  DEBUG    thresh 0.9345 | est fdr 0.5758 | true fdr 0.5606 | true power 0.1812
07-10 07:02 fdr_control  DEBUG    thresh 0.9327 | est fdr 0.5672 | true fdr 0.5672 | true power 0.1812
07-10 07:02 fdr_control  DEBUG    thresh 0.9291 | est fdr 0.5821 | true fdr 0.5672 | true power 0.1812
07-10 07:02 fdr_control  DEBUG    thresh 0.9284 | est fdr 0.5735 | true fdr 0.5588 | true power 0.1875
07-10 07:02 fdr_control  DEBUG    thresh 0.9183 | est fdr 0.5652 | true fdr 0.5652 | true power 0.1875
07-10 07:02 fdr_control  DEBUG    thresh 0.9179 | est fdr 0.5797 | true fdr 0.5652 | true power 0.1875
07-10 07:02 fdr_control  DEBUG    thresh 0.9162 | est fdr 0.5942 | true fdr 0.5652 | true power 0.1875
07-10 07:02 fdr_control  DEBUG    thresh 0.9055 | est fdr 0.5857 | true fdr 0.5571 | true power 0.1938
07-10 07:02 fdr_control  DEBUG    thresh 0.9021 | est fdr 0.6000 | true fdr 0.5571 | true power 0.1938
07-10 07:02 fdr_control  DEBUG    thresh 0.9021 | est fdr 0.6143 | true fdr 0.5571 | true power 0.1938
07-10 07:02 fdr_control  DEBUG    thresh 0.8998 | est fdr 0.6056 | true fdr 0.5634 | true power 0.1938
07-10 07:02 fdr_control  DEBUG    thresh 0.8976 | est fdr 0.6197 | true fdr 0.5634 | true power 0.1938
07-10 07:02 fdr_control  DEBUG    thresh 0.8936 | est fdr 0.6111 | true fdr 0.5556 | true power 0.2000
07-10 07:02 fdr_control  DEBUG    thresh 0.8916 | est fdr 0.6027 | true fdr 0.5479 | true power 0.2062
07-10 07:02 fdr_control  DEBUG    thresh 0.8834 | est fdr 0.6164 | true fdr 0.5479 | true power 0.2062
07-10 07:02 fdr_control  DEBUG    thresh 0.8819 | est fdr 0.6081 | true fdr 0.5541 | true power 0.2062
07-10 07:02 fdr_control  DEBUG    thresh 0.8801 | est fdr 0.6000 | true fdr 0.5467 | true power 0.2125
07-10 07:02 fdr_control  DEBUG    thresh 0.8756 | est fdr 0.5921 | true fdr 0.5395 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8722 | est fdr 0.5844 | true fdr 0.5455 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8555 | est fdr 0.5769 | true fdr 0.5513 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8552 | est fdr 0.5897 | true fdr 0.5513 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8535 | est fdr 0.6026 | true fdr 0.5513 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8425 | est fdr 0.6154 | true fdr 0.5513 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8420 | est fdr 0.6076 | true fdr 0.5570 | true power 0.2188
07-10 07:02 fdr_control  DEBUG    thresh 0.8215 | est fdr 0.6000 | true fdr 0.5500 | true power 0.2250
07-10 07:02 fdr_control  DEBUG    thresh 0.8210 | est fdr 0.5926 | true fdr 0.5432 | true power 0.2313
07-10 07:02 fdr_control  DEBUG    thresh 0.8095 | est fdr 0.5854 | true fdr 0.5366 | true power 0.2375
07-10 07:02 fdr_control  DEBUG    thresh 0.8078 | est fdr 0.5783 | true fdr 0.5301 | true power 0.2437
07-10 07:02 fdr_control  DEBUG    thresh 0.8068 | est fdr 0.5904 | true fdr 0.5301 | true power 0.2437
07-10 07:02 fdr_control  DEBUG    thresh 0.8028 | est fdr 0.6024 | true fdr 0.5301 | true power 0.2437
07-10 07:02 fdr_control  DEBUG    thresh 0.7980 | est fdr 0.5952 | true fdr 0.5238 | true power 0.2500
07-10 07:02 fdr_control  DEBUG    thresh 0.7957 | est fdr 0.5882 | true fdr 0.5176 | true power 0.2562
07-10 07:02 fdr_control  DEBUG    thresh 0.7907 | est fdr 0.6000 | true fdr 0.5176 | true power 0.2562
07-10 07:02 fdr_control  DEBUG    thresh 0.7899 | est fdr 0.6118 | true fdr 0.5176 | true power 0.2562
07-10 07:02 fdr_control  DEBUG    thresh 0.7788 | est fdr 0.6047 | true fdr 0.5116 | true power 0.2625
07-10 07:02 fdr_control  DEBUG    thresh 0.7761 | est fdr 0.6163 | true fdr 0.5116 | true power 0.2625
07-10 07:02 fdr_control  DEBUG    thresh 0.7718 | est fdr 0.6092 | true fdr 0.5172 | true power 0.2625
07-10 07:02 fdr_control  DEBUG    thresh 0.7668 | est fdr 0.6207 | true fdr 0.5172 | true power 0.2625
07-10 07:02 fdr_control  DEBUG    thresh 0.7607 | est fdr 0.6322 | true fdr 0.5172 | true power 0.2625
07-10 07:02 fdr_control  DEBUG    thresh 0.7592 | est fdr 0.6250 | true fdr 0.5114 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7584 | est fdr 0.6364 | true fdr 0.5114 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7574 | est fdr 0.6292 | true fdr 0.5169 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7555 | est fdr 0.6404 | true fdr 0.5169 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7532 | est fdr 0.6517 | true fdr 0.5169 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7479 | est fdr 0.6444 | true fdr 0.5222 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7455 | est fdr 0.6556 | true fdr 0.5222 | true power 0.2687
07-10 07:02 fdr_control  DEBUG    thresh 0.7415 | est fdr 0.6484 | true fdr 0.5165 | true power 0.2750
07-10 07:02 fdr_control  DEBUG    thresh 0.7331 | est fdr 0.6413 | true fdr 0.5109 | true power 0.2812
07-10 07:02 fdr_control  DEBUG    thresh 0.7330 | est fdr 0.6344 | true fdr 0.5054 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7228 | est fdr 0.6277 | true fdr 0.5106 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7191 | est fdr 0.6383 | true fdr 0.5106 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7149 | est fdr 0.6489 | true fdr 0.5106 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7128 | est fdr 0.6596 | true fdr 0.5106 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7119 | est fdr 0.6526 | true fdr 0.5158 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7055 | est fdr 0.6458 | true fdr 0.5208 | true power 0.2875
07-10 07:02 fdr_control  DEBUG    thresh 0.7031 | est fdr 0.6392 | true fdr 0.5155 | true power 0.2938
07-10 07:02 fdr_control  DEBUG    thresh 0.7002 | est fdr 0.6327 | true fdr 0.5204 | true power 0.2938
07-10 07:02 fdr_control  DEBUG    thresh 0.6962 | est fdr 0.6263 | true fdr 0.5152 | true power 0.3000
07-10 07:02 fdr_control  DEBUG    thresh 0.6928 | est fdr 0.6364 | true fdr 0.5152 | true power 0.3000
07-10 07:02 fdr_control  DEBUG    thresh 0.6926 | est fdr 0.6300 | true fdr 0.5100 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6911 | est fdr 0.6238 | true fdr 0.5149 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6900 | est fdr 0.6337 | true fdr 0.5149 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6898 | est fdr 0.6275 | true fdr 0.5196 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6887 | est fdr 0.6214 | true fdr 0.5243 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6876 | est fdr 0.6154 | true fdr 0.5288 | true power 0.3063
07-10 07:02 fdr_control  DEBUG    thresh 0.6860 | est fdr 0.6095 | true fdr 0.5238 | true power 0.3125
07-10 07:02 fdr_control  DEBUG    thresh 0.6854 | est fdr 0.6190 | true fdr 0.5238 | true power 0.3125
07-10 07:02 fdr_control  DEBUG    thresh 0.6852 | est fdr 0.6286 | true fdr 0.5238 | true power 0.3125
07-10 07:02 fdr_control  DEBUG    thresh 0.6845 | est fdr 0.6226 | true fdr 0.5283 | true power 0.3125
07-10 07:02 fdr_control  DEBUG    thresh 0.6835 | est fdr 0.6168 | true fdr 0.5327 | true power 0.3125
07-10 07:02 fdr_control  DEBUG    thresh 0.6833 | est fdr 0.6111 | true fdr 0.5278 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6815 | est fdr 0.6055 | true fdr 0.5321 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6805 | est fdr 0.6000 | true fdr 0.5364 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6753 | est fdr 0.6091 | true fdr 0.5364 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6665 | est fdr 0.6036 | true fdr 0.5405 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6659 | est fdr 0.6126 | true fdr 0.5405 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6653 | est fdr 0.6071 | true fdr 0.5446 | true power 0.3187
07-10 07:02 fdr_control  DEBUG    thresh 0.6651 | est fdr 0.6018 | true fdr 0.5398 | true power 0.3250
07-10 07:02 fdr_control  DEBUG    thresh 0.6649 | est fdr 0.5965 | true fdr 0.5351 | true power 0.3312
07-10 07:02 fdr_control  DEBUG    thresh 0.6576 | est fdr 0.6053 | true fdr 0.5351 | true power 0.3312
07-10 07:02 fdr_control  DEBUG    thresh 0.6550 | est fdr 0.6140 | true fdr 0.5351 | true power 0.3312
07-10 07:02 fdr_control  DEBUG    thresh 0.6548 | est fdr 0.6087 | true fdr 0.5304 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6547 | est fdr 0.6034 | true fdr 0.5345 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6419 | est fdr 0.5983 | true fdr 0.5385 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6399 | est fdr 0.6068 | true fdr 0.5385 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6394 | est fdr 0.6017 | true fdr 0.5424 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6363 | est fdr 0.6102 | true fdr 0.5424 | true power 0.3375
07-10 07:02 fdr_control  DEBUG    thresh 0.6284 | est fdr 0.6050 | true fdr 0.5378 | true power 0.3438
07-10 07:02 fdr_control  DEBUG    thresh 0.6276 | est fdr 0.6134 | true fdr 0.5378 | true power 0.3438
07-10 07:02 fdr_control  DEBUG    thresh 0.6249 | est fdr 0.6218 | true fdr 0.5378 | true power 0.3438
07-10 07:02 fdr_control  DEBUG    thresh 0.6246 | est fdr 0.6303 | true fdr 0.5378 | true power 0.3438
07-10 07:02 fdr_control  DEBUG    thresh 0.6170 | est fdr 0.6387 | true fdr 0.5378 | true power 0.3438
07-10 07:02 fdr_control  DEBUG    thresh 0.6151 | est fdr 0.6333 | true fdr 0.5333 | true power 0.3500
07-10 07:02 fdr_control  DEBUG    thresh 0.6140 | est fdr 0.6281 | true fdr 0.5289 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6090 | est fdr 0.6364 | true fdr 0.5289 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6067 | est fdr 0.6446 | true fdr 0.5289 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6060 | est fdr 0.6529 | true fdr 0.5289 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6055 | est fdr 0.6475 | true fdr 0.5328 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6036 | est fdr 0.6423 | true fdr 0.5366 | true power 0.3563
07-10 07:02 fdr_control  DEBUG    thresh 0.6036 | est fdr 0.6371 | true fdr 0.5403 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.6019 | est fdr 0.6320 | true fdr 0.5440 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.6019 | est fdr 0.6270 | true fdr 0.5476 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.6018 | est fdr 0.6220 | true fdr 0.5512 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.6008 | est fdr 0.6172 | true fdr 0.5547 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5997 | est fdr 0.6250 | true fdr 0.5547 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5981 | est fdr 0.6328 | true fdr 0.5547 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5979 | est fdr 0.6406 | true fdr 0.5547 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5945 | est fdr 0.6357 | true fdr 0.5581 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5931 | est fdr 0.6308 | true fdr 0.5615 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5923 | est fdr 0.6260 | true fdr 0.5649 | true power 0.3563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5862 | est fdr 0.6212 | true fdr 0.5606 | true power 0.3625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5852 | est fdr 0.6288 | true fdr 0.5606 | true power 0.3625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5816 | est fdr 0.6364 | true fdr 0.5606 | true power 0.3625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5785 | est fdr 0.6316 | true fdr 0.5639 | true power 0.3625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5738 | est fdr 0.6391 | true fdr 0.5639 | true power 0.3625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5707 | est fdr 0.6343 | true fdr 0.5597 | true power 0.3688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5694 | est fdr 0.6296 | true fdr 0.5556 | true power 0.3750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5683 | est fdr 0.6250 | true fdr 0.5515 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5680 | est fdr 0.6324 | true fdr 0.5515 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5661 | est fdr 0.6277 | true fdr 0.5547 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5634 | est fdr 0.6350 | true fdr 0.5547 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5621 | est fdr 0.6304 | true fdr 0.5580 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5609 | est fdr 0.6377 | true fdr 0.5580 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5580 | est fdr 0.6331 | true fdr 0.5612 | true power 0.3812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5567 | est fdr 0.6286 | true fdr 0.5571 | true power 0.3875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5521 | est fdr 0.6241 | true fdr 0.5603 | true power 0.3875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5512 | est fdr 0.6197 | true fdr 0.5563 | true power 0.3937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5498 | est fdr 0.6154 | true fdr 0.5594 | true power 0.3937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5495 | est fdr 0.6111 | true fdr 0.5556 | true power 0.4000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5449 | est fdr 0.6181 | true fdr 0.5556 | true power 0.4000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5449 | est fdr 0.6138 | true fdr 0.5586 | true power 0.4000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5447 | est fdr 0.6096 | true fdr 0.5548 | true power 0.4062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5437 | est fdr 0.6054 | true fdr 0.5578 | true power 0.4062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5420 | est fdr 0.6014 | true fdr 0.5541 | true power 0.4125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5379 | est fdr 0.6081 | true fdr 0.5541 | true power 0.4125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5362 | est fdr 0.6040 | true fdr 0.5570 | true power 0.4125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5340 | est fdr 0.6000 | true fdr 0.5600 | true power 0.4125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5330 | est fdr 0.5960 | true fdr 0.5629 | true power 0.4125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5313 | est fdr 0.5921 | true fdr 0.5592 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5306 | est fdr 0.5987 | true fdr 0.5592 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5298 | est fdr 0.6053 | true fdr 0.5592 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5279 | est fdr 0.6118 | true fdr 0.5592 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5266 | est fdr 0.6078 | true fdr 0.5621 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5263 | est fdr 0.6039 | true fdr 0.5649 | true power 0.4188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5249 | est fdr 0.6000 | true fdr 0.5613 | true power 0.4250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5238 | est fdr 0.5962 | true fdr 0.5577 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5235 | est fdr 0.5924 | true fdr 0.5605 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5197 | est fdr 0.5987 | true fdr 0.5605 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5178 | est fdr 0.5949 | true fdr 0.5633 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5175 | est fdr 0.5912 | true fdr 0.5660 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5170 | est fdr 0.5975 | true fdr 0.5660 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5126 | est fdr 0.6038 | true fdr 0.5660 | true power 0.4313
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5120 | est fdr 0.6000 | true fdr 0.5625 | true power 0.4375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5120 | est fdr 0.5963 | true fdr 0.5652 | true power 0.4375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5113 | est fdr 0.5926 | true fdr 0.5679 | true power 0.4375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5110 | est fdr 0.5890 | true fdr 0.5644 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5106 | est fdr 0.5854 | true fdr 0.5671 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5105 | est fdr 0.5818 | true fdr 0.5697 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5077 | est fdr 0.5879 | true fdr 0.5697 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5073 | est fdr 0.5939 | true fdr 0.5697 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5041 | est fdr 0.5904 | true fdr 0.5723 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5012 | est fdr 0.5868 | true fdr 0.5749 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.5002 | est fdr 0.5928 | true fdr 0.5749 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4981 | est fdr 0.5893 | true fdr 0.5774 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4894 | est fdr 0.5858 | true fdr 0.5799 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4879 | est fdr 0.5824 | true fdr 0.5824 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4861 | est fdr 0.5882 | true fdr 0.5824 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4837 | est fdr 0.5848 | true fdr 0.5848 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4824 | est fdr 0.5906 | true fdr 0.5848 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4779 | est fdr 0.5872 | true fdr 0.5872 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4779 | est fdr 0.5838 | true fdr 0.5896 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4777 | est fdr 0.5805 | true fdr 0.5920 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4756 | est fdr 0.5771 | true fdr 0.5943 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4741 | est fdr 0.5739 | true fdr 0.5966 | true power 0.4437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4728 | est fdr 0.5706 | true fdr 0.5932 | true power 0.4500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4723 | est fdr 0.5763 | true fdr 0.5932 | true power 0.4500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4716 | est fdr 0.5819 | true fdr 0.5932 | true power 0.4500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4708 | est fdr 0.5787 | true fdr 0.5955 | true power 0.4500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4700 | est fdr 0.5754 | true fdr 0.5922 | true power 0.4562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4689 | est fdr 0.5722 | true fdr 0.5889 | true power 0.4625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4642 | est fdr 0.5691 | true fdr 0.5856 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4628 | est fdr 0.5659 | true fdr 0.5879 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4622 | est fdr 0.5714 | true fdr 0.5879 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4614 | est fdr 0.5683 | true fdr 0.5902 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4601 | est fdr 0.5652 | true fdr 0.5924 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4582 | est fdr 0.5707 | true fdr 0.5924 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4572 | est fdr 0.5676 | true fdr 0.5946 | true power 0.4688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4543 | est fdr 0.5645 | true fdr 0.5914 | true power 0.4750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4531 | est fdr 0.5615 | true fdr 0.5936 | true power 0.4750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4526 | est fdr 0.5668 | true fdr 0.5936 | true power 0.4750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4508 | est fdr 0.5722 | true fdr 0.5936 | true power 0.4750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4507 | est fdr 0.5691 | true fdr 0.5957 | true power 0.4750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4503 | est fdr 0.5661 | true fdr 0.5926 | true power 0.4813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4495 | est fdr 0.5632 | true fdr 0.5947 | true power 0.4813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4486 | est fdr 0.5602 | true fdr 0.5916 | true power 0.4875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4481 | est fdr 0.5573 | true fdr 0.5938 | true power 0.4875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4450 | est fdr 0.5625 | true fdr 0.5938 | true power 0.4875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4431 | est fdr 0.5596 | true fdr 0.5907 | true power 0.4938
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4405 | est fdr 0.5648 | true fdr 0.5907 | true power 0.4938
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4393 | est fdr 0.5699 | true fdr 0.5907 | true power 0.4938
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4380 | est fdr 0.5670 | true fdr 0.5876 | true power 0.5000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4363 | est fdr 0.5641 | true fdr 0.5846 | true power 0.5062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4360 | est fdr 0.5692 | true fdr 0.5846 | true power 0.5062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4342 | est fdr 0.5663 | true fdr 0.5867 | true power 0.5062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4307 | est fdr 0.5635 | true fdr 0.5838 | true power 0.5125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4284 | est fdr 0.5685 | true fdr 0.5838 | true power 0.5125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4283 | est fdr 0.5657 | true fdr 0.5859 | true power 0.5125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4282 | est fdr 0.5628 | true fdr 0.5829 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4278 | est fdr 0.5600 | true fdr 0.5850 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4277 | est fdr 0.5650 | true fdr 0.5850 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4248 | est fdr 0.5622 | true fdr 0.5871 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4237 | est fdr 0.5672 | true fdr 0.5871 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4231 | est fdr 0.5721 | true fdr 0.5871 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4226 | est fdr 0.5693 | true fdr 0.5891 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4222 | est fdr 0.5743 | true fdr 0.5891 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4189 | est fdr 0.5714 | true fdr 0.5911 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4164 | est fdr 0.5686 | true fdr 0.5931 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4152 | est fdr 0.5659 | true fdr 0.5951 | true power 0.5188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4111 | est fdr 0.5631 | true fdr 0.5922 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4106 | est fdr 0.5604 | true fdr 0.5942 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4105 | est fdr 0.5577 | true fdr 0.5962 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4103 | est fdr 0.5550 | true fdr 0.5981 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4098 | est fdr 0.5524 | true fdr 0.6000 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4097 | est fdr 0.5571 | true fdr 0.6000 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4090 | est fdr 0.5619 | true fdr 0.6000 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4060 | est fdr 0.5592 | true fdr 0.6019 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4031 | est fdr 0.5566 | true fdr 0.6038 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4018 | est fdr 0.5540 | true fdr 0.6056 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4015 | est fdr 0.5514 | true fdr 0.6075 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4011 | est fdr 0.5488 | true fdr 0.6093 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.4009 | est fdr 0.5535 | true fdr 0.6093 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3988 | est fdr 0.5509 | true fdr 0.6111 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3987 | est fdr 0.5484 | true fdr 0.6129 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3972 | est fdr 0.5530 | true fdr 0.6129 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3972 | est fdr 0.5576 | true fdr 0.6129 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3958 | est fdr 0.5550 | true fdr 0.6147 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3944 | est fdr 0.5525 | true fdr 0.6164 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3876 | est fdr 0.5500 | true fdr 0.6182 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3871 | est fdr 0.5545 | true fdr 0.6182 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3858 | est fdr 0.5520 | true fdr 0.6199 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3843 | est fdr 0.5495 | true fdr 0.6216 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3791 | est fdr 0.5471 | true fdr 0.6233 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3781 | est fdr 0.5516 | true fdr 0.6233 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3772 | est fdr 0.5491 | true fdr 0.6250 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3772 | est fdr 0.5536 | true fdr 0.6250 | true power 0.5250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3757 | est fdr 0.5511 | true fdr 0.6222 | true power 0.5312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3740 | est fdr 0.5556 | true fdr 0.6222 | true power 0.5312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3720 | est fdr 0.5531 | true fdr 0.6195 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3673 | est fdr 0.5507 | true fdr 0.6211 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3671 | est fdr 0.5482 | true fdr 0.6228 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3647 | est fdr 0.5526 | true fdr 0.6228 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3627 | est fdr 0.5570 | true fdr 0.6228 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3615 | est fdr 0.5546 | true fdr 0.6245 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3611 | est fdr 0.5522 | true fdr 0.6261 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3609 | est fdr 0.5565 | true fdr 0.6261 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3595 | est fdr 0.5609 | true fdr 0.6261 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3592 | est fdr 0.5584 | true fdr 0.6277 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3590 | est fdr 0.5628 | true fdr 0.6277 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3553 | est fdr 0.5671 | true fdr 0.6277 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3544 | est fdr 0.5647 | true fdr 0.6293 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3537 | est fdr 0.5622 | true fdr 0.6309 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3537 | est fdr 0.5598 | true fdr 0.6325 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3530 | est fdr 0.5574 | true fdr 0.6340 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3520 | est fdr 0.5551 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3515 | est fdr 0.5593 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3514 | est fdr 0.5636 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3514 | est fdr 0.5678 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3512 | est fdr 0.5720 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3495 | est fdr 0.5763 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3481 | est fdr 0.5805 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3470 | est fdr 0.5847 | true fdr 0.6356 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3470 | est fdr 0.5823 | true fdr 0.6371 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3457 | est fdr 0.5798 | true fdr 0.6387 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3435 | est fdr 0.5840 | true fdr 0.6387 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3430 | est fdr 0.5882 | true fdr 0.6387 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3427 | est fdr 0.5924 | true fdr 0.6387 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3381 | est fdr 0.5966 | true fdr 0.6387 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3377 | est fdr 0.5941 | true fdr 0.6402 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3356 | est fdr 0.5983 | true fdr 0.6402 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3346 | est fdr 0.6025 | true fdr 0.6402 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3343 | est fdr 0.6067 | true fdr 0.6402 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3337 | est fdr 0.6109 | true fdr 0.6402 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3328 | est fdr 0.6083 | true fdr 0.6417 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3311 | est fdr 0.6125 | true fdr 0.6417 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3303 | est fdr 0.6100 | true fdr 0.6432 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3290 | est fdr 0.6074 | true fdr 0.6446 | true power 0.5375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3283 | est fdr 0.6049 | true fdr 0.6420 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3278 | est fdr 0.6091 | true fdr 0.6420 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3276 | est fdr 0.6066 | true fdr 0.6434 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3275 | est fdr 0.6107 | true fdr 0.6434 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3269 | est fdr 0.6148 | true fdr 0.6434 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3261 | est fdr 0.6122 | true fdr 0.6449 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3223 | est fdr 0.6098 | true fdr 0.6463 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3221 | est fdr 0.6073 | true fdr 0.6478 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3204 | est fdr 0.6113 | true fdr 0.6478 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3199 | est fdr 0.6089 | true fdr 0.6492 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3178 | est fdr 0.6064 | true fdr 0.6506 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3169 | est fdr 0.6104 | true fdr 0.6506 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3154 | est fdr 0.6080 | true fdr 0.6520 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3111 | est fdr 0.6056 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3106 | est fdr 0.6096 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3104 | est fdr 0.6135 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3101 | est fdr 0.6175 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3086 | est fdr 0.6215 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3074 | est fdr 0.6255 | true fdr 0.6534 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3074 | est fdr 0.6230 | true fdr 0.6548 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3062 | est fdr 0.6206 | true fdr 0.6561 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3058 | est fdr 0.6245 | true fdr 0.6561 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3051 | est fdr 0.6220 | true fdr 0.6575 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3043 | est fdr 0.6260 | true fdr 0.6575 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3033 | est fdr 0.6299 | true fdr 0.6575 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.3008 | est fdr 0.6339 | true fdr 0.6575 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2980 | est fdr 0.6378 | true fdr 0.6575 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2961 | est fdr 0.6353 | true fdr 0.6588 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2914 | est fdr 0.6392 | true fdr 0.6588 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2892 | est fdr 0.6431 | true fdr 0.6588 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2889 | est fdr 0.6406 | true fdr 0.6602 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2884 | est fdr 0.6381 | true fdr 0.6615 | true power 0.5437
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2872 | est fdr 0.6357 | true fdr 0.6589 | true power 0.5500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2865 | est fdr 0.6332 | true fdr 0.6602 | true power 0.5500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2853 | est fdr 0.6371 | true fdr 0.6602 | true power 0.5500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2853 | est fdr 0.6346 | true fdr 0.6615 | true power 0.5500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2852 | est fdr 0.6322 | true fdr 0.6590 | true power 0.5563
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2842 | est fdr 0.6298 | true fdr 0.6565 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2795 | est fdr 0.6336 | true fdr 0.6565 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2795 | est fdr 0.6312 | true fdr 0.6578 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2790 | est fdr 0.6288 | true fdr 0.6591 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2782 | est fdr 0.6264 | true fdr 0.6604 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2780 | est fdr 0.6302 | true fdr 0.6604 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2778 | est fdr 0.6340 | true fdr 0.6604 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2770 | est fdr 0.6377 | true fdr 0.6604 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2758 | est fdr 0.6415 | true fdr 0.6604 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2755 | est fdr 0.6391 | true fdr 0.6617 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2750 | est fdr 0.6367 | true fdr 0.6629 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2748 | est fdr 0.6343 | true fdr 0.6642 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2746 | est fdr 0.6320 | true fdr 0.6654 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2745 | est fdr 0.6296 | true fdr 0.6667 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2725 | est fdr 0.6273 | true fdr 0.6679 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2723 | est fdr 0.6310 | true fdr 0.6679 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2708 | est fdr 0.6347 | true fdr 0.6679 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2701 | est fdr 0.6384 | true fdr 0.6679 | true power 0.5625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2700 | est fdr 0.6360 | true fdr 0.6654 | true power 0.5687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2698 | est fdr 0.6397 | true fdr 0.6654 | true power 0.5687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2694 | est fdr 0.6434 | true fdr 0.6654 | true power 0.5687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2692 | est fdr 0.6471 | true fdr 0.6654 | true power 0.5687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2691 | est fdr 0.6447 | true fdr 0.6667 | true power 0.5687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2686 | est fdr 0.6423 | true fdr 0.6642 | true power 0.5750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2682 | est fdr 0.6460 | true fdr 0.6642 | true power 0.5750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2672 | est fdr 0.6436 | true fdr 0.6655 | true power 0.5750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2664 | est fdr 0.6413 | true fdr 0.6630 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2658 | est fdr 0.6390 | true fdr 0.6643 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2651 | est fdr 0.6367 | true fdr 0.6655 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2644 | est fdr 0.6403 | true fdr 0.6655 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2631 | est fdr 0.6380 | true fdr 0.6667 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2625 | est fdr 0.6357 | true fdr 0.6679 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2623 | est fdr 0.6335 | true fdr 0.6690 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2619 | est fdr 0.6312 | true fdr 0.6702 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2618 | est fdr 0.6348 | true fdr 0.6702 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2615 | est fdr 0.6383 | true fdr 0.6702 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2611 | est fdr 0.6418 | true fdr 0.6702 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2599 | est fdr 0.6396 | true fdr 0.6714 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2595 | est fdr 0.6373 | true fdr 0.6725 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2590 | est fdr 0.6351 | true fdr 0.6737 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2589 | est fdr 0.6329 | true fdr 0.6748 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2586 | est fdr 0.6307 | true fdr 0.6760 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2577 | est fdr 0.6285 | true fdr 0.6771 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2557 | est fdr 0.6319 | true fdr 0.6771 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2538 | est fdr 0.6298 | true fdr 0.6782 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2536 | est fdr 0.6276 | true fdr 0.6793 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2529 | est fdr 0.6254 | true fdr 0.6804 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2526 | est fdr 0.6289 | true fdr 0.6804 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2515 | est fdr 0.6323 | true fdr 0.6804 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2480 | est fdr 0.6301 | true fdr 0.6815 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2462 | est fdr 0.6280 | true fdr 0.6826 | true power 0.5813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2456 | est fdr 0.6259 | true fdr 0.6803 | true power 0.5875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2456 | est fdr 0.6293 | true fdr 0.6803 | true power 0.5875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2450 | est fdr 0.6271 | true fdr 0.6780 | true power 0.5938
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2445 | est fdr 0.6305 | true fdr 0.6780 | true power 0.5938
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2442 | est fdr 0.6284 | true fdr 0.6757 | true power 0.6000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2440 | est fdr 0.6263 | true fdr 0.6734 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2437 | est fdr 0.6296 | true fdr 0.6734 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2432 | est fdr 0.6275 | true fdr 0.6745 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2427 | est fdr 0.6309 | true fdr 0.6745 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2426 | est fdr 0.6288 | true fdr 0.6756 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2423 | est fdr 0.6267 | true fdr 0.6767 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2416 | est fdr 0.6246 | true fdr 0.6777 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2411 | est fdr 0.6225 | true fdr 0.6788 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2406 | est fdr 0.6258 | true fdr 0.6788 | true power 0.6062
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2400 | est fdr 0.6238 | true fdr 0.6766 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2383 | est fdr 0.6271 | true fdr 0.6766 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2380 | est fdr 0.6304 | true fdr 0.6766 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2372 | est fdr 0.6337 | true fdr 0.6766 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2372 | est fdr 0.6316 | true fdr 0.6776 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2370 | est fdr 0.6295 | true fdr 0.6787 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2354 | est fdr 0.6275 | true fdr 0.6797 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2347 | est fdr 0.6254 | true fdr 0.6808 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2333 | est fdr 0.6234 | true fdr 0.6818 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2333 | est fdr 0.6266 | true fdr 0.6818 | true power 0.6125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2332 | est fdr 0.6246 | true fdr 0.6796 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2329 | est fdr 0.6226 | true fdr 0.6806 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2325 | est fdr 0.6258 | true fdr 0.6806 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2317 | est fdr 0.6290 | true fdr 0.6806 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2314 | est fdr 0.6270 | true fdr 0.6817 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2309 | est fdr 0.6250 | true fdr 0.6827 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2284 | est fdr 0.6282 | true fdr 0.6827 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2278 | est fdr 0.6314 | true fdr 0.6827 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2274 | est fdr 0.6294 | true fdr 0.6837 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2266 | est fdr 0.6326 | true fdr 0.6837 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2264 | est fdr 0.6306 | true fdr 0.6847 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2258 | est fdr 0.6338 | true fdr 0.6847 | true power 0.6188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2247 | est fdr 0.6317 | true fdr 0.6825 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2245 | est fdr 0.6349 | true fdr 0.6825 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2239 | est fdr 0.6329 | true fdr 0.6835 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2237 | est fdr 0.6361 | true fdr 0.6835 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2236 | est fdr 0.6392 | true fdr 0.6835 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2229 | est fdr 0.6424 | true fdr 0.6835 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2215 | est fdr 0.6404 | true fdr 0.6845 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2215 | est fdr 0.6384 | true fdr 0.6855 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.6364 | true fdr 0.6865 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.6395 | true fdr 0.6865 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.6375 | true fdr 0.6875 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2200 | est fdr 0.6355 | true fdr 0.6885 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2191 | est fdr 0.6335 | true fdr 0.6894 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2171 | est fdr 0.6366 | true fdr 0.6894 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2171 | est fdr 0.6347 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2169 | est fdr 0.6378 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2165 | est fdr 0.6409 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2164 | est fdr 0.6440 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2162 | est fdr 0.6471 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2156 | est fdr 0.6502 | true fdr 0.6904 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2144 | est fdr 0.6481 | true fdr 0.6914 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2140 | est fdr 0.6512 | true fdr 0.6914 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2139 | est fdr 0.6492 | true fdr 0.6923 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2122 | est fdr 0.6472 | true fdr 0.6933 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2120 | est fdr 0.6503 | true fdr 0.6933 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2116 | est fdr 0.6483 | true fdr 0.6942 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2113 | est fdr 0.6514 | true fdr 0.6942 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2104 | est fdr 0.6494 | true fdr 0.6951 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2092 | est fdr 0.6474 | true fdr 0.6960 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2089 | est fdr 0.6505 | true fdr 0.6960 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2088 | est fdr 0.6485 | true fdr 0.6970 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2087 | est fdr 0.6515 | true fdr 0.6970 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2085 | est fdr 0.6495 | true fdr 0.6979 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2073 | est fdr 0.6476 | true fdr 0.6988 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2062 | est fdr 0.6456 | true fdr 0.6997 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2062 | est fdr 0.6486 | true fdr 0.6997 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2060 | est fdr 0.6517 | true fdr 0.6997 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2054 | est fdr 0.6547 | true fdr 0.6997 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2048 | est fdr 0.6577 | true fdr 0.6997 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2043 | est fdr 0.6557 | true fdr 0.7006 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2038 | est fdr 0.6587 | true fdr 0.7006 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2035 | est fdr 0.6617 | true fdr 0.7006 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2034 | est fdr 0.6647 | true fdr 0.7006 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2034 | est fdr 0.6627 | true fdr 0.7015 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2024 | est fdr 0.6657 | true fdr 0.7015 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2023 | est fdr 0.6637 | true fdr 0.7024 | true power 0.6250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2021 | est fdr 0.6617 | true fdr 0.7003 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2019 | est fdr 0.6598 | true fdr 0.7012 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2018 | est fdr 0.6627 | true fdr 0.7012 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2018 | est fdr 0.6657 | true fdr 0.7012 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2010 | est fdr 0.6686 | true fdr 0.7012 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2008 | est fdr 0.6667 | true fdr 0.7021 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.2005 | est fdr 0.6647 | true fdr 0.7029 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1999 | est fdr 0.6676 | true fdr 0.7029 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1998 | est fdr 0.6706 | true fdr 0.7029 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1996 | est fdr 0.6686 | true fdr 0.7038 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1995 | est fdr 0.6667 | true fdr 0.7047 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1994 | est fdr 0.6696 | true fdr 0.7047 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1989 | est fdr 0.6676 | true fdr 0.7055 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1967 | est fdr 0.6657 | true fdr 0.7064 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1962 | est fdr 0.6638 | true fdr 0.7072 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1955 | est fdr 0.6618 | true fdr 0.7081 | true power 0.6312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1944 | est fdr 0.6599 | true fdr 0.7061 | true power 0.6375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1935 | est fdr 0.6580 | true fdr 0.7040 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.6562 | true fdr 0.7049 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1929 | est fdr 0.6543 | true fdr 0.7057 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1923 | est fdr 0.6524 | true fdr 0.7066 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1920 | est fdr 0.6553 | true fdr 0.7066 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1909 | est fdr 0.6581 | true fdr 0.7066 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1899 | est fdr 0.6562 | true fdr 0.7074 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1897 | est fdr 0.6591 | true fdr 0.7074 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1893 | est fdr 0.6572 | true fdr 0.7082 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1889 | est fdr 0.6554 | true fdr 0.7090 | true power 0.6438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1889 | est fdr 0.6535 | true fdr 0.7070 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.6517 | true fdr 0.7079 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.6545 | true fdr 0.7079 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1878 | est fdr 0.6527 | true fdr 0.7087 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1871 | est fdr 0.6508 | true fdr 0.7095 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1855 | est fdr 0.6536 | true fdr 0.7095 | true power 0.6500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1853 | est fdr 0.6518 | true fdr 0.7075 | true power 0.6562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1849 | est fdr 0.6546 | true fdr 0.7075 | true power 0.6562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1847 | est fdr 0.6528 | true fdr 0.7056 | true power 0.6625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1841 | est fdr 0.6510 | true fdr 0.7064 | true power 0.6625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1838 | est fdr 0.6492 | true fdr 0.7044 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1837 | est fdr 0.6474 | true fdr 0.7052 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1829 | est fdr 0.6456 | true fdr 0.7060 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1825 | est fdr 0.6484 | true fdr 0.7060 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1821 | est fdr 0.6466 | true fdr 0.7068 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1820 | est fdr 0.6493 | true fdr 0.7068 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1808 | est fdr 0.6475 | true fdr 0.7077 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1799 | est fdr 0.6458 | true fdr 0.7084 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1792 | est fdr 0.6440 | true fdr 0.7092 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1788 | est fdr 0.6423 | true fdr 0.7100 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1785 | est fdr 0.6405 | true fdr 0.7108 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1785 | est fdr 0.6432 | true fdr 0.7108 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1765 | est fdr 0.6459 | true fdr 0.7108 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1757 | est fdr 0.6442 | true fdr 0.7116 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1753 | est fdr 0.6469 | true fdr 0.7116 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1747 | est fdr 0.6496 | true fdr 0.7116 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1747 | est fdr 0.6478 | true fdr 0.7124 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1742 | est fdr 0.6505 | true fdr 0.7124 | true power 0.6687
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1738 | est fdr 0.6488 | true fdr 0.7105 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1737 | est fdr 0.6515 | true fdr 0.7105 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1734 | est fdr 0.6542 | true fdr 0.7105 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1727 | est fdr 0.6524 | true fdr 0.7112 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1723 | est fdr 0.6507 | true fdr 0.7120 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1703 | est fdr 0.6489 | true fdr 0.7128 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1699 | est fdr 0.6472 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1698 | est fdr 0.6499 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1694 | est fdr 0.6525 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1688 | est fdr 0.6552 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1687 | est fdr 0.6578 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1683 | est fdr 0.6605 | true fdr 0.7135 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1680 | est fdr 0.6587 | true fdr 0.7143 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1671 | est fdr 0.6570 | true fdr 0.7150 | true power 0.6750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1670 | est fdr 0.6553 | true fdr 0.7132 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1657 | est fdr 0.6579 | true fdr 0.7132 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1651 | est fdr 0.6605 | true fdr 0.7132 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1640 | est fdr 0.6588 | true fdr 0.7139 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1636 | est fdr 0.6614 | true fdr 0.7139 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1628 | est fdr 0.6640 | true fdr 0.7139 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1627 | est fdr 0.6667 | true fdr 0.7139 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1624 | est fdr 0.6693 | true fdr 0.7139 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1621 | est fdr 0.6675 | true fdr 0.7147 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1611 | est fdr 0.6658 | true fdr 0.7154 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1606 | est fdr 0.6684 | true fdr 0.7154 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1606 | est fdr 0.6667 | true fdr 0.7161 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1602 | est fdr 0.6693 | true fdr 0.7161 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1601 | est fdr 0.6719 | true fdr 0.7161 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1599 | est fdr 0.6701 | true fdr 0.7169 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1589 | est fdr 0.6684 | true fdr 0.7176 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1588 | est fdr 0.6710 | true fdr 0.7176 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1584 | est fdr 0.6736 | true fdr 0.7176 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1584 | est fdr 0.6762 | true fdr 0.7176 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1576 | est fdr 0.6788 | true fdr 0.7176 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1575 | est fdr 0.6770 | true fdr 0.7183 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.6796 | true fdr 0.7183 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.6822 | true fdr 0.7183 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1566 | est fdr 0.6804 | true fdr 0.7191 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1566 | est fdr 0.6830 | true fdr 0.7191 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1556 | est fdr 0.6856 | true fdr 0.7191 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1553 | est fdr 0.6881 | true fdr 0.7191 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1551 | est fdr 0.6907 | true fdr 0.7191 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1539 | est fdr 0.6889 | true fdr 0.7198 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1535 | est fdr 0.6915 | true fdr 0.7198 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1527 | est fdr 0.6941 | true fdr 0.7198 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1524 | est fdr 0.6967 | true fdr 0.7198 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1524 | est fdr 0.6992 | true fdr 0.7198 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1523 | est fdr 0.6974 | true fdr 0.7205 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1519 | est fdr 0.6957 | true fdr 0.7212 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1514 | est fdr 0.6982 | true fdr 0.7212 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1509 | est fdr 0.6964 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1506 | est fdr 0.6990 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1501 | est fdr 0.7015 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1501 | est fdr 0.7041 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1492 | est fdr 0.7066 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1491 | est fdr 0.7092 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1484 | est fdr 0.7117 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1483 | est fdr 0.7143 | true fdr 0.7219 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.7125 | true fdr 0.7226 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1478 | est fdr 0.7150 | true fdr 0.7226 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1468 | est fdr 0.7132 | true fdr 0.7234 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1452 | est fdr 0.7157 | true fdr 0.7234 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1449 | est fdr 0.7139 | true fdr 0.7241 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1446 | est fdr 0.7121 | true fdr 0.7247 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1446 | est fdr 0.7146 | true fdr 0.7247 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1438 | est fdr 0.7128 | true fdr 0.7254 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1435 | est fdr 0.7154 | true fdr 0.7254 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1431 | est fdr 0.7136 | true fdr 0.7261 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1424 | est fdr 0.7118 | true fdr 0.7268 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1420 | est fdr 0.7100 | true fdr 0.7275 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1415 | est fdr 0.7082 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1412 | est fdr 0.7107 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1408 | est fdr 0.7132 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1400 | est fdr 0.7157 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1392 | est fdr 0.7182 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1389 | est fdr 0.7207 | true fdr 0.7282 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1384 | est fdr 0.7189 | true fdr 0.7289 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1378 | est fdr 0.7214 | true fdr 0.7289 | true power 0.6813
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1377 | est fdr 0.7196 | true fdr 0.7270 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1373 | est fdr 0.7221 | true fdr 0.7270 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1371 | est fdr 0.7246 | true fdr 0.7270 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1371 | est fdr 0.7270 | true fdr 0.7270 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1371 | est fdr 0.7252 | true fdr 0.7277 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1367 | est fdr 0.7277 | true fdr 0.7277 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1367 | est fdr 0.7302 | true fdr 0.7277 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1366 | est fdr 0.7327 | true fdr 0.7277 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1365 | est fdr 0.7309 | true fdr 0.7284 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1364 | est fdr 0.7291 | true fdr 0.7291 | true power 0.6875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1363 | est fdr 0.7273 | true fdr 0.7273 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1362 | est fdr 0.7297 | true fdr 0.7273 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1362 | est fdr 0.7322 | true fdr 0.7273 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1357 | est fdr 0.7346 | true fdr 0.7273 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1355 | est fdr 0.7328 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1340 | est fdr 0.7353 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1337 | est fdr 0.7377 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1334 | est fdr 0.7402 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1332 | est fdr 0.7426 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1326 | est fdr 0.7451 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1318 | est fdr 0.7475 | true fdr 0.7279 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1305 | est fdr 0.7457 | true fdr 0.7286 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1302 | est fdr 0.7439 | true fdr 0.7293 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1291 | est fdr 0.7421 | true fdr 0.7299 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1291 | est fdr 0.7403 | true fdr 0.7306 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1289 | est fdr 0.7427 | true fdr 0.7306 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1286 | est fdr 0.7451 | true fdr 0.7306 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1285 | est fdr 0.7433 | true fdr 0.7312 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1276 | est fdr 0.7458 | true fdr 0.7312 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1275 | est fdr 0.7482 | true fdr 0.7312 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1267 | est fdr 0.7506 | true fdr 0.7312 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1265 | est fdr 0.7488 | true fdr 0.7319 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1263 | est fdr 0.7512 | true fdr 0.7319 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1253 | est fdr 0.7494 | true fdr 0.7325 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1243 | est fdr 0.7476 | true fdr 0.7332 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1240 | est fdr 0.7458 | true fdr 0.7338 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1238 | est fdr 0.7482 | true fdr 0.7338 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1238 | est fdr 0.7464 | true fdr 0.7344 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1232 | est fdr 0.7446 | true fdr 0.7351 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1230 | est fdr 0.7429 | true fdr 0.7357 | true power 0.6937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1226 | est fdr 0.7411 | true fdr 0.7340 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1224 | est fdr 0.7393 | true fdr 0.7346 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1221 | est fdr 0.7417 | true fdr 0.7346 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1220 | est fdr 0.7400 | true fdr 0.7352 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1217 | est fdr 0.7382 | true fdr 0.7358 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1217 | est fdr 0.7365 | true fdr 0.7365 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1214 | est fdr 0.7347 | true fdr 0.7371 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1214 | est fdr 0.7330 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1209 | est fdr 0.7354 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1204 | est fdr 0.7377 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1197 | est fdr 0.7400 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1187 | est fdr 0.7424 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1186 | est fdr 0.7447 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1184 | est fdr 0.7471 | true fdr 0.7377 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1183 | est fdr 0.7453 | true fdr 0.7383 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1181 | est fdr 0.7436 | true fdr 0.7389 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1179 | est fdr 0.7419 | true fdr 0.7395 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1174 | est fdr 0.7401 | true fdr 0.7401 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1171 | est fdr 0.7425 | true fdr 0.7401 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1158 | est fdr 0.7407 | true fdr 0.7407 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1150 | est fdr 0.7431 | true fdr 0.7407 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1141 | est fdr 0.7413 | true fdr 0.7413 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.7396 | true fdr 0.7419 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1136 | est fdr 0.7419 | true fdr 0.7419 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1131 | est fdr 0.7442 | true fdr 0.7419 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1127 | est fdr 0.7425 | true fdr 0.7425 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.7408 | true fdr 0.7431 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1105 | est fdr 0.7391 | true fdr 0.7437 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1100 | est fdr 0.7414 | true fdr 0.7437 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1093 | est fdr 0.7397 | true fdr 0.7443 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1093 | est fdr 0.7420 | true fdr 0.7443 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1087 | est fdr 0.7403 | true fdr 0.7449 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1085 | est fdr 0.7426 | true fdr 0.7449 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1084 | est fdr 0.7409 | true fdr 0.7455 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1083 | est fdr 0.7432 | true fdr 0.7455 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1083 | est fdr 0.7455 | true fdr 0.7455 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.7438 | true fdr 0.7460 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1079 | est fdr 0.7460 | true fdr 0.7460 | true power 0.7000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1077 | est fdr 0.7443 | true fdr 0.7443 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1072 | est fdr 0.7466 | true fdr 0.7443 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1072 | est fdr 0.7449 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1071 | est fdr 0.7472 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1071 | est fdr 0.7494 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1069 | est fdr 0.7517 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1067 | est fdr 0.7540 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1067 | est fdr 0.7562 | true fdr 0.7449 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1066 | est fdr 0.7545 | true fdr 0.7455 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1065 | est fdr 0.7568 | true fdr 0.7455 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1063 | est fdr 0.7551 | true fdr 0.7461 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1062 | est fdr 0.7573 | true fdr 0.7461 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1058 | est fdr 0.7596 | true fdr 0.7461 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1054 | est fdr 0.7618 | true fdr 0.7461 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1048 | est fdr 0.7601 | true fdr 0.7466 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1047 | est fdr 0.7623 | true fdr 0.7466 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1046 | est fdr 0.7606 | true fdr 0.7472 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1045 | est fdr 0.7589 | true fdr 0.7478 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1043 | est fdr 0.7612 | true fdr 0.7478 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1042 | est fdr 0.7634 | true fdr 0.7478 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1038 | est fdr 0.7656 | true fdr 0.7478 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1038 | est fdr 0.7639 | true fdr 0.7483 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1031 | est fdr 0.7661 | true fdr 0.7483 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1029 | est fdr 0.7644 | true fdr 0.7489 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1027 | est fdr 0.7627 | true fdr 0.7494 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1027 | est fdr 0.7650 | true fdr 0.7494 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1025 | est fdr 0.7672 | true fdr 0.7494 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1024 | est fdr 0.7655 | true fdr 0.7500 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1024 | est fdr 0.7677 | true fdr 0.7500 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1020 | est fdr 0.7699 | true fdr 0.7500 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1020 | est fdr 0.7721 | true fdr 0.7500 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1019 | est fdr 0.7704 | true fdr 0.7506 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1017 | est fdr 0.7687 | true fdr 0.7511 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1016 | est fdr 0.7709 | true fdr 0.7511 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1015 | est fdr 0.7692 | true fdr 0.7516 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1015 | est fdr 0.7714 | true fdr 0.7516 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1015 | est fdr 0.7736 | true fdr 0.7516 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1012 | est fdr 0.7719 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1011 | est fdr 0.7741 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1010 | est fdr 0.7763 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1010 | est fdr 0.7785 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.1006 | est fdr 0.7807 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0998 | est fdr 0.7829 | true fdr 0.7522 | true power 0.7063
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0998 | est fdr 0.7812 | true fdr 0.7505 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0998 | est fdr 0.7834 | true fdr 0.7505 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0997 | est fdr 0.7856 | true fdr 0.7505 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0993 | est fdr 0.7877 | true fdr 0.7505 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0993 | est fdr 0.7860 | true fdr 0.7511 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0992 | est fdr 0.7882 | true fdr 0.7511 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0991 | est fdr 0.7865 | true fdr 0.7516 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0988 | est fdr 0.7887 | true fdr 0.7516 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0988 | est fdr 0.7908 | true fdr 0.7516 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0986 | est fdr 0.7930 | true fdr 0.7516 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0985 | est fdr 0.7913 | true fdr 0.7522 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0984 | est fdr 0.7896 | true fdr 0.7527 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0984 | est fdr 0.7918 | true fdr 0.7527 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0978 | est fdr 0.7939 | true fdr 0.7527 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0972 | est fdr 0.7961 | true fdr 0.7527 | true power 0.7125
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0972 | est fdr 0.7944 | true fdr 0.7511 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0965 | est fdr 0.7927 | true fdr 0.7516 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0965 | est fdr 0.7909 | true fdr 0.7522 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0962 | est fdr 0.7892 | true fdr 0.7527 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0960 | est fdr 0.7914 | true fdr 0.7527 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0956 | est fdr 0.7897 | true fdr 0.7532 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0954 | est fdr 0.7880 | true fdr 0.7537 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0952 | est fdr 0.7901 | true fdr 0.7537 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0949 | est fdr 0.7885 | true fdr 0.7543 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0945 | est fdr 0.7868 | true fdr 0.7548 | true power 0.7188
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.7851 | true fdr 0.7532 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.7872 | true fdr 0.7532 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.7894 | true fdr 0.7532 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0937 | est fdr 0.7877 | true fdr 0.7537 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0935 | est fdr 0.7860 | true fdr 0.7542 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0933 | est fdr 0.7881 | true fdr 0.7542 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.7903 | true fdr 0.7542 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.7886 | true fdr 0.7548 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.7869 | true fdr 0.7553 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0929 | est fdr 0.7890 | true fdr 0.7553 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0927 | est fdr 0.7874 | true fdr 0.7558 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0924 | est fdr 0.7895 | true fdr 0.7558 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0923 | est fdr 0.7916 | true fdr 0.7558 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0920 | est fdr 0.7899 | true fdr 0.7563 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0920 | est fdr 0.7883 | true fdr 0.7568 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0914 | est fdr 0.7866 | true fdr 0.7573 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0908 | est fdr 0.7850 | true fdr 0.7578 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0903 | est fdr 0.7871 | true fdr 0.7578 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0903 | est fdr 0.7891 | true fdr 0.7578 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0899 | est fdr 0.7912 | true fdr 0.7578 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0897 | est fdr 0.7896 | true fdr 0.7583 | true power 0.7250
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0892 | est fdr 0.7879 | true fdr 0.7568 | true power 0.7312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0891 | est fdr 0.7900 | true fdr 0.7568 | true power 0.7312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0887 | est fdr 0.7884 | true fdr 0.7573 | true power 0.7312
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0884 | est fdr 0.7867 | true fdr 0.7557 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0880 | est fdr 0.7888 | true fdr 0.7557 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0875 | est fdr 0.7872 | true fdr 0.7562 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0872 | est fdr 0.7893 | true fdr 0.7562 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.7876 | true fdr 0.7567 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7897 | true fdr 0.7567 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0867 | est fdr 0.7881 | true fdr 0.7572 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0864 | est fdr 0.7901 | true fdr 0.7572 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0859 | est fdr 0.7922 | true fdr 0.7572 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0859 | est fdr 0.7906 | true fdr 0.7577 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0855 | est fdr 0.7926 | true fdr 0.7577 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0852 | est fdr 0.7947 | true fdr 0.7577 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0852 | est fdr 0.7967 | true fdr 0.7577 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0851 | est fdr 0.7951 | true fdr 0.7582 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0851 | est fdr 0.7971 | true fdr 0.7582 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7992 | true fdr 0.7582 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.7975 | true fdr 0.7587 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0846 | est fdr 0.7959 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0846 | est fdr 0.7980 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0844 | est fdr 0.8000 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0842 | est fdr 0.8020 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0835 | est fdr 0.8041 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0834 | est fdr 0.8061 | true fdr 0.7592 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0834 | est fdr 0.8045 | true fdr 0.7597 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0832 | est fdr 0.8028 | true fdr 0.7602 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.8049 | true fdr 0.7602 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.8032 | true fdr 0.7606 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0826 | est fdr 0.8053 | true fdr 0.7606 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0822 | est fdr 0.8036 | true fdr 0.7611 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0814 | est fdr 0.8057 | true fdr 0.7611 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0814 | est fdr 0.8077 | true fdr 0.7611 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.8097 | true fdr 0.7611 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0809 | est fdr 0.8081 | true fdr 0.7616 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0809 | est fdr 0.8101 | true fdr 0.7616 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0801 | est fdr 0.8085 | true fdr 0.7621 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.8068 | true fdr 0.7626 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.8052 | true fdr 0.7631 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0790 | est fdr 0.8036 | true fdr 0.7635 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0789 | est fdr 0.8020 | true fdr 0.7640 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.8040 | true fdr 0.7640 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0781 | est fdr 0.8060 | true fdr 0.7640 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0778 | est fdr 0.8080 | true fdr 0.7640 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.8100 | true fdr 0.7640 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0769 | est fdr 0.8084 | true fdr 0.7645 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0769 | est fdr 0.8104 | true fdr 0.7645 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0766 | est fdr 0.8124 | true fdr 0.7645 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0763 | est fdr 0.8108 | true fdr 0.7649 | true power 0.7375
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0762 | est fdr 0.8091 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0759 | est fdr 0.8111 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0757 | est fdr 0.8131 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0756 | est fdr 0.8151 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0755 | est fdr 0.8171 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.8191 | true fdr 0.7634 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.8175 | true fdr 0.7639 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0752 | est fdr 0.8158 | true fdr 0.7644 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0751 | est fdr 0.8142 | true fdr 0.7648 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0748 | est fdr 0.8162 | true fdr 0.7648 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0745 | est fdr 0.8146 | true fdr 0.7653 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0744 | est fdr 0.8166 | true fdr 0.7653 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0743 | est fdr 0.8185 | true fdr 0.7653 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0742 | est fdr 0.8205 | true fdr 0.7653 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0741 | est fdr 0.8225 | true fdr 0.7653 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0738 | est fdr 0.8209 | true fdr 0.7657 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0735 | est fdr 0.8228 | true fdr 0.7657 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0731 | est fdr 0.8248 | true fdr 0.7657 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0731 | est fdr 0.8268 | true fdr 0.7657 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0725 | est fdr 0.8251 | true fdr 0.7662 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0725 | est fdr 0.8235 | true fdr 0.7667 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0724 | est fdr 0.8255 | true fdr 0.7667 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0723 | est fdr 0.8239 | true fdr 0.7671 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0721 | est fdr 0.8258 | true fdr 0.7671 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0721 | est fdr 0.8242 | true fdr 0.7676 | true power 0.7438
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0721 | est fdr 0.8226 | true fdr 0.7661 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.8210 | true fdr 0.7665 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0717 | est fdr 0.8194 | true fdr 0.7670 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0716 | est fdr 0.8214 | true fdr 0.7670 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0716 | est fdr 0.8233 | true fdr 0.7670 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.8252 | true fdr 0.7670 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0714 | est fdr 0.8236 | true fdr 0.7674 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0714 | est fdr 0.8256 | true fdr 0.7674 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0711 | est fdr 0.8240 | true fdr 0.7679 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0710 | est fdr 0.8259 | true fdr 0.7679 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0709 | est fdr 0.8279 | true fdr 0.7679 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0705 | est fdr 0.8298 | true fdr 0.7679 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0700 | est fdr 0.8317 | true fdr 0.7679 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0698 | est fdr 0.8301 | true fdr 0.7683 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0696 | est fdr 0.8320 | true fdr 0.7683 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0691 | est fdr 0.8340 | true fdr 0.7683 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0690 | est fdr 0.8359 | true fdr 0.7683 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0689 | est fdr 0.8378 | true fdr 0.7683 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0688 | est fdr 0.8362 | true fdr 0.7688 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0683 | est fdr 0.8346 | true fdr 0.7692 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0681 | est fdr 0.8330 | true fdr 0.7697 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0679 | est fdr 0.8314 | true fdr 0.7701 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0678 | est fdr 0.8298 | true fdr 0.7706 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0675 | est fdr 0.8282 | true fdr 0.7710 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0673 | est fdr 0.8302 | true fdr 0.7710 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0673 | est fdr 0.8321 | true fdr 0.7710 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0672 | est fdr 0.8340 | true fdr 0.7710 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0671 | est fdr 0.8359 | true fdr 0.7710 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0669 | est fdr 0.8343 | true fdr 0.7714 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0666 | est fdr 0.8327 | true fdr 0.7719 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0665 | est fdr 0.8311 | true fdr 0.7723 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0665 | est fdr 0.8330 | true fdr 0.7723 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0664 | est fdr 0.8314 | true fdr 0.7727 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0660 | est fdr 0.8299 | true fdr 0.7732 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0659 | est fdr 0.8283 | true fdr 0.7736 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0656 | est fdr 0.8267 | true fdr 0.7740 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0652 | est fdr 0.8286 | true fdr 0.7740 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0651 | est fdr 0.8271 | true fdr 0.7744 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0649 | est fdr 0.8289 | true fdr 0.7744 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0648 | est fdr 0.8308 | true fdr 0.7744 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0647 | est fdr 0.8293 | true fdr 0.7749 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0646 | est fdr 0.8277 | true fdr 0.7753 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0643 | est fdr 0.8262 | true fdr 0.7757 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8246 | true fdr 0.7761 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8265 | true fdr 0.7761 | true power 0.7500
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0642 | est fdr 0.8250 | true fdr 0.7747 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.8268 | true fdr 0.7747 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0636 | est fdr 0.8287 | true fdr 0.7747 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0631 | est fdr 0.8271 | true fdr 0.7751 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0628 | est fdr 0.8290 | true fdr 0.7751 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0625 | est fdr 0.8309 | true fdr 0.7751 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0620 | est fdr 0.8327 | true fdr 0.7751 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.8312 | true fdr 0.7755 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.8296 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0616 | est fdr 0.8315 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0614 | est fdr 0.8333 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0613 | est fdr 0.8352 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0607 | est fdr 0.8370 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.8389 | true fdr 0.7759 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0599 | est fdr 0.8373 | true fdr 0.7763 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0599 | est fdr 0.8392 | true fdr 0.7763 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0598 | est fdr 0.8410 | true fdr 0.7763 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0598 | est fdr 0.8429 | true fdr 0.7763 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0597 | est fdr 0.8413 | true fdr 0.7768 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0597 | est fdr 0.8432 | true fdr 0.7768 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0591 | est fdr 0.8450 | true fdr 0.7768 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.8469 | true fdr 0.7768 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0577 | est fdr 0.8453 | true fdr 0.7772 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0577 | est fdr 0.8471 | true fdr 0.7772 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0572 | est fdr 0.8490 | true fdr 0.7772 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0572 | est fdr 0.8474 | true fdr 0.7776 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0570 | est fdr 0.8459 | true fdr 0.7780 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0570 | est fdr 0.8477 | true fdr 0.7780 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0567 | est fdr 0.8462 | true fdr 0.7784 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.8446 | true fdr 0.7788 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.8431 | true fdr 0.7792 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.8415 | true fdr 0.7796 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0560 | est fdr 0.8434 | true fdr 0.7796 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0560 | est fdr 0.8452 | true fdr 0.7796 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0559 | est fdr 0.8436 | true fdr 0.7800 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0558 | est fdr 0.8455 | true fdr 0.7800 | true power 0.7562
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.8439 | true fdr 0.7786 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.8457 | true fdr 0.7786 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.8442 | true fdr 0.7790 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.8460 | true fdr 0.7790 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.8445 | true fdr 0.7794 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0548 | est fdr 0.8463 | true fdr 0.7794 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0548 | est fdr 0.8448 | true fdr 0.7798 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0548 | est fdr 0.8466 | true fdr 0.7798 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0547 | est fdr 0.8450 | true fdr 0.7802 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0543 | est fdr 0.8468 | true fdr 0.7802 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0542 | est fdr 0.8453 | true fdr 0.7806 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0542 | est fdr 0.8438 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0542 | est fdr 0.8456 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0539 | est fdr 0.8474 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0538 | est fdr 0.8492 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.8510 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0536 | est fdr 0.8528 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0536 | est fdr 0.8546 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0536 | est fdr 0.8564 | true fdr 0.7810 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0532 | est fdr 0.8548 | true fdr 0.7814 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0530 | est fdr 0.8533 | true fdr 0.7818 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0528 | est fdr 0.8518 | true fdr 0.7821 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0527 | est fdr 0.8536 | true fdr 0.7821 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0527 | est fdr 0.8554 | true fdr 0.7821 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0525 | est fdr 0.8571 | true fdr 0.7821 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0523 | est fdr 0.8556 | true fdr 0.7825 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0523 | est fdr 0.8541 | true fdr 0.7829 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0522 | est fdr 0.8559 | true fdr 0.7829 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0522 | est fdr 0.8577 | true fdr 0.7829 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0518 | est fdr 0.8561 | true fdr 0.7833 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.8579 | true fdr 0.7833 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.8597 | true fdr 0.7833 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0514 | est fdr 0.8582 | true fdr 0.7837 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0513 | est fdr 0.8599 | true fdr 0.7837 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0510 | est fdr 0.8617 | true fdr 0.7837 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0507 | est fdr 0.8635 | true fdr 0.7837 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0507 | est fdr 0.8652 | true fdr 0.7837 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0506 | est fdr 0.8637 | true fdr 0.7841 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0506 | est fdr 0.8655 | true fdr 0.7841 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0503 | est fdr 0.8673 | true fdr 0.7841 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0500 | est fdr 0.8690 | true fdr 0.7841 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0498 | est fdr 0.8675 | true fdr 0.7845 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.8660 | true fdr 0.7848 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.8677 | true fdr 0.7848 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.8695 | true fdr 0.7848 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.8713 | true fdr 0.7848 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0493 | est fdr 0.8697 | true fdr 0.7852 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.8682 | true fdr 0.7856 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0487 | est fdr 0.8667 | true fdr 0.7860 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0485 | est fdr 0.8651 | true fdr 0.7863 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0483 | est fdr 0.8636 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0482 | est fdr 0.8654 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0480 | est fdr 0.8671 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0479 | est fdr 0.8689 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8706 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0478 | est fdr 0.8724 | true fdr 0.7867 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0476 | est fdr 0.8709 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0475 | est fdr 0.8726 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0474 | est fdr 0.8743 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.8761 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.8778 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.8796 | true fdr 0.7871 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.8780 | true fdr 0.7875 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.8765 | true fdr 0.7878 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0467 | est fdr 0.8750 | true fdr 0.7882 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0466 | est fdr 0.8735 | true fdr 0.7886 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.8720 | true fdr 0.7889 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.8737 | true fdr 0.7889 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0464 | est fdr 0.8754 | true fdr 0.7889 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0463 | est fdr 0.8739 | true fdr 0.7893 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0462 | est fdr 0.8724 | true fdr 0.7897 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0460 | est fdr 0.8709 | true fdr 0.7900 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0456 | est fdr 0.8726 | true fdr 0.7900 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0456 | est fdr 0.8711 | true fdr 0.7904 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.8729 | true fdr 0.7904 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.8746 | true fdr 0.7904 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.8763 | true fdr 0.7904 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0450 | est fdr 0.8780 | true fdr 0.7904 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0450 | est fdr 0.8765 | true fdr 0.7907 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0449 | est fdr 0.8782 | true fdr 0.7907 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.8799 | true fdr 0.7907 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8784 | true fdr 0.7911 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8801 | true fdr 0.7911 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.8818 | true fdr 0.7911 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0445 | est fdr 0.8803 | true fdr 0.7915 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0444 | est fdr 0.8788 | true fdr 0.7918 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.8805 | true fdr 0.7918 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0440 | est fdr 0.8823 | true fdr 0.7918 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0439 | est fdr 0.8840 | true fdr 0.7918 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.8857 | true fdr 0.7918 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0435 | est fdr 0.8842 | true fdr 0.7922 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0435 | est fdr 0.8859 | true fdr 0.7922 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0433 | est fdr 0.8844 | true fdr 0.7925 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0432 | est fdr 0.8861 | true fdr 0.7925 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.8878 | true fdr 0.7925 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.8862 | true fdr 0.7929 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0423 | est fdr 0.8879 | true fdr 0.7929 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.8864 | true fdr 0.7932 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.8881 | true fdr 0.7932 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0422 | est fdr 0.8866 | true fdr 0.7936 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0421 | est fdr 0.8883 | true fdr 0.7936 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0417 | est fdr 0.8868 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.8885 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0415 | est fdr 0.8902 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0414 | est fdr 0.8919 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0412 | est fdr 0.8936 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0409 | est fdr 0.8953 | true fdr 0.7939 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0408 | est fdr 0.8938 | true fdr 0.7943 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0404 | est fdr 0.8923 | true fdr 0.7946 | true power 0.7625
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0400 | est fdr 0.8908 | true fdr 0.7933 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0399 | est fdr 0.8924 | true fdr 0.7933 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0398 | est fdr 0.8941 | true fdr 0.7933 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.8958 | true fdr 0.7933 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8943 | true fdr 0.7936 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8928 | true fdr 0.7940 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8913 | true fdr 0.7943 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8930 | true fdr 0.7943 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8946 | true fdr 0.7943 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0394 | est fdr 0.8963 | true fdr 0.7943 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0389 | est fdr 0.8980 | true fdr 0.7943 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0387 | est fdr 0.8965 | true fdr 0.7947 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8950 | true fdr 0.7950 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8967 | true fdr 0.7950 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0380 | est fdr 0.8983 | true fdr 0.7950 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.8968 | true fdr 0.7953 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0379 | est fdr 0.8985 | true fdr 0.7953 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.9002 | true fdr 0.7953 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.9018 | true fdr 0.7953 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.9003 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.9020 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.9037 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0368 | est fdr 0.9053 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0364 | est fdr 0.9070 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0363 | est fdr 0.9086 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0362 | est fdr 0.9103 | true fdr 0.7957 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0360 | est fdr 0.9088 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0359 | est fdr 0.9104 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0359 | est fdr 0.9121 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0354 | est fdr 0.9138 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0350 | est fdr 0.9154 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.9171 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9187 | true fdr 0.7960 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0347 | est fdr 0.9172 | true fdr 0.7964 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0346 | est fdr 0.9189 | true fdr 0.7964 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0345 | est fdr 0.9174 | true fdr 0.7967 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0344 | est fdr 0.9158 | true fdr 0.7970 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0343 | est fdr 0.9175 | true fdr 0.7970 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.9160 | true fdr 0.7974 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.9145 | true fdr 0.7977 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.9161 | true fdr 0.7977 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0340 | est fdr 0.9146 | true fdr 0.7980 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.9163 | true fdr 0.7980 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.9148 | true fdr 0.7984 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.9133 | true fdr 0.7987 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.9149 | true fdr 0.7987 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0336 | est fdr 0.9165 | true fdr 0.7987 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0333 | est fdr 0.9150 | true fdr 0.7990 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0333 | est fdr 0.9135 | true fdr 0.7993 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.9152 | true fdr 0.7993 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0330 | est fdr 0.9168 | true fdr 0.7993 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0330 | est fdr 0.9153 | true fdr 0.7997 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0328 | est fdr 0.9169 | true fdr 0.7997 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0325 | est fdr 0.9154 | true fdr 0.8000 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0324 | est fdr 0.9171 | true fdr 0.8000 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0324 | est fdr 0.9187 | true fdr 0.8000 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0323 | est fdr 0.9172 | true fdr 0.8003 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9188 | true fdr 0.8003 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9173 | true fdr 0.8006 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.9159 | true fdr 0.8010 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.9144 | true fdr 0.8013 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.9129 | true fdr 0.8016 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0320 | est fdr 0.9145 | true fdr 0.8016 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9130 | true fdr 0.8019 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.9116 | true fdr 0.8023 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0318 | est fdr 0.9132 | true fdr 0.8023 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0316 | est fdr 0.9148 | true fdr 0.8023 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0316 | est fdr 0.9133 | true fdr 0.8026 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0315 | est fdr 0.9119 | true fdr 0.8029 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0314 | est fdr 0.9135 | true fdr 0.8029 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0313 | est fdr 0.9151 | true fdr 0.8029 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0312 | est fdr 0.9136 | true fdr 0.8032 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9152 | true fdr 0.8032 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9137 | true fdr 0.8035 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.9153 | true fdr 0.8035 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0310 | est fdr 0.9169 | true fdr 0.8035 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0307 | est fdr 0.9185 | true fdr 0.8035 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9171 | true fdr 0.8038 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.9156 | true fdr 0.8041 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.9141 | true fdr 0.8045 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.9127 | true fdr 0.8048 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9113 | true fdr 0.8051 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.9128 | true fdr 0.8051 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.9114 | true fdr 0.8054 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.9130 | true fdr 0.8054 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.9146 | true fdr 0.8054 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0295 | est fdr 0.9161 | true fdr 0.8054 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0295 | est fdr 0.9147 | true fdr 0.8057 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.9163 | true fdr 0.8057 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0290 | est fdr 0.9179 | true fdr 0.8057 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0290 | est fdr 0.9194 | true fdr 0.8057 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.9210 | true fdr 0.8057 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.9196 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0286 | est fdr 0.9211 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0283 | est fdr 0.9227 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.9243 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.9259 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.9274 | true fdr 0.8060 | true power 0.7688
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0279 | est fdr 0.9260 | true fdr 0.8047 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0278 | est fdr 0.9245 | true fdr 0.8050 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0278 | est fdr 0.9231 | true fdr 0.8053 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0278 | est fdr 0.9246 | true fdr 0.8053 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0276 | est fdr 0.9262 | true fdr 0.8053 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0275 | est fdr 0.9248 | true fdr 0.8056 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0271 | est fdr 0.9263 | true fdr 0.8056 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0269 | est fdr 0.9249 | true fdr 0.8059 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0268 | est fdr 0.9234 | true fdr 0.8063 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0268 | est fdr 0.9220 | true fdr 0.8066 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0267 | est fdr 0.9206 | true fdr 0.8069 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.9191 | true fdr 0.8072 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.9177 | true fdr 0.8075 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.9193 | true fdr 0.8075 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.9178 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.9194 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.9209 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.9225 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9240 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0260 | est fdr 0.9256 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.9271 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0257 | est fdr 0.9287 | true fdr 0.8078 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.9272 | true fdr 0.8080 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0255 | est fdr 0.9258 | true fdr 0.8083 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0254 | est fdr 0.9244 | true fdr 0.8086 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0253 | est fdr 0.9230 | true fdr 0.8089 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9215 | true fdr 0.8092 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.9231 | true fdr 0.8092 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0250 | est fdr 0.9246 | true fdr 0.8092 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0245 | est fdr 0.9232 | true fdr 0.8095 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0245 | est fdr 0.9247 | true fdr 0.8095 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.9233 | true fdr 0.8098 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.9219 | true fdr 0.8101 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.9234 | true fdr 0.8101 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0243 | est fdr 0.9250 | true fdr 0.8101 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9235 | true fdr 0.8104 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.9251 | true fdr 0.8104 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0241 | est fdr 0.9266 | true fdr 0.8104 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.9281 | true fdr 0.8104 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0238 | est fdr 0.9267 | true fdr 0.8107 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0235 | est fdr 0.9253 | true fdr 0.8110 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0234 | est fdr 0.9239 | true fdr 0.8113 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.9254 | true fdr 0.8113 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.9240 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0233 | est fdr 0.9255 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0232 | est fdr 0.9271 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.9286 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0230 | est fdr 0.9301 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0229 | est fdr 0.9316 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.9331 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.9347 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.9362 | true fdr 0.8116 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0226 | est fdr 0.9347 | true fdr 0.8118 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.9363 | true fdr 0.8118 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.9378 | true fdr 0.8118 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.9393 | true fdr 0.8118 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.9379 | true fdr 0.8121 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.9394 | true fdr 0.8121 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.9409 | true fdr 0.8121 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.9424 | true fdr 0.8121 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0219 | est fdr 0.9410 | true fdr 0.8124 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0217 | est fdr 0.9425 | true fdr 0.8124 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.9440 | true fdr 0.8124 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.9426 | true fdr 0.8127 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0214 | est fdr 0.9412 | true fdr 0.8130 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.9398 | true fdr 0.8133 | true power 0.7750
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0213 | est fdr 0.9383 | true fdr 0.8120 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0211 | est fdr 0.9398 | true fdr 0.8120 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0210 | est fdr 0.9414 | true fdr 0.8120 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0209 | est fdr 0.9399 | true fdr 0.8123 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.9414 | true fdr 0.8123 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.9429 | true fdr 0.8123 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.9415 | true fdr 0.8126 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0207 | est fdr 0.9430 | true fdr 0.8126 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.9445 | true fdr 0.8126 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.9460 | true fdr 0.8126 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0205 | est fdr 0.9446 | true fdr 0.8129 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0205 | est fdr 0.9461 | true fdr 0.8129 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0201 | est fdr 0.9447 | true fdr 0.8132 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0200 | est fdr 0.9462 | true fdr 0.8132 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9477 | true fdr 0.8132 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9492 | true fdr 0.8132 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.9507 | true fdr 0.8132 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0197 | est fdr 0.9493 | true fdr 0.8134 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.9507 | true fdr 0.8134 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.9493 | true fdr 0.8137 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0195 | est fdr 0.9508 | true fdr 0.8137 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0194 | est fdr 0.9494 | true fdr 0.8140 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0193 | est fdr 0.9509 | true fdr 0.8140 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0193 | est fdr 0.9495 | true fdr 0.8143 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0192 | est fdr 0.9510 | true fdr 0.8143 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0191 | est fdr 0.9525 | true fdr 0.8143 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0189 | est fdr 0.9539 | true fdr 0.8143 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0188 | est fdr 0.9554 | true fdr 0.8143 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0187 | est fdr 0.9540 | true fdr 0.8145 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9555 | true fdr 0.8145 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9570 | true fdr 0.8145 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9556 | true fdr 0.8148 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9570 | true fdr 0.8148 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9585 | true fdr 0.8148 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0185 | est fdr 0.9571 | true fdr 0.8151 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0184 | est fdr 0.9586 | true fdr 0.8151 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0184 | est fdr 0.9572 | true fdr 0.8154 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0183 | est fdr 0.9558 | true fdr 0.8156 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0182 | est fdr 0.9572 | true fdr 0.8156 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0182 | est fdr 0.9558 | true fdr 0.8159 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0182 | est fdr 0.9573 | true fdr 0.8159 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0181 | est fdr 0.9588 | true fdr 0.8159 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0181 | est fdr 0.9574 | true fdr 0.8162 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.9559 | true fdr 0.8164 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0179 | est fdr 0.9545 | true fdr 0.8167 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.9531 | true fdr 0.8170 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.9546 | true fdr 0.8170 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0177 | est fdr 0.9532 | true fdr 0.8173 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0176 | est fdr 0.9547 | true fdr 0.8173 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0174 | est fdr 0.9561 | true fdr 0.8173 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0174 | est fdr 0.9576 | true fdr 0.8173 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0174 | est fdr 0.9562 | true fdr 0.8175 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.9577 | true fdr 0.8175 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0172 | est fdr 0.9591 | true fdr 0.8175 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0172 | est fdr 0.9606 | true fdr 0.8175 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0171 | est fdr 0.9620 | true fdr 0.8175 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.9606 | true fdr 0.8178 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.9621 | true fdr 0.8178 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.9607 | true fdr 0.8180 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.9593 | true fdr 0.8183 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.9608 | true fdr 0.8183 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0167 | est fdr 0.9622 | true fdr 0.8183 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0166 | est fdr 0.9608 | true fdr 0.8186 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.9594 | true fdr 0.8188 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.9580 | true fdr 0.8191 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.9566 | true fdr 0.8194 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.9581 | true fdr 0.8194 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0161 | est fdr 0.9567 | true fdr 0.8196 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0159 | est fdr 0.9553 | true fdr 0.8199 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0157 | est fdr 0.9540 | true fdr 0.8201 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0157 | est fdr 0.9554 | true fdr 0.8201 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0157 | est fdr 0.9540 | true fdr 0.8204 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0155 | est fdr 0.9555 | true fdr 0.8204 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9569 | true fdr 0.8204 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9555 | true fdr 0.8207 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.9570 | true fdr 0.8207 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.9556 | true fdr 0.8209 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0152 | est fdr 0.9570 | true fdr 0.8209 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0150 | est fdr 0.9585 | true fdr 0.8209 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0149 | est fdr 0.9599 | true fdr 0.8209 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0149 | est fdr 0.9585 | true fdr 0.8212 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.9571 | true fdr 0.8214 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.9586 | true fdr 0.8214 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.9600 | true fdr 0.8214 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.9614 | true fdr 0.8214 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0143 | est fdr 0.9629 | true fdr 0.8214 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.9615 | true fdr 0.8217 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.9629 | true fdr 0.8217 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0140 | est fdr 0.9643 | true fdr 0.8217 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0139 | est fdr 0.9630 | true fdr 0.8219 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0138 | est fdr 0.9616 | true fdr 0.8222 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0137 | est fdr 0.9602 | true fdr 0.8224 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0134 | est fdr 0.9589 | true fdr 0.8227 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0134 | est fdr 0.9575 | true fdr 0.8229 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0133 | est fdr 0.9562 | true fdr 0.8232 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9548 | true fdr 0.8234 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9562 | true fdr 0.8234 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.9576 | true fdr 0.8234 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.9590 | true fdr 0.8234 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.9577 | true fdr 0.8237 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.9591 | true fdr 0.8237 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.9605 | true fdr 0.8237 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0126 | est fdr 0.9592 | true fdr 0.8239 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0126 | est fdr 0.9578 | true fdr 0.8242 | true power 0.7812
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.9565 | true fdr 0.8230 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.9551 | true fdr 0.8233 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.9565 | true fdr 0.8233 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0121 | est fdr 0.9579 | true fdr 0.8233 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0121 | est fdr 0.9593 | true fdr 0.8233 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9580 | true fdr 0.8235 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9566 | true fdr 0.8238 | true power 0.7875
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9553 | true fdr 0.8226 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9567 | true fdr 0.8226 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9581 | true fdr 0.8226 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.9595 | true fdr 0.8226 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.9582 | true fdr 0.8229 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.9596 | true fdr 0.8229 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9609 | true fdr 0.8229 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9623 | true fdr 0.8229 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9610 | true fdr 0.8231 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9597 | true fdr 0.8234 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0118 | est fdr 0.9611 | true fdr 0.8234 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0117 | est fdr 0.9624 | true fdr 0.8234 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9611 | true fdr 0.8236 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.9625 | true fdr 0.8236 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.9639 | true fdr 0.8236 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.9653 | true fdr 0.8236 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.9639 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.9653 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.9667 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.9681 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0111 | est fdr 0.9695 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0110 | est fdr 0.9709 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.9723 | true fdr 0.8239 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0108 | est fdr 0.9709 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.9723 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0106 | est fdr 0.9737 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0106 | est fdr 0.9751 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0103 | est fdr 0.9765 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0102 | est fdr 0.9778 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.9792 | true fdr 0.8241 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0100 | est fdr 0.9779 | true fdr 0.8243 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0100 | est fdr 0.9765 | true fdr 0.8246 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0100 | est fdr 0.9779 | true fdr 0.8246 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0098 | est fdr 0.9766 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.9779 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.9793 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0095 | est fdr 0.9807 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0094 | est fdr 0.9821 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0094 | est fdr 0.9834 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.9848 | true fdr 0.8248 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.9835 | true fdr 0.8251 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.9848 | true fdr 0.8251 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.9862 | true fdr 0.8251 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0091 | est fdr 0.9876 | true fdr 0.8251 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.9890 | true fdr 0.8251 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.9876 | true fdr 0.8253 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.9890 | true fdr 0.8253 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0089 | est fdr 0.9876 | true fdr 0.8255 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0088 | est fdr 0.9890 | true fdr 0.8255 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0087 | est fdr 0.9904 | true fdr 0.8255 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0087 | est fdr 0.9918 | true fdr 0.8255 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0087 | est fdr 0.9931 | true fdr 0.8255 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.9918 | true fdr 0.8258 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.9931 | true fdr 0.8258 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.9918 | true fdr 0.8260 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0084 | est fdr 0.9904 | true fdr 0.8263 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0084 | est fdr 0.9891 | true fdr 0.8265 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.9904 | true fdr 0.8265 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.9891 | true fdr 0.8267 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.9877 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.9891 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.9905 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.9918 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9932 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.9946 | true fdr 0.8270 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0079 | est fdr 0.9932 | true fdr 0.8272 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.9946 | true fdr 0.8272 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0077 | est fdr 0.9932 | true fdr 0.8274 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0076 | est fdr 0.9919 | true fdr 0.8277 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0076 | est fdr 0.9932 | true fdr 0.8277 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0075 | est fdr 0.9946 | true fdr 0.8277 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.9959 | true fdr 0.8277 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0073 | est fdr 0.9973 | true fdr 0.8277 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0073 | est fdr 0.9959 | true fdr 0.8279 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.9946 | true fdr 0.8281 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.9932 | true fdr 0.8284 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9919 | true fdr 0.8286 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9906 | true fdr 0.8288 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.9892 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.9906 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.9919 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0067 | est fdr 0.9933 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0067 | est fdr 0.9946 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9960 | true fdr 0.8291 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9946 | true fdr 0.8293 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9933 | true fdr 0.8295 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.9920 | true fdr 0.8298 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9933 | true fdr 0.8298 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9946 | true fdr 0.8298 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0065 | est fdr 0.9960 | true fdr 0.8298 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9946 | true fdr 0.8300 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9960 | true fdr 0.8300 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9947 | true fdr 0.8302 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.9960 | true fdr 0.8302 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.9973 | true fdr 0.8302 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9960 | true fdr 0.8304 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9947 | true fdr 0.8307 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9960 | true fdr 0.8307 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.9973 | true fdr 0.8307 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0058 | est fdr 0.9960 | true fdr 0.8309 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.9947 | true fdr 0.8311 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.9934 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.9947 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.9960 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.9973 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.9987 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.0000 | true fdr 0.8313 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0052 | est fdr 0.9987 | true fdr 0.8316 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0052 | est fdr 0.9974 | true fdr 0.8318 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0051 | est fdr 0.9960 | true fdr 0.8320 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0050 | est fdr 0.9974 | true fdr 0.8320 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0049 | est fdr 0.9960 | true fdr 0.8322 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0049 | est fdr 0.9947 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9960 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9974 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0048 | est fdr 0.9987 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.0000 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.0013 | true fdr 0.8325 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.0000 | true fdr 0.8327 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0046 | est fdr 0.9987 | true fdr 0.8329 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0046 | est fdr 0.9974 | true fdr 0.8331 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0045 | est fdr 0.9961 | true fdr 0.8333 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0045 | est fdr 0.9974 | true fdr 0.8333 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.9961 | true fdr 0.8336 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.9948 | true fdr 0.8338 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.9935 | true fdr 0.8340 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0043 | est fdr 0.9922 | true fdr 0.8342 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0043 | est fdr 0.9909 | true fdr 0.8344 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9896 | true fdr 0.8346 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9909 | true fdr 0.8346 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9896 | true fdr 0.8349 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9909 | true fdr 0.8349 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0040 | est fdr 0.9922 | true fdr 0.8349 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0040 | est fdr 0.9909 | true fdr 0.8351 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0039 | est fdr 0.9896 | true fdr 0.8353 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9909 | true fdr 0.8353 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0037 | est fdr 0.9922 | true fdr 0.8353 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0037 | est fdr 0.9909 | true fdr 0.8355 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0037 | est fdr 0.9897 | true fdr 0.8357 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9884 | true fdr 0.8359 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9871 | true fdr 0.8361 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0033 | est fdr 0.9884 | true fdr 0.8361 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0032 | est fdr 0.9871 | true fdr 0.8363 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0032 | est fdr 0.9884 | true fdr 0.8363 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0032 | est fdr 0.9871 | true fdr 0.8366 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9859 | true fdr 0.8368 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9871 | true fdr 0.8368 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9884 | true fdr 0.8368 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9872 | true fdr 0.8370 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9859 | true fdr 0.8372 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9846 | true fdr 0.8374 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9834 | true fdr 0.8376 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9821 | true fdr 0.8378 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9809 | true fdr 0.8380 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9796 | true fdr 0.8382 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9809 | true fdr 0.8382 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0026 | est fdr 0.9796 | true fdr 0.8384 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0026 | est fdr 0.9784 | true fdr 0.8386 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0026 | est fdr 0.9772 | true fdr 0.8388 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0026 | est fdr 0.9784 | true fdr 0.8388 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0025 | est fdr 0.9772 | true fdr 0.8390 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0025 | est fdr 0.9759 | true fdr 0.8392 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0025 | est fdr 0.9747 | true fdr 0.8394 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0023 | est fdr 0.9735 | true fdr 0.8396 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0022 | est fdr 0.9747 | true fdr 0.8396 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0020 | est fdr 0.9760 | true fdr 0.8396 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0019 | est fdr 0.9773 | true fdr 0.8396 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0019 | est fdr 0.9760 | true fdr 0.8398 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9748 | true fdr 0.8401 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9736 | true fdr 0.8403 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9748 | true fdr 0.8403 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9761 | true fdr 0.8403 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9774 | true fdr 0.8403 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9761 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9774 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9786 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9799 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9812 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9824 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9837 | true fdr 0.8405 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0015 | est fdr 0.9824 | true fdr 0.8407 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9837 | true fdr 0.8407 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0013 | est fdr 0.9849 | true fdr 0.8407 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0011 | est fdr 0.9837 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0011 | est fdr 0.9850 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9862 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9875 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9887 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9900 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0009 | est fdr 0.9912 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9925 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9937 | true fdr 0.8409 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9925 | true fdr 0.8411 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0006 | est fdr 0.9937 | true fdr 0.8411 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0006 | est fdr 0.9925 | true fdr 0.8413 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0006 | est fdr 0.9938 | true fdr 0.8413 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9950 | true fdr 0.8413 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9938 | true fdr 0.8414 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0003 | est fdr 0.9950 | true fdr 0.8414 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0003 | est fdr 0.9938 | true fdr 0.8416 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9925 | true fdr 0.8418 | true power 0.7937
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9913 | true fdr 0.8408 | true power 0.8000
07-10 07:02 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:02 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9913 | true fdr 0.8408 | true power 0.8000
07-10 07:02 fdr_control  INFO     W_est is DAG
07-10 07:02 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:02 fdr_control  INFO     ==============================
07-10 07:02 __main__     INFO     knockoff: 7 | model: 0
07-10 07:02 utils        DEBUG    load W with seed 7_0 in simulated_data/v11/v40/W
07-10 07:06 fdr_control  INFO     ==============================
07-10 07:06 fdr_control  INFO     expected FDR 0.2
07-10 07:06 fdr_control  DEBUG    thresh 2.5892 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 2.3222 | est fdr 0.5000 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 2.2977 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 2.2274 | est fdr 0.6667 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 2.1095 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.9998 | est fdr 1.3333 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.9936 | est fdr 1.6667 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.9336 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.9228 | est fdr 2.3333 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.8919 | est fdr 1.7500 | true fdr 1.0000 | true power 0.0000
07-10 07:06 fdr_control  DEBUG    thresh 1.7482 | est fdr 1.4000 | true fdr 0.8000 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.7435 | est fdr 1.6000 | true fdr 0.8000 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6932 | est fdr 1.3333 | true fdr 0.8333 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6447 | est fdr 1.5000 | true fdr 0.8333 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6430 | est fdr 1.2857 | true fdr 0.8571 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6413 | est fdr 1.4286 | true fdr 0.8571 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6094 | est fdr 1.2500 | true fdr 0.8750 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.6008 | est fdr 1.3750 | true fdr 0.8750 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.5917 | est fdr 1.5000 | true fdr 0.8750 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.5835 | est fdr 1.6250 | true fdr 0.8750 | true power 0.0063
07-10 07:06 fdr_control  DEBUG    thresh 1.5112 | est fdr 1.4444 | true fdr 0.7778 | true power 0.0125
07-10 07:06 fdr_control  DEBUG    thresh 1.4916 | est fdr 1.3000 | true fdr 0.7000 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4895 | est fdr 1.1818 | true fdr 0.7273 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4798 | est fdr 1.0833 | true fdr 0.7500 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4765 | est fdr 1.0000 | true fdr 0.7692 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4739 | est fdr 0.9286 | true fdr 0.7857 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4662 | est fdr 0.8667 | true fdr 0.8000 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4371 | est fdr 0.8125 | true fdr 0.8125 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4368 | est fdr 0.8750 | true fdr 0.8125 | true power 0.0187
07-10 07:06 fdr_control  DEBUG    thresh 1.4087 | est fdr 0.8235 | true fdr 0.7647 | true power 0.0250
07-10 07:06 fdr_control  DEBUG    thresh 1.3926 | est fdr 0.7778 | true fdr 0.7778 | true power 0.0250
07-10 07:06 fdr_control  DEBUG    thresh 1.3667 | est fdr 0.8333 | true fdr 0.7778 | true power 0.0250
07-10 07:06 fdr_control  DEBUG    thresh 1.3585 | est fdr 0.7895 | true fdr 0.7368 | true power 0.0312
07-10 07:06 fdr_control  DEBUG    thresh 1.3525 | est fdr 0.8421 | true fdr 0.7368 | true power 0.0312
07-10 07:06 fdr_control  DEBUG    thresh 1.3441 | est fdr 0.8000 | true fdr 0.7000 | true power 0.0375
07-10 07:06 fdr_control  DEBUG    thresh 1.3421 | est fdr 0.7619 | true fdr 0.7143 | true power 0.0375
07-10 07:06 fdr_control  DEBUG    thresh 1.3410 | est fdr 0.7273 | true fdr 0.6818 | true power 0.0437
07-10 07:06 fdr_control  DEBUG    thresh 1.3205 | est fdr 0.6957 | true fdr 0.6957 | true power 0.0437
07-10 07:06 fdr_control  DEBUG    thresh 1.2968 | est fdr 0.7391 | true fdr 0.6957 | true power 0.0437
07-10 07:06 fdr_control  DEBUG    thresh 1.2966 | est fdr 0.7083 | true fdr 0.6667 | true power 0.0500
07-10 07:06 fdr_control  DEBUG    thresh 1.2964 | est fdr 0.6800 | true fdr 0.6800 | true power 0.0500
07-10 07:06 fdr_control  DEBUG    thresh 1.2906 | est fdr 0.7200 | true fdr 0.6800 | true power 0.0500
07-10 07:06 fdr_control  DEBUG    thresh 1.2776 | est fdr 0.6923 | true fdr 0.6923 | true power 0.0500
07-10 07:06 fdr_control  DEBUG    thresh 1.2773 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0563
07-10 07:06 fdr_control  DEBUG    thresh 1.2761 | est fdr 0.6429 | true fdr 0.6786 | true power 0.0563
07-10 07:06 fdr_control  DEBUG    thresh 1.2594 | est fdr 0.6786 | true fdr 0.6786 | true power 0.0563
07-10 07:06 fdr_control  DEBUG    thresh 1.2572 | est fdr 0.6552 | true fdr 0.6552 | true power 0.0625
07-10 07:06 fdr_control  DEBUG    thresh 1.2446 | est fdr 0.6897 | true fdr 0.6552 | true power 0.0625
07-10 07:06 fdr_control  DEBUG    thresh 1.2415 | est fdr 0.6667 | true fdr 0.6333 | true power 0.0688
07-10 07:06 fdr_control  DEBUG    thresh 1.2389 | est fdr 0.7000 | true fdr 0.6333 | true power 0.0688
07-10 07:06 fdr_control  DEBUG    thresh 1.2376 | est fdr 0.6774 | true fdr 0.6129 | true power 0.0750
07-10 07:06 fdr_control  DEBUG    thresh 1.2334 | est fdr 0.6562 | true fdr 0.5938 | true power 0.0813
07-10 07:06 fdr_control  DEBUG    thresh 1.2056 | est fdr 0.6364 | true fdr 0.5758 | true power 0.0875
07-10 07:06 fdr_control  DEBUG    thresh 1.1918 | est fdr 0.6176 | true fdr 0.5588 | true power 0.0938
07-10 07:06 fdr_control  DEBUG    thresh 1.1858 | est fdr 0.6000 | true fdr 0.5429 | true power 0.1000
07-10 07:06 fdr_control  DEBUG    thresh 1.1828 | est fdr 0.6286 | true fdr 0.5429 | true power 0.1000
07-10 07:06 fdr_control  DEBUG    thresh 1.1789 | est fdr 0.6111 | true fdr 0.5278 | true power 0.1062
07-10 07:06 fdr_control  DEBUG    thresh 1.1603 | est fdr 0.6389 | true fdr 0.5278 | true power 0.1062
07-10 07:06 fdr_control  DEBUG    thresh 1.1541 | est fdr 0.6216 | true fdr 0.5135 | true power 0.1125
07-10 07:06 fdr_control  DEBUG    thresh 1.1435 | est fdr 0.6486 | true fdr 0.5135 | true power 0.1125
07-10 07:06 fdr_control  DEBUG    thresh 1.1433 | est fdr 0.6757 | true fdr 0.5135 | true power 0.1125
07-10 07:06 fdr_control  DEBUG    thresh 1.1422 | est fdr 0.6579 | true fdr 0.5000 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1411 | est fdr 0.6842 | true fdr 0.5000 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1354 | est fdr 0.7105 | true fdr 0.5000 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1239 | est fdr 0.6923 | true fdr 0.5128 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1209 | est fdr 0.6750 | true fdr 0.5250 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1038 | est fdr 0.7000 | true fdr 0.5250 | true power 0.1187
07-10 07:06 fdr_control  DEBUG    thresh 1.1032 | est fdr 0.6829 | true fdr 0.5122 | true power 0.1250
07-10 07:06 fdr_control  DEBUG    thresh 1.1023 | est fdr 0.6667 | true fdr 0.5000 | true power 0.1313
07-10 07:06 fdr_control  DEBUG    thresh 1.0985 | est fdr 0.6905 | true fdr 0.5000 | true power 0.1313
07-10 07:06 fdr_control  DEBUG    thresh 1.0964 | est fdr 0.6744 | true fdr 0.5116 | true power 0.1313
07-10 07:06 fdr_control  DEBUG    thresh 1.0908 | est fdr 0.6591 | true fdr 0.5227 | true power 0.1313
07-10 07:06 fdr_control  DEBUG    thresh 1.0894 | est fdr 0.6444 | true fdr 0.5111 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0866 | est fdr 0.6304 | true fdr 0.5217 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0565 | est fdr 0.6170 | true fdr 0.5319 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0554 | est fdr 0.6383 | true fdr 0.5319 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0506 | est fdr 0.6596 | true fdr 0.5319 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0477 | est fdr 0.6458 | true fdr 0.5417 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0471 | est fdr 0.6327 | true fdr 0.5510 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0452 | est fdr 0.6200 | true fdr 0.5600 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0437 | est fdr 0.6078 | true fdr 0.5686 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0428 | est fdr 0.5962 | true fdr 0.5769 | true power 0.1375
07-10 07:06 fdr_control  DEBUG    thresh 1.0369 | est fdr 0.5849 | true fdr 0.5660 | true power 0.1437
07-10 07:06 fdr_control  DEBUG    thresh 1.0302 | est fdr 0.6038 | true fdr 0.5660 | true power 0.1437
07-10 07:06 fdr_control  DEBUG    thresh 1.0253 | est fdr 0.5926 | true fdr 0.5556 | true power 0.1500
07-10 07:06 fdr_control  DEBUG    thresh 1.0240 | est fdr 0.5818 | true fdr 0.5455 | true power 0.1562
07-10 07:06 fdr_control  DEBUG    thresh 1.0189 | est fdr 0.5714 | true fdr 0.5536 | true power 0.1562
07-10 07:06 fdr_control  DEBUG    thresh 1.0189 | est fdr 0.5614 | true fdr 0.5614 | true power 0.1562
07-10 07:06 fdr_control  DEBUG    thresh 1.0172 | est fdr 0.5517 | true fdr 0.5517 | true power 0.1625
07-10 07:06 fdr_control  DEBUG    thresh 1.0063 | est fdr 0.5424 | true fdr 0.5593 | true power 0.1625
07-10 07:06 fdr_control  DEBUG    thresh 1.0059 | est fdr 0.5333 | true fdr 0.5667 | true power 0.1625
07-10 07:06 fdr_control  DEBUG    thresh 1.0011 | est fdr 0.5246 | true fdr 0.5574 | true power 0.1688
07-10 07:06 fdr_control  DEBUG    thresh 0.9961 | est fdr 0.5410 | true fdr 0.5574 | true power 0.1688
07-10 07:06 fdr_control  DEBUG    thresh 0.9945 | est fdr 0.5323 | true fdr 0.5484 | true power 0.1750
07-10 07:06 fdr_control  DEBUG    thresh 0.9923 | est fdr 0.5484 | true fdr 0.5484 | true power 0.1750
07-10 07:06 fdr_control  DEBUG    thresh 0.9848 | est fdr 0.5397 | true fdr 0.5556 | true power 0.1750
07-10 07:06 fdr_control  DEBUG    thresh 0.9795 | est fdr 0.5312 | true fdr 0.5469 | true power 0.1812
07-10 07:06 fdr_control  DEBUG    thresh 0.9705 | est fdr 0.5231 | true fdr 0.5385 | true power 0.1875
07-10 07:06 fdr_control  DEBUG    thresh 0.9694 | est fdr 0.5152 | true fdr 0.5455 | true power 0.1875
07-10 07:06 fdr_control  DEBUG    thresh 0.9674 | est fdr 0.5075 | true fdr 0.5522 | true power 0.1875
07-10 07:06 fdr_control  DEBUG    thresh 0.9437 | est fdr 0.5000 | true fdr 0.5441 | true power 0.1938
07-10 07:06 fdr_control  DEBUG    thresh 0.9396 | est fdr 0.4928 | true fdr 0.5507 | true power 0.1938
07-10 07:06 fdr_control  DEBUG    thresh 0.9391 | est fdr 0.4857 | true fdr 0.5429 | true power 0.2000
07-10 07:06 fdr_control  DEBUG    thresh 0.9375 | est fdr 0.4789 | true fdr 0.5493 | true power 0.2000
07-10 07:06 fdr_control  DEBUG    thresh 0.9303 | est fdr 0.4722 | true fdr 0.5556 | true power 0.2000
07-10 07:06 fdr_control  DEBUG    thresh 0.9267 | est fdr 0.4658 | true fdr 0.5479 | true power 0.2062
07-10 07:06 fdr_control  DEBUG    thresh 0.9212 | est fdr 0.4595 | true fdr 0.5541 | true power 0.2062
07-10 07:06 fdr_control  DEBUG    thresh 0.9144 | est fdr 0.4533 | true fdr 0.5467 | true power 0.2125
07-10 07:06 fdr_control  DEBUG    thresh 0.9116 | est fdr 0.4474 | true fdr 0.5526 | true power 0.2125
07-10 07:06 fdr_control  DEBUG    thresh 0.9098 | est fdr 0.4416 | true fdr 0.5584 | true power 0.2125
07-10 07:06 fdr_control  DEBUG    thresh 0.9072 | est fdr 0.4545 | true fdr 0.5584 | true power 0.2125
07-10 07:06 fdr_control  DEBUG    thresh 0.9048 | est fdr 0.4487 | true fdr 0.5513 | true power 0.2188
07-10 07:06 fdr_control  DEBUG    thresh 0.9047 | est fdr 0.4430 | true fdr 0.5443 | true power 0.2250
07-10 07:06 fdr_control  DEBUG    thresh 0.9040 | est fdr 0.4375 | true fdr 0.5375 | true power 0.2313
07-10 07:06 fdr_control  DEBUG    thresh 0.9030 | est fdr 0.4321 | true fdr 0.5309 | true power 0.2375
07-10 07:06 fdr_control  DEBUG    thresh 0.8940 | est fdr 0.4268 | true fdr 0.5366 | true power 0.2375
07-10 07:06 fdr_control  DEBUG    thresh 0.8918 | est fdr 0.4217 | true fdr 0.5301 | true power 0.2437
07-10 07:06 fdr_control  DEBUG    thresh 0.8870 | est fdr 0.4167 | true fdr 0.5238 | true power 0.2500
07-10 07:06 fdr_control  DEBUG    thresh 0.8825 | est fdr 0.4118 | true fdr 0.5176 | true power 0.2562
07-10 07:06 fdr_control  DEBUG    thresh 0.8823 | est fdr 0.4070 | true fdr 0.5233 | true power 0.2562
07-10 07:06 fdr_control  DEBUG    thresh 0.8792 | est fdr 0.4186 | true fdr 0.5233 | true power 0.2562
07-10 07:06 fdr_control  DEBUG    thresh 0.8780 | est fdr 0.4138 | true fdr 0.5172 | true power 0.2625
07-10 07:06 fdr_control  DEBUG    thresh 0.8667 | est fdr 0.4253 | true fdr 0.5172 | true power 0.2625
07-10 07:06 fdr_control  DEBUG    thresh 0.8643 | est fdr 0.4368 | true fdr 0.5172 | true power 0.2625
07-10 07:06 fdr_control  DEBUG    thresh 0.8597 | est fdr 0.4318 | true fdr 0.5227 | true power 0.2625
07-10 07:06 fdr_control  DEBUG    thresh 0.8577 | est fdr 0.4270 | true fdr 0.5169 | true power 0.2687
07-10 07:06 fdr_control  DEBUG    thresh 0.8575 | est fdr 0.4222 | true fdr 0.5222 | true power 0.2687
07-10 07:06 fdr_control  DEBUG    thresh 0.8571 | est fdr 0.4176 | true fdr 0.5165 | true power 0.2750
07-10 07:06 fdr_control  DEBUG    thresh 0.8561 | est fdr 0.4130 | true fdr 0.5109 | true power 0.2812
07-10 07:06 fdr_control  DEBUG    thresh 0.8531 | est fdr 0.4086 | true fdr 0.5054 | true power 0.2875
07-10 07:06 fdr_control  DEBUG    thresh 0.8529 | est fdr 0.4194 | true fdr 0.5054 | true power 0.2875
07-10 07:06 fdr_control  DEBUG    thresh 0.8512 | est fdr 0.4301 | true fdr 0.5054 | true power 0.2875
07-10 07:06 fdr_control  DEBUG    thresh 0.8508 | est fdr 0.4255 | true fdr 0.5106 | true power 0.2875
07-10 07:06 fdr_control  DEBUG    thresh 0.8478 | est fdr 0.4211 | true fdr 0.5158 | true power 0.2875
07-10 07:06 fdr_control  DEBUG    thresh 0.8439 | est fdr 0.4167 | true fdr 0.5104 | true power 0.2938
07-10 07:06 fdr_control  DEBUG    thresh 0.8352 | est fdr 0.4124 | true fdr 0.5052 | true power 0.3000
07-10 07:06 fdr_control  DEBUG    thresh 0.8327 | est fdr 0.4227 | true fdr 0.5052 | true power 0.3000
07-10 07:06 fdr_control  DEBUG    thresh 0.8261 | est fdr 0.4184 | true fdr 0.5102 | true power 0.3000
07-10 07:06 fdr_control  DEBUG    thresh 0.8251 | est fdr 0.4286 | true fdr 0.5102 | true power 0.3000
07-10 07:06 fdr_control  DEBUG    thresh 0.8238 | est fdr 0.4242 | true fdr 0.5152 | true power 0.3000
07-10 07:06 fdr_control  DEBUG    thresh 0.8233 | est fdr 0.4200 | true fdr 0.5100 | true power 0.3063
07-10 07:06 fdr_control  DEBUG    thresh 0.8226 | est fdr 0.4158 | true fdr 0.5050 | true power 0.3125
07-10 07:06 fdr_control  DEBUG    thresh 0.8203 | est fdr 0.4118 | true fdr 0.5098 | true power 0.3125
07-10 07:06 fdr_control  DEBUG    thresh 0.8130 | est fdr 0.4078 | true fdr 0.5146 | true power 0.3125
07-10 07:06 fdr_control  DEBUG    thresh 0.8124 | est fdr 0.4175 | true fdr 0.5146 | true power 0.3125
07-10 07:06 fdr_control  DEBUG    thresh 0.8100 | est fdr 0.4135 | true fdr 0.5192 | true power 0.3125
07-10 07:06 fdr_control  DEBUG    thresh 0.8005 | est fdr 0.4095 | true fdr 0.5143 | true power 0.3187
07-10 07:06 fdr_control  DEBUG    thresh 0.7957 | est fdr 0.4057 | true fdr 0.5094 | true power 0.3250
07-10 07:06 fdr_control  DEBUG    thresh 0.7938 | est fdr 0.4019 | true fdr 0.5047 | true power 0.3312
07-10 07:06 fdr_control  DEBUG    thresh 0.7930 | est fdr 0.3981 | true fdr 0.5000 | true power 0.3375
07-10 07:06 fdr_control  DEBUG    thresh 0.7909 | est fdr 0.3945 | true fdr 0.4954 | true power 0.3438
07-10 07:06 fdr_control  DEBUG    thresh 0.7897 | est fdr 0.3909 | true fdr 0.5000 | true power 0.3438
07-10 07:06 fdr_control  DEBUG    thresh 0.7896 | est fdr 0.3874 | true fdr 0.5045 | true power 0.3438
07-10 07:06 fdr_control  DEBUG    thresh 0.7879 | est fdr 0.3839 | true fdr 0.5000 | true power 0.3500
07-10 07:06 fdr_control  DEBUG    thresh 0.7855 | est fdr 0.3805 | true fdr 0.4956 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7851 | est fdr 0.3894 | true fdr 0.4956 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7790 | est fdr 0.3860 | true fdr 0.5000 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7766 | est fdr 0.3826 | true fdr 0.5043 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7763 | est fdr 0.3793 | true fdr 0.5086 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7731 | est fdr 0.3879 | true fdr 0.5086 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7729 | est fdr 0.3846 | true fdr 0.5128 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7673 | est fdr 0.3814 | true fdr 0.5169 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7659 | est fdr 0.3782 | true fdr 0.5210 | true power 0.3563
07-10 07:06 fdr_control  DEBUG    thresh 0.7646 | est fdr 0.3750 | true fdr 0.5167 | true power 0.3625
07-10 07:06 fdr_control  DEBUG    thresh 0.7520 | est fdr 0.3719 | true fdr 0.5124 | true power 0.3688
07-10 07:06 fdr_control  DEBUG    thresh 0.7455 | est fdr 0.3689 | true fdr 0.5082 | true power 0.3750
07-10 07:06 fdr_control  DEBUG    thresh 0.7453 | est fdr 0.3770 | true fdr 0.5082 | true power 0.3750
07-10 07:06 fdr_control  DEBUG    thresh 0.7428 | est fdr 0.3740 | true fdr 0.5041 | true power 0.3812
07-10 07:06 fdr_control  DEBUG    thresh 0.7419 | est fdr 0.3821 | true fdr 0.5041 | true power 0.3812
07-10 07:06 fdr_control  DEBUG    thresh 0.7407 | est fdr 0.3790 | true fdr 0.5000 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7384 | est fdr 0.3760 | true fdr 0.5040 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7374 | est fdr 0.3840 | true fdr 0.5040 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7369 | est fdr 0.3810 | true fdr 0.5079 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7345 | est fdr 0.3889 | true fdr 0.5079 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7319 | est fdr 0.3968 | true fdr 0.5079 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7285 | est fdr 0.3937 | true fdr 0.5118 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7273 | est fdr 0.3906 | true fdr 0.5156 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7272 | est fdr 0.3876 | true fdr 0.5194 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7217 | est fdr 0.3953 | true fdr 0.5194 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7185 | est fdr 0.4031 | true fdr 0.5194 | true power 0.3875
07-10 07:06 fdr_control  DEBUG    thresh 0.7183 | est fdr 0.4000 | true fdr 0.5154 | true power 0.3937
07-10 07:06 fdr_control  DEBUG    thresh 0.7176 | est fdr 0.4077 | true fdr 0.5154 | true power 0.3937
07-10 07:06 fdr_control  DEBUG    thresh 0.7170 | est fdr 0.4046 | true fdr 0.5191 | true power 0.3937
07-10 07:06 fdr_control  DEBUG    thresh 0.7158 | est fdr 0.4015 | true fdr 0.5227 | true power 0.3937
07-10 07:06 fdr_control  DEBUG    thresh 0.7148 | est fdr 0.3985 | true fdr 0.5188 | true power 0.4000
07-10 07:06 fdr_control  DEBUG    thresh 0.7137 | est fdr 0.3955 | true fdr 0.5224 | true power 0.4000
07-10 07:06 fdr_control  DEBUG    thresh 0.7051 | est fdr 0.3926 | true fdr 0.5259 | true power 0.4000
07-10 07:06 fdr_control  DEBUG    thresh 0.7050 | est fdr 0.3897 | true fdr 0.5221 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.7043 | est fdr 0.3869 | true fdr 0.5255 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.7020 | est fdr 0.3841 | true fdr 0.5290 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.7009 | est fdr 0.3813 | true fdr 0.5324 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.6969 | est fdr 0.3885 | true fdr 0.5324 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.6947 | est fdr 0.3957 | true fdr 0.5324 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.6931 | est fdr 0.3929 | true fdr 0.5357 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.6856 | est fdr 0.4000 | true fdr 0.5357 | true power 0.4062
07-10 07:06 fdr_control  DEBUG    thresh 0.6839 | est fdr 0.3972 | true fdr 0.5319 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6813 | est fdr 0.3944 | true fdr 0.5352 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6797 | est fdr 0.4014 | true fdr 0.5352 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6771 | est fdr 0.4085 | true fdr 0.5352 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6760 | est fdr 0.4056 | true fdr 0.5385 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6668 | est fdr 0.4126 | true fdr 0.5385 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6627 | est fdr 0.4196 | true fdr 0.5385 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6618 | est fdr 0.4266 | true fdr 0.5385 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6614 | est fdr 0.4336 | true fdr 0.5385 | true power 0.4125
07-10 07:06 fdr_control  DEBUG    thresh 0.6561 | est fdr 0.4306 | true fdr 0.5347 | true power 0.4188
07-10 07:06 fdr_control  DEBUG    thresh 0.6541 | est fdr 0.4276 | true fdr 0.5379 | true power 0.4188
07-10 07:06 fdr_control  DEBUG    thresh 0.6497 | est fdr 0.4345 | true fdr 0.5379 | true power 0.4188
07-10 07:06 fdr_control  DEBUG    thresh 0.6482 | est fdr 0.4315 | true fdr 0.5411 | true power 0.4188
07-10 07:06 fdr_control  DEBUG    thresh 0.6421 | est fdr 0.4286 | true fdr 0.5374 | true power 0.4250
07-10 07:06 fdr_control  DEBUG    thresh 0.6420 | est fdr 0.4257 | true fdr 0.5405 | true power 0.4250
07-10 07:06 fdr_control  DEBUG    thresh 0.6394 | est fdr 0.4324 | true fdr 0.5405 | true power 0.4250
07-10 07:06 fdr_control  DEBUG    thresh 0.6386 | est fdr 0.4295 | true fdr 0.5369 | true power 0.4313
07-10 07:06 fdr_control  DEBUG    thresh 0.6380 | est fdr 0.4267 | true fdr 0.5400 | true power 0.4313
07-10 07:06 fdr_control  DEBUG    thresh 0.6355 | est fdr 0.4238 | true fdr 0.5430 | true power 0.4313
07-10 07:06 fdr_control  DEBUG    thresh 0.6350 | est fdr 0.4211 | true fdr 0.5395 | true power 0.4375
07-10 07:06 fdr_control  DEBUG    thresh 0.6217 | est fdr 0.4183 | true fdr 0.5359 | true power 0.4437
07-10 07:06 fdr_control  DEBUG    thresh 0.6217 | est fdr 0.4156 | true fdr 0.5390 | true power 0.4437
07-10 07:06 fdr_control  DEBUG    thresh 0.6170 | est fdr 0.4221 | true fdr 0.5390 | true power 0.4437
07-10 07:06 fdr_control  DEBUG    thresh 0.6145 | est fdr 0.4194 | true fdr 0.5355 | true power 0.4500
07-10 07:06 fdr_control  DEBUG    thresh 0.6122 | est fdr 0.4167 | true fdr 0.5385 | true power 0.4500
07-10 07:06 fdr_control  DEBUG    thresh 0.6106 | est fdr 0.4140 | true fdr 0.5414 | true power 0.4500
07-10 07:06 fdr_control  DEBUG    thresh 0.6088 | est fdr 0.4114 | true fdr 0.5443 | true power 0.4500
07-10 07:06 fdr_control  DEBUG    thresh 0.6065 | est fdr 0.4088 | true fdr 0.5472 | true power 0.4500
07-10 07:06 fdr_control  DEBUG    thresh 0.6039 | est fdr 0.4062 | true fdr 0.5437 | true power 0.4562
07-10 07:06 fdr_control  DEBUG    thresh 0.5990 | est fdr 0.4037 | true fdr 0.5404 | true power 0.4625
07-10 07:06 fdr_control  DEBUG    thresh 0.5965 | est fdr 0.4012 | true fdr 0.5432 | true power 0.4625
07-10 07:06 fdr_control  DEBUG    thresh 0.5957 | est fdr 0.3988 | true fdr 0.5460 | true power 0.4625
07-10 07:06 fdr_control  DEBUG    thresh 0.5943 | est fdr 0.4049 | true fdr 0.5460 | true power 0.4625
07-10 07:06 fdr_control  DEBUG    thresh 0.5936 | est fdr 0.4024 | true fdr 0.5427 | true power 0.4688
07-10 07:06 fdr_control  DEBUG    thresh 0.5910 | est fdr 0.4085 | true fdr 0.5427 | true power 0.4688
07-10 07:06 fdr_control  DEBUG    thresh 0.5887 | est fdr 0.4061 | true fdr 0.5455 | true power 0.4688
07-10 07:06 fdr_control  DEBUG    thresh 0.5868 | est fdr 0.4036 | true fdr 0.5482 | true power 0.4688
07-10 07:06 fdr_control  DEBUG    thresh 0.5854 | est fdr 0.4012 | true fdr 0.5509 | true power 0.4688
07-10 07:06 fdr_control  DEBUG    thresh 0.5850 | est fdr 0.3988 | true fdr 0.5476 | true power 0.4750
07-10 07:06 fdr_control  DEBUG    thresh 0.5777 | est fdr 0.4048 | true fdr 0.5476 | true power 0.4750
07-10 07:06 fdr_control  DEBUG    thresh 0.5769 | est fdr 0.4024 | true fdr 0.5444 | true power 0.4813
07-10 07:06 fdr_control  DEBUG    thresh 0.5718 | est fdr 0.4000 | true fdr 0.5471 | true power 0.4813
07-10 07:06 fdr_control  DEBUG    thresh 0.5704 | est fdr 0.3977 | true fdr 0.5439 | true power 0.4875
07-10 07:06 fdr_control  DEBUG    thresh 0.5701 | est fdr 0.3953 | true fdr 0.5407 | true power 0.4938
07-10 07:06 fdr_control  DEBUG    thresh 0.5689 | est fdr 0.3931 | true fdr 0.5434 | true power 0.4938
07-10 07:06 fdr_control  DEBUG    thresh 0.5683 | est fdr 0.3908 | true fdr 0.5402 | true power 0.5000
07-10 07:06 fdr_control  DEBUG    thresh 0.5677 | est fdr 0.3886 | true fdr 0.5429 | true power 0.5000
07-10 07:06 fdr_control  DEBUG    thresh 0.5646 | est fdr 0.3864 | true fdr 0.5455 | true power 0.5000
07-10 07:06 fdr_control  DEBUG    thresh 0.5626 | est fdr 0.3842 | true fdr 0.5480 | true power 0.5000
07-10 07:06 fdr_control  DEBUG    thresh 0.5618 | est fdr 0.3820 | true fdr 0.5449 | true power 0.5062
07-10 07:06 fdr_control  DEBUG    thresh 0.5617 | est fdr 0.3799 | true fdr 0.5475 | true power 0.5062
07-10 07:06 fdr_control  DEBUG    thresh 0.5601 | est fdr 0.3778 | true fdr 0.5500 | true power 0.5062
07-10 07:06 fdr_control  DEBUG    thresh 0.5595 | est fdr 0.3833 | true fdr 0.5500 | true power 0.5062
07-10 07:06 fdr_control  DEBUG    thresh 0.5575 | est fdr 0.3812 | true fdr 0.5470 | true power 0.5125
07-10 07:06 fdr_control  DEBUG    thresh 0.5560 | est fdr 0.3867 | true fdr 0.5470 | true power 0.5125
07-10 07:06 fdr_control  DEBUG    thresh 0.5549 | est fdr 0.3923 | true fdr 0.5470 | true power 0.5125
07-10 07:06 fdr_control  DEBUG    thresh 0.5526 | est fdr 0.3901 | true fdr 0.5440 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5517 | est fdr 0.3880 | true fdr 0.5464 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5507 | est fdr 0.3934 | true fdr 0.5464 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5457 | est fdr 0.3989 | true fdr 0.5464 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5456 | est fdr 0.4044 | true fdr 0.5464 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5447 | est fdr 0.4022 | true fdr 0.5489 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5440 | est fdr 0.4000 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5415 | est fdr 0.4054 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5404 | est fdr 0.4108 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5383 | est fdr 0.4162 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5376 | est fdr 0.4216 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5370 | est fdr 0.4270 | true fdr 0.5514 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5357 | est fdr 0.4247 | true fdr 0.5538 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5343 | est fdr 0.4301 | true fdr 0.5538 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5329 | est fdr 0.4355 | true fdr 0.5538 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5329 | est fdr 0.4409 | true fdr 0.5538 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5322 | est fdr 0.4462 | true fdr 0.5538 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5315 | est fdr 0.4439 | true fdr 0.5561 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5307 | est fdr 0.4415 | true fdr 0.5585 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5299 | est fdr 0.4392 | true fdr 0.5608 | true power 0.5188
07-10 07:06 fdr_control  DEBUG    thresh 0.5233 | est fdr 0.4368 | true fdr 0.5579 | true power 0.5250
07-10 07:06 fdr_control  DEBUG    thresh 0.5231 | est fdr 0.4346 | true fdr 0.5550 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5222 | est fdr 0.4398 | true fdr 0.5550 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5210 | est fdr 0.4450 | true fdr 0.5550 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5205 | est fdr 0.4503 | true fdr 0.5550 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5191 | est fdr 0.4479 | true fdr 0.5573 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5167 | est fdr 0.4531 | true fdr 0.5573 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5141 | est fdr 0.4583 | true fdr 0.5573 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5128 | est fdr 0.4560 | true fdr 0.5596 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5090 | est fdr 0.4536 | true fdr 0.5619 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5061 | est fdr 0.4588 | true fdr 0.5619 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5047 | est fdr 0.4564 | true fdr 0.5641 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5046 | est fdr 0.4615 | true fdr 0.5641 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5035 | est fdr 0.4592 | true fdr 0.5663 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.5011 | est fdr 0.4643 | true fdr 0.5663 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.4959 | est fdr 0.4694 | true fdr 0.5663 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.4927 | est fdr 0.4670 | true fdr 0.5685 | true power 0.5312
07-10 07:06 fdr_control  DEBUG    thresh 0.4917 | est fdr 0.4646 | true fdr 0.5657 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4904 | est fdr 0.4623 | true fdr 0.5678 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4851 | est fdr 0.4673 | true fdr 0.5678 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4844 | est fdr 0.4650 | true fdr 0.5700 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4828 | est fdr 0.4700 | true fdr 0.5700 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4824 | est fdr 0.4750 | true fdr 0.5700 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4821 | est fdr 0.4726 | true fdr 0.5721 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4790 | est fdr 0.4703 | true fdr 0.5743 | true power 0.5375
07-10 07:06 fdr_control  DEBUG    thresh 0.4763 | est fdr 0.4680 | true fdr 0.5714 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4726 | est fdr 0.4657 | true fdr 0.5735 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4712 | est fdr 0.4634 | true fdr 0.5756 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4667 | est fdr 0.4683 | true fdr 0.5756 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4652 | est fdr 0.4660 | true fdr 0.5777 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4649 | est fdr 0.4709 | true fdr 0.5777 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4607 | est fdr 0.4686 | true fdr 0.5797 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4565 | est fdr 0.4734 | true fdr 0.5797 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4549 | est fdr 0.4783 | true fdr 0.5797 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4538 | est fdr 0.4760 | true fdr 0.5817 | true power 0.5437
07-10 07:06 fdr_control  DEBUG    thresh 0.4509 | est fdr 0.4737 | true fdr 0.5789 | true power 0.5500
07-10 07:06 fdr_control  DEBUG    thresh 0.4472 | est fdr 0.4714 | true fdr 0.5810 | true power 0.5500
07-10 07:06 fdr_control  DEBUG    thresh 0.4448 | est fdr 0.4762 | true fdr 0.5810 | true power 0.5500
07-10 07:06 fdr_control  DEBUG    thresh 0.4446 | est fdr 0.4739 | true fdr 0.5782 | true power 0.5563
07-10 07:06 fdr_control  DEBUG    thresh 0.4423 | est fdr 0.4717 | true fdr 0.5802 | true power 0.5563
07-10 07:06 fdr_control  DEBUG    thresh 0.4409 | est fdr 0.4695 | true fdr 0.5822 | true power 0.5563
07-10 07:06 fdr_control  DEBUG    thresh 0.4382 | est fdr 0.4673 | true fdr 0.5841 | true power 0.5563
07-10 07:06 fdr_control  DEBUG    thresh 0.4372 | est fdr 0.4651 | true fdr 0.5860 | true power 0.5563
07-10 07:06 fdr_control  DEBUG    thresh 0.4370 | est fdr 0.4630 | true fdr 0.5833 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4369 | est fdr 0.4676 | true fdr 0.5833 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4357 | est fdr 0.4654 | true fdr 0.5853 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4347 | est fdr 0.4633 | true fdr 0.5872 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4342 | est fdr 0.4612 | true fdr 0.5890 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4337 | est fdr 0.4658 | true fdr 0.5890 | true power 0.5625
07-10 07:06 fdr_control  DEBUG    thresh 0.4321 | est fdr 0.4636 | true fdr 0.5864 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4262 | est fdr 0.4615 | true fdr 0.5882 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4255 | est fdr 0.4595 | true fdr 0.5901 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4247 | est fdr 0.4574 | true fdr 0.5919 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4231 | est fdr 0.4554 | true fdr 0.5938 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4227 | est fdr 0.4598 | true fdr 0.5938 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4202 | est fdr 0.4578 | true fdr 0.5956 | true power 0.5687
07-10 07:06 fdr_control  DEBUG    thresh 0.4198 | est fdr 0.4558 | true fdr 0.5929 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4190 | est fdr 0.4602 | true fdr 0.5929 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4188 | est fdr 0.4581 | true fdr 0.5947 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4159 | est fdr 0.4561 | true fdr 0.5965 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4134 | est fdr 0.4605 | true fdr 0.5965 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4109 | est fdr 0.4649 | true fdr 0.5965 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4072 | est fdr 0.4629 | true fdr 0.5983 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4072 | est fdr 0.4609 | true fdr 0.6000 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4040 | est fdr 0.4652 | true fdr 0.6000 | true power 0.5750
07-10 07:06 fdr_control  DEBUG    thresh 0.4030 | est fdr 0.4632 | true fdr 0.5974 | true power 0.5813
07-10 07:06 fdr_control  DEBUG    thresh 0.4027 | est fdr 0.4675 | true fdr 0.5974 | true power 0.5813
07-10 07:06 fdr_control  DEBUG    thresh 0.4020 | est fdr 0.4719 | true fdr 0.5974 | true power 0.5813
07-10 07:06 fdr_control  DEBUG    thresh 0.4012 | est fdr 0.4698 | true fdr 0.5948 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3991 | est fdr 0.4741 | true fdr 0.5948 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3987 | est fdr 0.4784 | true fdr 0.5948 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3945 | est fdr 0.4828 | true fdr 0.5948 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3938 | est fdr 0.4807 | true fdr 0.5966 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3934 | est fdr 0.4850 | true fdr 0.5966 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3933 | est fdr 0.4893 | true fdr 0.5966 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3931 | est fdr 0.4872 | true fdr 0.5983 | true power 0.5875
07-10 07:06 fdr_control  DEBUG    thresh 0.3921 | est fdr 0.4851 | true fdr 0.5957 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3916 | est fdr 0.4831 | true fdr 0.5975 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3910 | est fdr 0.4810 | true fdr 0.5992 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3905 | est fdr 0.4790 | true fdr 0.6008 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3868 | est fdr 0.4770 | true fdr 0.6025 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3858 | est fdr 0.4812 | true fdr 0.6025 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3824 | est fdr 0.4792 | true fdr 0.6042 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3822 | est fdr 0.4772 | true fdr 0.6058 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3819 | est fdr 0.4813 | true fdr 0.6058 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3804 | est fdr 0.4793 | true fdr 0.6074 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3787 | est fdr 0.4774 | true fdr 0.6091 | true power 0.5938
07-10 07:06 fdr_control  DEBUG    thresh 0.3771 | est fdr 0.4754 | true fdr 0.6066 | true power 0.6000
07-10 07:06 fdr_control  DEBUG    thresh 0.3756 | est fdr 0.4735 | true fdr 0.6082 | true power 0.6000
07-10 07:06 fdr_control  DEBUG    thresh 0.3732 | est fdr 0.4715 | true fdr 0.6098 | true power 0.6000
07-10 07:06 fdr_control  DEBUG    thresh 0.3710 | est fdr 0.4756 | true fdr 0.6098 | true power 0.6000
07-10 07:06 fdr_control  DEBUG    thresh 0.3697 | est fdr 0.4737 | true fdr 0.6113 | true power 0.6000
07-10 07:06 fdr_control  DEBUG    thresh 0.3695 | est fdr 0.4718 | true fdr 0.6089 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3694 | est fdr 0.4699 | true fdr 0.6104 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3693 | est fdr 0.4680 | true fdr 0.6120 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3659 | est fdr 0.4720 | true fdr 0.6120 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3658 | est fdr 0.4701 | true fdr 0.6135 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3654 | est fdr 0.4683 | true fdr 0.6151 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3632 | est fdr 0.4664 | true fdr 0.6166 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3623 | est fdr 0.4704 | true fdr 0.6166 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3623 | est fdr 0.4685 | true fdr 0.6181 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3611 | est fdr 0.4724 | true fdr 0.6181 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3610 | est fdr 0.4706 | true fdr 0.6196 | true power 0.6062
07-10 07:06 fdr_control  DEBUG    thresh 0.3594 | est fdr 0.4688 | true fdr 0.6172 | true power 0.6125
07-10 07:06 fdr_control  DEBUG    thresh 0.3577 | est fdr 0.4669 | true fdr 0.6187 | true power 0.6125
07-10 07:06 fdr_control  DEBUG    thresh 0.3569 | est fdr 0.4708 | true fdr 0.6187 | true power 0.6125
07-10 07:06 fdr_control  DEBUG    thresh 0.3560 | est fdr 0.4690 | true fdr 0.6202 | true power 0.6125
07-10 07:06 fdr_control  DEBUG    thresh 0.3558 | est fdr 0.4672 | true fdr 0.6216 | true power 0.6125
07-10 07:06 fdr_control  DEBUG    thresh 0.3553 | est fdr 0.4654 | true fdr 0.6192 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3534 | est fdr 0.4692 | true fdr 0.6192 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3534 | est fdr 0.4674 | true fdr 0.6207 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3532 | est fdr 0.4656 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3519 | est fdr 0.4695 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3501 | est fdr 0.4733 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3493 | est fdr 0.4771 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3482 | est fdr 0.4809 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3473 | est fdr 0.4847 | true fdr 0.6221 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3468 | est fdr 0.4829 | true fdr 0.6236 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3463 | est fdr 0.4867 | true fdr 0.6236 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3450 | est fdr 0.4905 | true fdr 0.6236 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3426 | est fdr 0.4943 | true fdr 0.6236 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3424 | est fdr 0.4981 | true fdr 0.6236 | true power 0.6188
07-10 07:06 fdr_control  DEBUG    thresh 0.3405 | est fdr 0.4962 | true fdr 0.6212 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3370 | est fdr 0.4943 | true fdr 0.6226 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3367 | est fdr 0.4981 | true fdr 0.6226 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3358 | est fdr 0.4962 | true fdr 0.6241 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3338 | est fdr 0.5000 | true fdr 0.6241 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3298 | est fdr 0.4981 | true fdr 0.6255 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3296 | est fdr 0.5019 | true fdr 0.6255 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3290 | est fdr 0.5056 | true fdr 0.6255 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3290 | est fdr 0.5037 | true fdr 0.6269 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3268 | est fdr 0.5019 | true fdr 0.6283 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3261 | est fdr 0.5000 | true fdr 0.6296 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3253 | est fdr 0.4982 | true fdr 0.6310 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3247 | est fdr 0.5018 | true fdr 0.6310 | true power 0.6250
07-10 07:06 fdr_control  DEBUG    thresh 0.3246 | est fdr 0.5000 | true fdr 0.6287 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3243 | est fdr 0.5037 | true fdr 0.6287 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3242 | est fdr 0.5074 | true fdr 0.6287 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3230 | est fdr 0.5110 | true fdr 0.6287 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3218 | est fdr 0.5147 | true fdr 0.6287 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3201 | est fdr 0.5128 | true fdr 0.6300 | true power 0.6312
07-10 07:06 fdr_control  DEBUG    thresh 0.3198 | est fdr 0.5109 | true fdr 0.6277 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3194 | est fdr 0.5091 | true fdr 0.6291 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3192 | est fdr 0.5127 | true fdr 0.6291 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3185 | est fdr 0.5109 | true fdr 0.6304 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3171 | est fdr 0.5145 | true fdr 0.6304 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3147 | est fdr 0.5126 | true fdr 0.6318 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3140 | est fdr 0.5162 | true fdr 0.6318 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3121 | est fdr 0.5144 | true fdr 0.6331 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3114 | est fdr 0.5180 | true fdr 0.6331 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3111 | est fdr 0.5161 | true fdr 0.6344 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3092 | est fdr 0.5197 | true fdr 0.6344 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3086 | est fdr 0.5233 | true fdr 0.6344 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3077 | est fdr 0.5214 | true fdr 0.6357 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3064 | est fdr 0.5250 | true fdr 0.6357 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3033 | est fdr 0.5231 | true fdr 0.6370 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3028 | est fdr 0.5267 | true fdr 0.6370 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.3019 | est fdr 0.5302 | true fdr 0.6370 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.5284 | true fdr 0.6383 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.2988 | est fdr 0.5319 | true fdr 0.6383 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.2957 | est fdr 0.5355 | true fdr 0.6383 | true power 0.6375
07-10 07:06 fdr_control  DEBUG    thresh 0.2950 | est fdr 0.5336 | true fdr 0.6360 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2948 | est fdr 0.5317 | true fdr 0.6373 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2923 | est fdr 0.5352 | true fdr 0.6373 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2920 | est fdr 0.5333 | true fdr 0.6386 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2916 | est fdr 0.5368 | true fdr 0.6386 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2906 | est fdr 0.5350 | true fdr 0.6399 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2894 | est fdr 0.5331 | true fdr 0.6411 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2877 | est fdr 0.5366 | true fdr 0.6411 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2843 | est fdr 0.5347 | true fdr 0.6424 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2832 | est fdr 0.5382 | true fdr 0.6424 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2801 | est fdr 0.5417 | true fdr 0.6424 | true power 0.6438
07-10 07:06 fdr_control  DEBUG    thresh 0.2790 | est fdr 0.5398 | true fdr 0.6401 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2781 | est fdr 0.5379 | true fdr 0.6414 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2778 | est fdr 0.5414 | true fdr 0.6414 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2770 | est fdr 0.5448 | true fdr 0.6414 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2765 | est fdr 0.5430 | true fdr 0.6426 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2762 | est fdr 0.5411 | true fdr 0.6438 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2756 | est fdr 0.5392 | true fdr 0.6451 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2753 | est fdr 0.5427 | true fdr 0.6451 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2748 | est fdr 0.5408 | true fdr 0.6463 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2735 | est fdr 0.5442 | true fdr 0.6463 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2734 | est fdr 0.5424 | true fdr 0.6475 | true power 0.6500
07-10 07:06 fdr_control  DEBUG    thresh 0.2733 | est fdr 0.5405 | true fdr 0.6453 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2702 | est fdr 0.5439 | true fdr 0.6453 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2701 | est fdr 0.5421 | true fdr 0.6465 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2698 | est fdr 0.5403 | true fdr 0.6477 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2698 | est fdr 0.5436 | true fdr 0.6477 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2691 | est fdr 0.5470 | true fdr 0.6477 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2659 | est fdr 0.5503 | true fdr 0.6477 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2646 | est fdr 0.5485 | true fdr 0.6488 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2642 | est fdr 0.5467 | true fdr 0.6500 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2617 | est fdr 0.5449 | true fdr 0.6512 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2611 | est fdr 0.5482 | true fdr 0.6512 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2606 | est fdr 0.5515 | true fdr 0.6512 | true power 0.6562
07-10 07:06 fdr_control  DEBUG    thresh 0.2600 | est fdr 0.5497 | true fdr 0.6490 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2571 | est fdr 0.5479 | true fdr 0.6502 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2569 | est fdr 0.5512 | true fdr 0.6502 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2565 | est fdr 0.5493 | true fdr 0.6513 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2559 | est fdr 0.5526 | true fdr 0.6513 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2556 | est fdr 0.5559 | true fdr 0.6513 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2535 | est fdr 0.5541 | true fdr 0.6525 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2516 | est fdr 0.5574 | true fdr 0.6525 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2498 | est fdr 0.5556 | true fdr 0.6536 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2481 | est fdr 0.5588 | true fdr 0.6536 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2473 | est fdr 0.5621 | true fdr 0.6536 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2471 | est fdr 0.5654 | true fdr 0.6536 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2465 | est fdr 0.5635 | true fdr 0.6547 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2449 | est fdr 0.5617 | true fdr 0.6558 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2449 | est fdr 0.5599 | true fdr 0.6570 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2433 | est fdr 0.5631 | true fdr 0.6570 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2429 | est fdr 0.5663 | true fdr 0.6570 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2419 | est fdr 0.5645 | true fdr 0.6581 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2418 | est fdr 0.5627 | true fdr 0.6592 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2410 | est fdr 0.5659 | true fdr 0.6592 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2406 | est fdr 0.5641 | true fdr 0.6603 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2398 | est fdr 0.5673 | true fdr 0.6603 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2398 | est fdr 0.5705 | true fdr 0.6603 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2395 | est fdr 0.5687 | true fdr 0.6613 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2393 | est fdr 0.5669 | true fdr 0.6624 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2390 | est fdr 0.5651 | true fdr 0.6635 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2382 | est fdr 0.5683 | true fdr 0.6635 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2381 | est fdr 0.5665 | true fdr 0.6646 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2378 | est fdr 0.5696 | true fdr 0.6646 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2375 | est fdr 0.5728 | true fdr 0.6646 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2374 | est fdr 0.5759 | true fdr 0.6646 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2360 | est fdr 0.5741 | true fdr 0.6656 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2353 | est fdr 0.5723 | true fdr 0.6667 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2345 | est fdr 0.5755 | true fdr 0.6667 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2342 | est fdr 0.5737 | true fdr 0.6677 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2339 | est fdr 0.5768 | true fdr 0.6677 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2336 | est fdr 0.5799 | true fdr 0.6677 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2328 | est fdr 0.5831 | true fdr 0.6677 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2326 | est fdr 0.5813 | true fdr 0.6687 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2325 | est fdr 0.5844 | true fdr 0.6687 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2322 | est fdr 0.5875 | true fdr 0.6687 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2310 | est fdr 0.5906 | true fdr 0.6687 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2295 | est fdr 0.5888 | true fdr 0.6698 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2289 | est fdr 0.5870 | true fdr 0.6708 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2281 | est fdr 0.5851 | true fdr 0.6718 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2275 | est fdr 0.5882 | true fdr 0.6718 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2272 | est fdr 0.5864 | true fdr 0.6728 | true power 0.6625
07-10 07:06 fdr_control  DEBUG    thresh 0.2271 | est fdr 0.5846 | true fdr 0.6708 | true power 0.6687
07-10 07:06 fdr_control  DEBUG    thresh 0.2244 | est fdr 0.5828 | true fdr 0.6718 | true power 0.6687
07-10 07:06 fdr_control  DEBUG    thresh 0.2236 | est fdr 0.5859 | true fdr 0.6718 | true power 0.6687
07-10 07:06 fdr_control  DEBUG    thresh 0.2216 | est fdr 0.5841 | true fdr 0.6728 | true power 0.6687
07-10 07:06 fdr_control  DEBUG    thresh 0.2206 | est fdr 0.5823 | true fdr 0.6707 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2205 | est fdr 0.5854 | true fdr 0.6707 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2190 | est fdr 0.5836 | true fdr 0.6717 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2189 | est fdr 0.5866 | true fdr 0.6717 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2181 | est fdr 0.5897 | true fdr 0.6717 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2181 | est fdr 0.5879 | true fdr 0.6727 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2178 | est fdr 0.5909 | true fdr 0.6727 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2170 | est fdr 0.5939 | true fdr 0.6727 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2168 | est fdr 0.5921 | true fdr 0.6737 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2166 | est fdr 0.5952 | true fdr 0.6737 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2164 | est fdr 0.5934 | true fdr 0.6747 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2159 | est fdr 0.5964 | true fdr 0.6747 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2157 | est fdr 0.5994 | true fdr 0.6747 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2153 | est fdr 0.5976 | true fdr 0.6757 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2147 | est fdr 0.6006 | true fdr 0.6757 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2138 | est fdr 0.6036 | true fdr 0.6757 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2138 | est fdr 0.6066 | true fdr 0.6757 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2133 | est fdr 0.6048 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2128 | est fdr 0.6078 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2093 | est fdr 0.6108 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2092 | est fdr 0.6138 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2087 | est fdr 0.6168 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2079 | est fdr 0.6198 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2067 | est fdr 0.6228 | true fdr 0.6766 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2042 | est fdr 0.6209 | true fdr 0.6776 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2031 | est fdr 0.6239 | true fdr 0.6776 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2029 | est fdr 0.6269 | true fdr 0.6776 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2022 | est fdr 0.6299 | true fdr 0.6776 | true power 0.6750
07-10 07:06 fdr_control  DEBUG    thresh 0.2017 | est fdr 0.6280 | true fdr 0.6756 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.2012 | est fdr 0.6310 | true fdr 0.6756 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.2008 | est fdr 0.6339 | true fdr 0.6756 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.2007 | est fdr 0.6320 | true fdr 0.6766 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1991 | est fdr 0.6350 | true fdr 0.6766 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1989 | est fdr 0.6380 | true fdr 0.6766 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1977 | est fdr 0.6409 | true fdr 0.6766 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1973 | est fdr 0.6391 | true fdr 0.6775 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1971 | est fdr 0.6420 | true fdr 0.6775 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1961 | est fdr 0.6401 | true fdr 0.6785 | true power 0.6813
07-10 07:06 fdr_control  DEBUG    thresh 0.1958 | est fdr 0.6431 | true fdr 0.6785 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1954 | est fdr 0.6412 | true fdr 0.6794 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1920 | est fdr 0.6441 | true fdr 0.6794 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1916 | est fdr 0.6422 | true fdr 0.6804 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1907 | est fdr 0.6404 | true fdr 0.6813 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1900 | est fdr 0.6385 | true fdr 0.6822 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1898 | est fdr 0.6366 | true fdr 0.6831 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.6395 | true fdr 0.6831 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1882 | est fdr 0.6377 | true fdr 0.6841 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1865 | est fdr 0.6406 | true fdr 0.6841 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1864 | est fdr 0.6387 | true fdr 0.6850 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1863 | est fdr 0.6369 | true fdr 0.6859 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1850 | est fdr 0.6398 | true fdr 0.6859 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1845 | est fdr 0.6379 | true fdr 0.6868 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1835 | est fdr 0.6361 | true fdr 0.6877 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1819 | est fdr 0.6343 | true fdr 0.6886 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1819 | est fdr 0.6371 | true fdr 0.6886 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1807 | est fdr 0.6400 | true fdr 0.6886 | true power 0.6813
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1806 | est fdr 0.6382 | true fdr 0.6866 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1800 | est fdr 0.6364 | true fdr 0.6875 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1795 | est fdr 0.6346 | true fdr 0.6884 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1780 | est fdr 0.6374 | true fdr 0.6884 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1776 | est fdr 0.6356 | true fdr 0.6893 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1759 | est fdr 0.6384 | true fdr 0.6893 | true power 0.6875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1750 | est fdr 0.6366 | true fdr 0.6873 | true power 0.6937
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1742 | est fdr 0.6394 | true fdr 0.6873 | true power 0.6937
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1741 | est fdr 0.6423 | true fdr 0.6873 | true power 0.6937
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1735 | est fdr 0.6404 | true fdr 0.6854 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1735 | est fdr 0.6433 | true fdr 0.6854 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1733 | est fdr 0.6415 | true fdr 0.6863 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1732 | est fdr 0.6397 | true fdr 0.6872 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1732 | est fdr 0.6425 | true fdr 0.6872 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1732 | est fdr 0.6407 | true fdr 0.6880 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1729 | est fdr 0.6435 | true fdr 0.6880 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1728 | est fdr 0.6417 | true fdr 0.6889 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1727 | est fdr 0.6399 | true fdr 0.6898 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1724 | est fdr 0.6381 | true fdr 0.6906 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1723 | est fdr 0.6409 | true fdr 0.6906 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1721 | est fdr 0.6436 | true fdr 0.6906 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1719 | est fdr 0.6464 | true fdr 0.6906 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1717 | est fdr 0.6446 | true fdr 0.6915 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1714 | est fdr 0.6474 | true fdr 0.6915 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1709 | est fdr 0.6501 | true fdr 0.6915 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1708 | est fdr 0.6484 | true fdr 0.6923 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1706 | est fdr 0.6466 | true fdr 0.6932 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1692 | est fdr 0.6448 | true fdr 0.6940 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1692 | est fdr 0.6475 | true fdr 0.6940 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1691 | est fdr 0.6503 | true fdr 0.6940 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1687 | est fdr 0.6530 | true fdr 0.6940 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1666 | est fdr 0.6512 | true fdr 0.6948 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1665 | est fdr 0.6495 | true fdr 0.6957 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1663 | est fdr 0.6477 | true fdr 0.6965 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1656 | est fdr 0.6459 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1652 | est fdr 0.6486 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1649 | est fdr 0.6514 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1645 | est fdr 0.6541 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1639 | est fdr 0.6568 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1639 | est fdr 0.6595 | true fdr 0.6973 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1637 | est fdr 0.6577 | true fdr 0.6981 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.6559 | true fdr 0.6989 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1634 | est fdr 0.6542 | true fdr 0.6997 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1633 | est fdr 0.6524 | true fdr 0.7005 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1625 | est fdr 0.6551 | true fdr 0.7005 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1619 | est fdr 0.6578 | true fdr 0.7005 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1613 | est fdr 0.6560 | true fdr 0.7013 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1610 | est fdr 0.6587 | true fdr 0.7013 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1610 | est fdr 0.6613 | true fdr 0.7013 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1605 | est fdr 0.6596 | true fdr 0.7021 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1600 | est fdr 0.6578 | true fdr 0.7029 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1592 | est fdr 0.6605 | true fdr 0.7029 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1589 | est fdr 0.6631 | true fdr 0.7029 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1585 | est fdr 0.6614 | true fdr 0.7037 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1584 | est fdr 0.6596 | true fdr 0.7045 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1582 | est fdr 0.6579 | true fdr 0.7053 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1575 | est fdr 0.6562 | true fdr 0.7060 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1573 | est fdr 0.6545 | true fdr 0.7068 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.6527 | true fdr 0.7076 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1564 | est fdr 0.6554 | true fdr 0.7076 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1562 | est fdr 0.6536 | true fdr 0.7083 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1551 | est fdr 0.6519 | true fdr 0.7091 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1544 | est fdr 0.6503 | true fdr 0.7098 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1535 | est fdr 0.6528 | true fdr 0.7098 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1527 | est fdr 0.6554 | true fdr 0.7098 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1518 | est fdr 0.6537 | true fdr 0.7106 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1508 | est fdr 0.6521 | true fdr 0.7113 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1495 | est fdr 0.6546 | true fdr 0.7113 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1494 | est fdr 0.6530 | true fdr 0.7121 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1493 | est fdr 0.6555 | true fdr 0.7121 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1489 | est fdr 0.6538 | true fdr 0.7128 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1489 | est fdr 0.6522 | true fdr 0.7136 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1484 | est fdr 0.6547 | true fdr 0.7136 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1484 | est fdr 0.6573 | true fdr 0.7136 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1472 | est fdr 0.6556 | true fdr 0.7143 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1471 | est fdr 0.6539 | true fdr 0.7150 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1469 | est fdr 0.6565 | true fdr 0.7150 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1465 | est fdr 0.6548 | true fdr 0.7157 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1459 | est fdr 0.6532 | true fdr 0.7165 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1455 | est fdr 0.6557 | true fdr 0.7165 | true power 0.7000
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1451 | est fdr 0.6540 | true fdr 0.7146 | true power 0.7063
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1450 | est fdr 0.6566 | true fdr 0.7146 | true power 0.7063
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1446 | est fdr 0.6591 | true fdr 0.7146 | true power 0.7063
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.6574 | true fdr 0.7128 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1441 | est fdr 0.6558 | true fdr 0.7136 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1440 | est fdr 0.6583 | true fdr 0.7136 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1434 | est fdr 0.6566 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1433 | est fdr 0.6591 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1432 | est fdr 0.6617 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1431 | est fdr 0.6642 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1422 | est fdr 0.6667 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1421 | est fdr 0.6692 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1419 | est fdr 0.6717 | true fdr 0.7143 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1419 | est fdr 0.6700 | true fdr 0.7150 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1414 | est fdr 0.6683 | true fdr 0.7157 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1407 | est fdr 0.6667 | true fdr 0.7164 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1406 | est fdr 0.6650 | true fdr 0.7171 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1406 | est fdr 0.6675 | true fdr 0.7171 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1398 | est fdr 0.6658 | true fdr 0.7178 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1395 | est fdr 0.6642 | true fdr 0.7185 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1391 | est fdr 0.6626 | true fdr 0.7192 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1391 | est fdr 0.6609 | true fdr 0.7199 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1388 | est fdr 0.6634 | true fdr 0.7199 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.6618 | true fdr 0.7206 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.6601 | true fdr 0.7213 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1384 | est fdr 0.6626 | true fdr 0.7213 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1384 | est fdr 0.6610 | true fdr 0.7220 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1379 | est fdr 0.6594 | true fdr 0.7226 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1371 | est fdr 0.6578 | true fdr 0.7233 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1364 | est fdr 0.6562 | true fdr 0.7240 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1364 | est fdr 0.6586 | true fdr 0.7240 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1362 | est fdr 0.6570 | true fdr 0.7246 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1351 | est fdr 0.6594 | true fdr 0.7246 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1348 | est fdr 0.6618 | true fdr 0.7246 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1347 | est fdr 0.6602 | true fdr 0.7253 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1344 | est fdr 0.6587 | true fdr 0.7260 | true power 0.7125
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1336 | est fdr 0.6571 | true fdr 0.7242 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1329 | est fdr 0.6555 | true fdr 0.7249 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1322 | est fdr 0.6579 | true fdr 0.7249 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1319 | est fdr 0.6563 | true fdr 0.7255 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1305 | est fdr 0.6548 | true fdr 0.7262 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1302 | est fdr 0.6532 | true fdr 0.7268 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1300 | est fdr 0.6556 | true fdr 0.7268 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1299 | est fdr 0.6580 | true fdr 0.7268 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1295 | est fdr 0.6564 | true fdr 0.7275 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1284 | est fdr 0.6588 | true fdr 0.7275 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1284 | est fdr 0.6572 | true fdr 0.7281 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1281 | est fdr 0.6557 | true fdr 0.7288 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1279 | est fdr 0.6541 | true fdr 0.7294 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1277 | est fdr 0.6526 | true fdr 0.7300 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1272 | est fdr 0.6549 | true fdr 0.7300 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1265 | est fdr 0.6573 | true fdr 0.7300 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1265 | est fdr 0.6557 | true fdr 0.7307 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1256 | est fdr 0.6581 | true fdr 0.7307 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1251 | est fdr 0.6565 | true fdr 0.7313 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1247 | est fdr 0.6550 | true fdr 0.7319 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1245 | est fdr 0.6573 | true fdr 0.7319 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1242 | est fdr 0.6597 | true fdr 0.7319 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1231 | est fdr 0.6581 | true fdr 0.7326 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1227 | est fdr 0.6566 | true fdr 0.7332 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1225 | est fdr 0.6551 | true fdr 0.7338 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1212 | est fdr 0.6574 | true fdr 0.7338 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1211 | est fdr 0.6559 | true fdr 0.7344 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1210 | est fdr 0.6582 | true fdr 0.7344 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1209 | est fdr 0.6567 | true fdr 0.7350 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1207 | est fdr 0.6552 | true fdr 0.7356 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1207 | est fdr 0.6537 | true fdr 0.7362 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1205 | est fdr 0.6522 | true fdr 0.7368 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1204 | est fdr 0.6507 | true fdr 0.7374 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1197 | est fdr 0.6492 | true fdr 0.7380 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1194 | est fdr 0.6515 | true fdr 0.7380 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1185 | est fdr 0.6500 | true fdr 0.7386 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1182 | est fdr 0.6485 | true fdr 0.7392 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.6508 | true fdr 0.7392 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.6493 | true fdr 0.7398 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1179 | est fdr 0.6516 | true fdr 0.7398 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1175 | est fdr 0.6501 | true fdr 0.7404 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.6524 | true fdr 0.7404 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.6509 | true fdr 0.7410 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1163 | est fdr 0.6494 | true fdr 0.7416 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.6480 | true fdr 0.7422 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1155 | est fdr 0.6502 | true fdr 0.7422 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1154 | est fdr 0.6488 | true fdr 0.7427 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1152 | est fdr 0.6510 | true fdr 0.7427 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1151 | est fdr 0.6532 | true fdr 0.7427 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1144 | est fdr 0.6555 | true fdr 0.7427 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1143 | est fdr 0.6577 | true fdr 0.7427 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1134 | est fdr 0.6562 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1133 | est fdr 0.6585 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1132 | est fdr 0.6607 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1130 | est fdr 0.6629 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1119 | est fdr 0.6652 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1118 | est fdr 0.6674 | true fdr 0.7433 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1113 | est fdr 0.6659 | true fdr 0.7439 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1110 | est fdr 0.6644 | true fdr 0.7444 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1108 | est fdr 0.6667 | true fdr 0.7444 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1102 | est fdr 0.6652 | true fdr 0.7450 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.6674 | true fdr 0.7450 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1100 | est fdr 0.6659 | true fdr 0.7456 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1097 | est fdr 0.6681 | true fdr 0.7456 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1095 | est fdr 0.6667 | true fdr 0.7461 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1093 | est fdr 0.6689 | true fdr 0.7461 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1089 | est fdr 0.6674 | true fdr 0.7467 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1088 | est fdr 0.6696 | true fdr 0.7467 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1087 | est fdr 0.6718 | true fdr 0.7467 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1086 | est fdr 0.6703 | true fdr 0.7473 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1085 | est fdr 0.6725 | true fdr 0.7473 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1078 | est fdr 0.6747 | true fdr 0.7473 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1072 | est fdr 0.6769 | true fdr 0.7473 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1072 | est fdr 0.6791 | true fdr 0.7473 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1061 | est fdr 0.6776 | true fdr 0.7478 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1060 | est fdr 0.6798 | true fdr 0.7478 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1059 | est fdr 0.6783 | true fdr 0.7484 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1058 | est fdr 0.6769 | true fdr 0.7489 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1057 | est fdr 0.6754 | true fdr 0.7495 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1056 | est fdr 0.6739 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1053 | est fdr 0.6761 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1053 | est fdr 0.6783 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1051 | est fdr 0.6804 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1050 | est fdr 0.6826 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1048 | est fdr 0.6848 | true fdr 0.7500 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1045 | est fdr 0.6833 | true fdr 0.7505 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1042 | est fdr 0.6818 | true fdr 0.7511 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1040 | est fdr 0.6803 | true fdr 0.7516 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1039 | est fdr 0.6825 | true fdr 0.7516 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1039 | est fdr 0.6847 | true fdr 0.7516 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1034 | est fdr 0.6868 | true fdr 0.7516 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1032 | est fdr 0.6853 | true fdr 0.7522 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1028 | est fdr 0.6839 | true fdr 0.7527 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1024 | est fdr 0.6860 | true fdr 0.7527 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1022 | est fdr 0.6845 | true fdr 0.7532 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1017 | est fdr 0.6867 | true fdr 0.7532 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1011 | est fdr 0.6888 | true fdr 0.7532 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1009 | est fdr 0.6874 | true fdr 0.7537 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1005 | est fdr 0.6895 | true fdr 0.7537 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1001 | est fdr 0.6916 | true fdr 0.7537 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.1000 | est fdr 0.6902 | true fdr 0.7543 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0997 | est fdr 0.6887 | true fdr 0.7548 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0993 | est fdr 0.6908 | true fdr 0.7548 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0992 | est fdr 0.6930 | true fdr 0.7548 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0989 | est fdr 0.6951 | true fdr 0.7548 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0984 | est fdr 0.6936 | true fdr 0.7553 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0983 | est fdr 0.6921 | true fdr 0.7558 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0982 | est fdr 0.6943 | true fdr 0.7558 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0974 | est fdr 0.6928 | true fdr 0.7564 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0968 | est fdr 0.6913 | true fdr 0.7569 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0966 | est fdr 0.6899 | true fdr 0.7574 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0958 | est fdr 0.6920 | true fdr 0.7574 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0955 | est fdr 0.6905 | true fdr 0.7579 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0954 | est fdr 0.6891 | true fdr 0.7584 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0951 | est fdr 0.6912 | true fdr 0.7584 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0951 | est fdr 0.6933 | true fdr 0.7584 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0948 | est fdr 0.6954 | true fdr 0.7584 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0945 | est fdr 0.6975 | true fdr 0.7584 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.6960 | true fdr 0.7589 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.6946 | true fdr 0.7594 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0935 | est fdr 0.6931 | true fdr 0.7599 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0934 | est fdr 0.6952 | true fdr 0.7599 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0929 | est fdr 0.6937 | true fdr 0.7604 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0928 | est fdr 0.6923 | true fdr 0.7609 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0928 | est fdr 0.6944 | true fdr 0.7609 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0928 | est fdr 0.6965 | true fdr 0.7609 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.6950 | true fdr 0.7614 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0915 | est fdr 0.6936 | true fdr 0.7619 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0914 | est fdr 0.6921 | true fdr 0.7624 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0912 | est fdr 0.6942 | true fdr 0.7624 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0911 | est fdr 0.6963 | true fdr 0.7624 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0910 | est fdr 0.6948 | true fdr 0.7629 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0910 | est fdr 0.6934 | true fdr 0.7634 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0907 | est fdr 0.6955 | true fdr 0.7634 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0906 | est fdr 0.6940 | true fdr 0.7639 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0905 | est fdr 0.6926 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0902 | est fdr 0.6947 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0898 | est fdr 0.6967 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0895 | est fdr 0.6988 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0892 | est fdr 0.7008 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0890 | est fdr 0.7029 | true fdr 0.7643 | true power 0.7188
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0886 | est fdr 0.7014 | true fdr 0.7628 | true power 0.7250
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0882 | est fdr 0.7035 | true fdr 0.7628 | true power 0.7250
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0882 | est fdr 0.7055 | true fdr 0.7628 | true power 0.7250
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0881 | est fdr 0.7041 | true fdr 0.7612 | true power 0.7312
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0880 | est fdr 0.7061 | true fdr 0.7612 | true power 0.7312
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0879 | est fdr 0.7047 | true fdr 0.7597 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0878 | est fdr 0.7067 | true fdr 0.7597 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0876 | est fdr 0.7088 | true fdr 0.7597 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7108 | true fdr 0.7597 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.7128 | true fdr 0.7597 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0869 | est fdr 0.7114 | true fdr 0.7602 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.7099 | true fdr 0.7606 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0865 | est fdr 0.7120 | true fdr 0.7606 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0863 | est fdr 0.7105 | true fdr 0.7611 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0860 | est fdr 0.7091 | true fdr 0.7616 | true power 0.7375
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0859 | est fdr 0.7077 | true fdr 0.7601 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0858 | est fdr 0.7097 | true fdr 0.7601 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.7117 | true fdr 0.7601 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0847 | est fdr 0.7137 | true fdr 0.7601 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0844 | est fdr 0.7157 | true fdr 0.7601 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0836 | est fdr 0.7143 | true fdr 0.7606 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.7163 | true fdr 0.7606 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0820 | est fdr 0.7183 | true fdr 0.7606 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0819 | est fdr 0.7169 | true fdr 0.7610 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0815 | est fdr 0.7154 | true fdr 0.7615 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0814 | est fdr 0.7140 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0812 | est fdr 0.7160 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0811 | est fdr 0.7180 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0810 | est fdr 0.7200 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0807 | est fdr 0.7220 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0807 | est fdr 0.7240 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0806 | est fdr 0.7260 | true fdr 0.7620 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0803 | est fdr 0.7246 | true fdr 0.7625 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0801 | est fdr 0.7265 | true fdr 0.7625 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0801 | est fdr 0.7285 | true fdr 0.7625 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0795 | est fdr 0.7271 | true fdr 0.7629 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0791 | est fdr 0.7291 | true fdr 0.7629 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0787 | est fdr 0.7311 | true fdr 0.7629 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0787 | est fdr 0.7296 | true fdr 0.7634 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0786 | est fdr 0.7282 | true fdr 0.7639 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0786 | est fdr 0.7267 | true fdr 0.7644 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.7287 | true fdr 0.7644 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.7273 | true fdr 0.7648 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0778 | est fdr 0.7258 | true fdr 0.7653 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0775 | est fdr 0.7278 | true fdr 0.7653 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0770 | est fdr 0.7298 | true fdr 0.7653 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0768 | est fdr 0.7283 | true fdr 0.7657 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0765 | est fdr 0.7269 | true fdr 0.7662 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0764 | est fdr 0.7255 | true fdr 0.7667 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0764 | est fdr 0.7275 | true fdr 0.7667 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0762 | est fdr 0.7260 | true fdr 0.7671 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0762 | est fdr 0.7280 | true fdr 0.7671 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0759 | est fdr 0.7299 | true fdr 0.7671 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0758 | est fdr 0.7285 | true fdr 0.7676 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0758 | est fdr 0.7271 | true fdr 0.7680 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.7257 | true fdr 0.7685 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0752 | est fdr 0.7276 | true fdr 0.7685 | true power 0.7438
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0749 | est fdr 0.7262 | true fdr 0.7670 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0747 | est fdr 0.7248 | true fdr 0.7674 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0746 | est fdr 0.7234 | true fdr 0.7679 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0744 | est fdr 0.7253 | true fdr 0.7679 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0740 | est fdr 0.7273 | true fdr 0.7679 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0737 | est fdr 0.7259 | true fdr 0.7683 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0737 | est fdr 0.7245 | true fdr 0.7688 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0734 | est fdr 0.7231 | true fdr 0.7692 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0734 | est fdr 0.7217 | true fdr 0.7697 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0730 | est fdr 0.7203 | true fdr 0.7701 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0730 | est fdr 0.7222 | true fdr 0.7701 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0728 | est fdr 0.7208 | true fdr 0.7706 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0727 | est fdr 0.7228 | true fdr 0.7706 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0723 | est fdr 0.7247 | true fdr 0.7706 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0716 | est fdr 0.7266 | true fdr 0.7706 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0715 | est fdr 0.7252 | true fdr 0.7710 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0709 | est fdr 0.7271 | true fdr 0.7710 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0708 | est fdr 0.7257 | true fdr 0.7714 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0706 | est fdr 0.7243 | true fdr 0.7719 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0704 | est fdr 0.7230 | true fdr 0.7723 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0703 | est fdr 0.7216 | true fdr 0.7727 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0697 | est fdr 0.7235 | true fdr 0.7727 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0695 | est fdr 0.7254 | true fdr 0.7727 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0693 | est fdr 0.7273 | true fdr 0.7727 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0693 | est fdr 0.7259 | true fdr 0.7732 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0692 | est fdr 0.7278 | true fdr 0.7732 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0692 | est fdr 0.7264 | true fdr 0.7736 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0691 | est fdr 0.7283 | true fdr 0.7736 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0688 | est fdr 0.7269 | true fdr 0.7740 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0686 | est fdr 0.7288 | true fdr 0.7740 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0686 | est fdr 0.7274 | true fdr 0.7744 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0683 | est fdr 0.7261 | true fdr 0.7749 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0675 | est fdr 0.7280 | true fdr 0.7749 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0672 | est fdr 0.7266 | true fdr 0.7753 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0672 | est fdr 0.7285 | true fdr 0.7753 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0671 | est fdr 0.7303 | true fdr 0.7753 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0670 | est fdr 0.7290 | true fdr 0.7757 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0659 | est fdr 0.7276 | true fdr 0.7761 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0658 | est fdr 0.7263 | true fdr 0.7765 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0658 | est fdr 0.7249 | true fdr 0.7770 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0657 | est fdr 0.7268 | true fdr 0.7770 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0656 | est fdr 0.7254 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0655 | est fdr 0.7273 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0655 | est fdr 0.7291 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0654 | est fdr 0.7310 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0652 | est fdr 0.7328 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0652 | est fdr 0.7347 | true fdr 0.7774 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0651 | est fdr 0.7333 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0647 | est fdr 0.7352 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0639 | est fdr 0.7370 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0638 | est fdr 0.7389 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.7407 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.7426 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0635 | est fdr 0.7444 | true fdr 0.7778 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0633 | est fdr 0.7431 | true fdr 0.7782 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0632 | est fdr 0.7417 | true fdr 0.7786 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0622 | est fdr 0.7435 | true fdr 0.7786 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0621 | est fdr 0.7422 | true fdr 0.7790 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0620 | est fdr 0.7440 | true fdr 0.7790 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.7426 | true fdr 0.7794 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0618 | est fdr 0.7413 | true fdr 0.7798 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0613 | est fdr 0.7431 | true fdr 0.7798 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0611 | est fdr 0.7450 | true fdr 0.7798 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.7436 | true fdr 0.7802 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.7422 | true fdr 0.7806 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0605 | est fdr 0.7441 | true fdr 0.7806 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0599 | est fdr 0.7459 | true fdr 0.7806 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0596 | est fdr 0.7477 | true fdr 0.7806 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0591 | est fdr 0.7464 | true fdr 0.7810 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.7482 | true fdr 0.7810 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0590 | est fdr 0.7468 | true fdr 0.7814 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0587 | est fdr 0.7486 | true fdr 0.7814 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0586 | est fdr 0.7473 | true fdr 0.7818 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0585 | est fdr 0.7459 | true fdr 0.7822 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.7446 | true fdr 0.7826 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.7464 | true fdr 0.7826 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0583 | est fdr 0.7450 | true fdr 0.7830 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0582 | est fdr 0.7437 | true fdr 0.7834 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0581 | est fdr 0.7455 | true fdr 0.7834 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0573 | est fdr 0.7473 | true fdr 0.7834 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0573 | est fdr 0.7459 | true fdr 0.7838 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0571 | est fdr 0.7477 | true fdr 0.7838 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.7495 | true fdr 0.7838 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0567 | est fdr 0.7514 | true fdr 0.7838 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0566 | est fdr 0.7500 | true fdr 0.7842 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.7487 | true fdr 0.7846 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0563 | est fdr 0.7473 | true fdr 0.7849 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0561 | est fdr 0.7460 | true fdr 0.7853 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0560 | est fdr 0.7478 | true fdr 0.7853 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.7464 | true fdr 0.7857 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.7482 | true fdr 0.7857 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0556 | est fdr 0.7500 | true fdr 0.7857 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0554 | est fdr 0.7518 | true fdr 0.7857 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0554 | est fdr 0.7504 | true fdr 0.7861 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0553 | est fdr 0.7491 | true fdr 0.7865 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0551 | est fdr 0.7478 | true fdr 0.7869 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0549 | est fdr 0.7496 | true fdr 0.7869 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0546 | est fdr 0.7482 | true fdr 0.7872 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0546 | est fdr 0.7500 | true fdr 0.7872 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0544 | est fdr 0.7518 | true fdr 0.7872 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0538 | est fdr 0.7504 | true fdr 0.7876 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.7522 | true fdr 0.7876 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.7509 | true fdr 0.7880 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.7496 | true fdr 0.7884 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.7482 | true fdr 0.7887 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0530 | est fdr 0.7500 | true fdr 0.7887 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0530 | est fdr 0.7518 | true fdr 0.7887 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0521 | est fdr 0.7504 | true fdr 0.7891 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0521 | est fdr 0.7522 | true fdr 0.7891 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0520 | est fdr 0.7540 | true fdr 0.7891 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.7526 | true fdr 0.7895 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0511 | est fdr 0.7513 | true fdr 0.7898 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0511 | est fdr 0.7500 | true fdr 0.7902 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0507 | est fdr 0.7487 | true fdr 0.7906 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0506 | est fdr 0.7474 | true fdr 0.7909 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0504 | est fdr 0.7491 | true fdr 0.7909 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0504 | est fdr 0.7509 | true fdr 0.7909 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0503 | est fdr 0.7526 | true fdr 0.7909 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0502 | est fdr 0.7544 | true fdr 0.7909 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0502 | est fdr 0.7530 | true fdr 0.7913 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0502 | est fdr 0.7548 | true fdr 0.7913 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0500 | est fdr 0.7535 | true fdr 0.7917 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.7552 | true fdr 0.7917 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.7539 | true fdr 0.7920 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.7556 | true fdr 0.7920 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.7574 | true fdr 0.7920 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0495 | est fdr 0.7561 | true fdr 0.7924 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0494 | est fdr 0.7547 | true fdr 0.7927 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0493 | est fdr 0.7565 | true fdr 0.7927 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0493 | est fdr 0.7552 | true fdr 0.7931 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0493 | est fdr 0.7539 | true fdr 0.7935 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.7556 | true fdr 0.7935 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0491 | est fdr 0.7573 | true fdr 0.7935 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0482 | est fdr 0.7590 | true fdr 0.7935 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0482 | est fdr 0.7577 | true fdr 0.7938 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0481 | est fdr 0.7564 | true fdr 0.7942 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0481 | est fdr 0.7581 | true fdr 0.7942 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0476 | est fdr 0.7568 | true fdr 0.7945 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.7556 | true fdr 0.7949 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.7573 | true fdr 0.7949 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.7590 | true fdr 0.7949 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0470 | est fdr 0.7607 | true fdr 0.7949 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.7594 | true fdr 0.7952 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0468 | est fdr 0.7581 | true fdr 0.7956 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.7598 | true fdr 0.7956 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0461 | est fdr 0.7585 | true fdr 0.7959 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0460 | est fdr 0.7572 | true fdr 0.7963 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.7559 | true fdr 0.7966 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0454 | est fdr 0.7576 | true fdr 0.7966 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0452 | est fdr 0.7593 | true fdr 0.7966 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.7610 | true fdr 0.7966 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.7597 | true fdr 0.7970 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.7614 | true fdr 0.7970 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.7631 | true fdr 0.7970 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0446 | est fdr 0.7618 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.7635 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.7652 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0443 | est fdr 0.7669 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0442 | est fdr 0.7686 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0441 | est fdr 0.7703 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0440 | est fdr 0.7720 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0440 | est fdr 0.7736 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0434 | est fdr 0.7753 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0434 | est fdr 0.7770 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0433 | est fdr 0.7787 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0433 | est fdr 0.7804 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0433 | est fdr 0.7821 | true fdr 0.7973 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0431 | est fdr 0.7808 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0431 | est fdr 0.7825 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.7841 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0429 | est fdr 0.7858 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0427 | est fdr 0.7875 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.7892 | true fdr 0.7976 | true power 0.7500
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0425 | est fdr 0.7879 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0421 | est fdr 0.7896 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0420 | est fdr 0.7912 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0416 | est fdr 0.7929 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0412 | est fdr 0.7946 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0412 | est fdr 0.7963 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0409 | est fdr 0.7980 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0409 | est fdr 0.7997 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0405 | est fdr 0.8013 | true fdr 0.7963 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0405 | est fdr 0.8000 | true fdr 0.7966 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0405 | est fdr 0.8017 | true fdr 0.7966 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0404 | est fdr 0.8003 | true fdr 0.7970 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0402 | est fdr 0.7990 | true fdr 0.7973 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0402 | est fdr 0.7977 | true fdr 0.7977 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0402 | est fdr 0.7993 | true fdr 0.7977 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0401 | est fdr 0.8010 | true fdr 0.7977 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0401 | est fdr 0.7997 | true fdr 0.7980 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.7983 | true fdr 0.7983 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0395 | est fdr 0.8000 | true fdr 0.7983 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0393 | est fdr 0.8017 | true fdr 0.7983 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8003 | true fdr 0.7987 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0391 | est fdr 0.8020 | true fdr 0.7987 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0389 | est fdr 0.8037 | true fdr 0.7987 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0387 | est fdr 0.8023 | true fdr 0.7990 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8040 | true fdr 0.7990 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0382 | est fdr 0.8056 | true fdr 0.7990 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.8073 | true fdr 0.7990 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0378 | est fdr 0.8060 | true fdr 0.7993 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0376 | est fdr 0.8046 | true fdr 0.7997 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0373 | est fdr 0.8033 | true fdr 0.8000 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0370 | est fdr 0.8020 | true fdr 0.8003 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.8007 | true fdr 0.8007 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.7993 | true fdr 0.8010 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0369 | est fdr 0.7980 | true fdr 0.8013 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0364 | est fdr 0.7997 | true fdr 0.8013 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0362 | est fdr 0.7984 | true fdr 0.8016 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0362 | est fdr 0.7971 | true fdr 0.8020 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0360 | est fdr 0.7987 | true fdr 0.8020 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0359 | est fdr 0.7974 | true fdr 0.8023 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0359 | est fdr 0.7990 | true fdr 0.8023 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0358 | est fdr 0.8007 | true fdr 0.8023 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0358 | est fdr 0.8023 | true fdr 0.8023 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0356 | est fdr 0.8039 | true fdr 0.8023 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0355 | est fdr 0.8026 | true fdr 0.8026 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0355 | est fdr 0.8013 | true fdr 0.8029 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8029 | true fdr 0.8029 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8016 | true fdr 0.8033 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8003 | true fdr 0.8036 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0352 | est fdr 0.8019 | true fdr 0.8036 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.8036 | true fdr 0.8036 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0349 | est fdr 0.8023 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0346 | est fdr 0.8039 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0343 | est fdr 0.8055 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0343 | est fdr 0.8071 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.8088 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0342 | est fdr 0.8104 | true fdr 0.8039 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0340 | est fdr 0.8091 | true fdr 0.8042 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0339 | est fdr 0.8107 | true fdr 0.8042 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.8123 | true fdr 0.8042 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0338 | est fdr 0.8139 | true fdr 0.8042 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0337 | est fdr 0.8126 | true fdr 0.8045 | true power 0.7562
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0337 | est fdr 0.8113 | true fdr 0.8032 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0334 | est fdr 0.8100 | true fdr 0.8035 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.8087 | true fdr 0.8039 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0332 | est fdr 0.8074 | true fdr 0.8042 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0331 | est fdr 0.8090 | true fdr 0.8042 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0329 | est fdr 0.8077 | true fdr 0.8045 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0328 | est fdr 0.8093 | true fdr 0.8045 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0328 | est fdr 0.8109 | true fdr 0.8045 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0327 | est fdr 0.8125 | true fdr 0.8045 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0326 | est fdr 0.8112 | true fdr 0.8048 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0326 | est fdr 0.8099 | true fdr 0.8051 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0325 | est fdr 0.8115 | true fdr 0.8051 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0323 | est fdr 0.8131 | true fdr 0.8051 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0322 | est fdr 0.8147 | true fdr 0.8051 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.8134 | true fdr 0.8054 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0321 | est fdr 0.8121 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.8137 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0319 | est fdr 0.8153 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0316 | est fdr 0.8169 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0315 | est fdr 0.8185 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0312 | est fdr 0.8201 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0312 | est fdr 0.8217 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0311 | est fdr 0.8232 | true fdr 0.8057 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0309 | est fdr 0.8219 | true fdr 0.8060 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8206 | true fdr 0.8063 | true power 0.7625
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8193 | true fdr 0.8051 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8180 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0306 | est fdr 0.8196 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.8212 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.8228 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.8244 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.8259 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0305 | est fdr 0.8275 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0304 | est fdr 0.8291 | true fdr 0.8054 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0302 | est fdr 0.8278 | true fdr 0.8057 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0302 | est fdr 0.8265 | true fdr 0.8060 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0301 | est fdr 0.8281 | true fdr 0.8060 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.8297 | true fdr 0.8060 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0300 | est fdr 0.8283 | true fdr 0.8063 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.8299 | true fdr 0.8063 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0299 | est fdr 0.8286 | true fdr 0.8066 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.8302 | true fdr 0.8066 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.8289 | true fdr 0.8069 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.8276 | true fdr 0.8072 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.8263 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0298 | est fdr 0.8279 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.8294 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0297 | est fdr 0.8310 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0294 | est fdr 0.8326 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0294 | est fdr 0.8341 | true fdr 0.8075 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.8328 | true fdr 0.8078 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0293 | est fdr 0.8315 | true fdr 0.8081 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.8302 | true fdr 0.8084 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.8318 | true fdr 0.8084 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.8333 | true fdr 0.8084 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.8320 | true fdr 0.8087 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0289 | est fdr 0.8307 | true fdr 0.8090 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0287 | est fdr 0.8323 | true fdr 0.8090 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0286 | est fdr 0.8339 | true fdr 0.8090 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0285 | est fdr 0.8354 | true fdr 0.8090 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0285 | est fdr 0.8341 | true fdr 0.8093 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0285 | est fdr 0.8328 | true fdr 0.8096 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0284 | est fdr 0.8315 | true fdr 0.8099 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0283 | est fdr 0.8302 | true fdr 0.8102 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0282 | est fdr 0.8318 | true fdr 0.8102 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0282 | est fdr 0.8333 | true fdr 0.8102 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0280 | est fdr 0.8349 | true fdr 0.8102 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0277 | est fdr 0.8336 | true fdr 0.8105 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0277 | est fdr 0.8351 | true fdr 0.8105 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0277 | est fdr 0.8367 | true fdr 0.8105 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0277 | est fdr 0.8354 | true fdr 0.8108 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0276 | est fdr 0.8341 | true fdr 0.8111 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0275 | est fdr 0.8356 | true fdr 0.8111 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0273 | est fdr 0.8372 | true fdr 0.8111 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0271 | est fdr 0.8387 | true fdr 0.8111 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0266 | est fdr 0.8374 | true fdr 0.8113 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0266 | est fdr 0.8390 | true fdr 0.8113 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.8405 | true fdr 0.8113 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0265 | est fdr 0.8420 | true fdr 0.8113 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0264 | est fdr 0.8407 | true fdr 0.8116 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.8423 | true fdr 0.8116 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.8410 | true fdr 0.8119 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.8425 | true fdr 0.8119 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.8440 | true fdr 0.8119 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0263 | est fdr 0.8456 | true fdr 0.8119 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0262 | est fdr 0.8443 | true fdr 0.8122 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.8458 | true fdr 0.8122 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0261 | est fdr 0.8445 | true fdr 0.8125 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0259 | est fdr 0.8460 | true fdr 0.8125 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.8447 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0258 | est fdr 0.8463 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0257 | est fdr 0.8478 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0257 | est fdr 0.8493 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.8508 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.8524 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0256 | est fdr 0.8539 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0254 | est fdr 0.8554 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0254 | est fdr 0.8569 | true fdr 0.8128 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0253 | est fdr 0.8556 | true fdr 0.8131 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0252 | est fdr 0.8571 | true fdr 0.8131 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0252 | est fdr 0.8587 | true fdr 0.8131 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.8574 | true fdr 0.8134 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.8561 | true fdr 0.8136 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0251 | est fdr 0.8548 | true fdr 0.8139 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0249 | est fdr 0.8535 | true fdr 0.8142 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0249 | est fdr 0.8550 | true fdr 0.8142 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0247 | est fdr 0.8565 | true fdr 0.8142 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0247 | est fdr 0.8552 | true fdr 0.8145 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.8539 | true fdr 0.8148 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.8554 | true fdr 0.8148 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0244 | est fdr 0.8569 | true fdr 0.8148 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.8556 | true fdr 0.8150 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0242 | est fdr 0.8571 | true fdr 0.8150 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0241 | est fdr 0.8586 | true fdr 0.8150 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0241 | est fdr 0.8574 | true fdr 0.8153 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0240 | est fdr 0.8561 | true fdr 0.8156 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0240 | est fdr 0.8576 | true fdr 0.8156 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0240 | est fdr 0.8563 | true fdr 0.8159 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.8578 | true fdr 0.8159 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.8565 | true fdr 0.8161 | true power 0.7688
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0239 | est fdr 0.8552 | true fdr 0.8149 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0238 | est fdr 0.8539 | true fdr 0.8152 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0235 | est fdr 0.8554 | true fdr 0.8152 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.8542 | true fdr 0.8155 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0231 | est fdr 0.8529 | true fdr 0.8158 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0230 | est fdr 0.8516 | true fdr 0.8160 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0229 | est fdr 0.8531 | true fdr 0.8160 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0228 | est fdr 0.8519 | true fdr 0.8163 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.8506 | true fdr 0.8166 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0227 | est fdr 0.8521 | true fdr 0.8166 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.8508 | true fdr 0.8168 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0225 | est fdr 0.8523 | true fdr 0.8168 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0224 | est fdr 0.8510 | true fdr 0.8171 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.8498 | true fdr 0.8174 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0223 | est fdr 0.8513 | true fdr 0.8174 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.8527 | true fdr 0.8174 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0222 | est fdr 0.8515 | true fdr 0.8176 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0221 | est fdr 0.8529 | true fdr 0.8176 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0216 | est fdr 0.8517 | true fdr 0.8179 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0215 | est fdr 0.8532 | true fdr 0.8179 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0212 | est fdr 0.8546 | true fdr 0.8179 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0211 | est fdr 0.8561 | true fdr 0.8179 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0210 | est fdr 0.8576 | true fdr 0.8179 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0209 | est fdr 0.8563 | true fdr 0.8182 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0208 | est fdr 0.8551 | true fdr 0.8184 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.8538 | true fdr 0.8187 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0206 | est fdr 0.8526 | true fdr 0.8190 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0205 | est fdr 0.8540 | true fdr 0.8190 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0204 | est fdr 0.8528 | true fdr 0.8192 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0201 | est fdr 0.8515 | true fdr 0.8195 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0201 | est fdr 0.8503 | true fdr 0.8198 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0200 | est fdr 0.8491 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0199 | est fdr 0.8505 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0199 | est fdr 0.8520 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0198 | est fdr 0.8534 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0196 | est fdr 0.8549 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0193 | est fdr 0.8563 | true fdr 0.8200 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0193 | est fdr 0.8551 | true fdr 0.8203 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0191 | est fdr 0.8538 | true fdr 0.8205 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0191 | est fdr 0.8526 | true fdr 0.8208 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0189 | est fdr 0.8514 | true fdr 0.8211 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0189 | est fdr 0.8528 | true fdr 0.8211 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0188 | est fdr 0.8543 | true fdr 0.8211 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0187 | est fdr 0.8557 | true fdr 0.8211 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.8571 | true fdr 0.8211 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.8559 | true fdr 0.8213 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.8573 | true fdr 0.8213 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0186 | est fdr 0.8561 | true fdr 0.8216 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0183 | est fdr 0.8549 | true fdr 0.8218 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0181 | est fdr 0.8563 | true fdr 0.8218 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0181 | est fdr 0.8551 | true fdr 0.8221 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.8565 | true fdr 0.8221 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0180 | est fdr 0.8553 | true fdr 0.8223 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0179 | est fdr 0.8541 | true fdr 0.8226 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0178 | est fdr 0.8529 | true fdr 0.8229 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0177 | est fdr 0.8543 | true fdr 0.8229 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0176 | est fdr 0.8557 | true fdr 0.8229 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0176 | est fdr 0.8571 | true fdr 0.8229 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0175 | est fdr 0.8559 | true fdr 0.8231 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.8547 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.8561 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0173 | est fdr 0.8575 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0171 | est fdr 0.8590 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0170 | est fdr 0.8604 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.8618 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.8632 | true fdr 0.8234 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0169 | est fdr 0.8620 | true fdr 0.8236 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0168 | est fdr 0.8608 | true fdr 0.8239 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0167 | est fdr 0.8622 | true fdr 0.8239 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0167 | est fdr 0.8636 | true fdr 0.8239 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0165 | est fdr 0.8624 | true fdr 0.8241 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0165 | est fdr 0.8612 | true fdr 0.8244 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0165 | est fdr 0.8600 | true fdr 0.8246 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0163 | est fdr 0.8614 | true fdr 0.8246 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.8602 | true fdr 0.8249 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.8616 | true fdr 0.8249 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0162 | est fdr 0.8630 | true fdr 0.8249 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0161 | est fdr 0.8644 | true fdr 0.8249 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0160 | est fdr 0.8632 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0160 | est fdr 0.8646 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0159 | est fdr 0.8660 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0158 | est fdr 0.8674 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0157 | est fdr 0.8688 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0157 | est fdr 0.8702 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0156 | est fdr 0.8717 | true fdr 0.8251 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0156 | est fdr 0.8704 | true fdr 0.8254 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0155 | est fdr 0.8718 | true fdr 0.8254 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.8706 | true fdr 0.8256 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.8694 | true fdr 0.8258 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.8682 | true fdr 0.8261 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0154 | est fdr 0.8696 | true fdr 0.8261 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0153 | est fdr 0.8683 | true fdr 0.8263 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.8697 | true fdr 0.8263 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.8711 | true fdr 0.8263 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.8725 | true fdr 0.8263 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0151 | est fdr 0.8713 | true fdr 0.8266 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0150 | est fdr 0.8727 | true fdr 0.8266 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0149 | est fdr 0.8715 | true fdr 0.8268 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0148 | est fdr 0.8703 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0148 | est fdr 0.8717 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.8731 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.8745 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0147 | est fdr 0.8759 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.8773 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0146 | est fdr 0.8787 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.8801 | true fdr 0.8271 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.8788 | true fdr 0.8273 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0144 | est fdr 0.8802 | true fdr 0.8273 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0143 | est fdr 0.8816 | true fdr 0.8273 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.8830 | true fdr 0.8273 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.8844 | true fdr 0.8273 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.8832 | true fdr 0.8275 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0142 | est fdr 0.8819 | true fdr 0.8278 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0141 | est fdr 0.8833 | true fdr 0.8278 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0139 | est fdr 0.8821 | true fdr 0.8280 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0139 | est fdr 0.8809 | true fdr 0.8283 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0139 | est fdr 0.8823 | true fdr 0.8283 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0138 | est fdr 0.8837 | true fdr 0.8283 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0136 | est fdr 0.8824 | true fdr 0.8285 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0136 | est fdr 0.8812 | true fdr 0.8287 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0136 | est fdr 0.8800 | true fdr 0.8290 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0134 | est fdr 0.8788 | true fdr 0.8292 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0132 | est fdr 0.8776 | true fdr 0.8294 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0132 | est fdr 0.8764 | true fdr 0.8297 | true power 0.7750
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0132 | est fdr 0.8752 | true fdr 0.8285 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0131 | est fdr 0.8740 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0130 | est fdr 0.8753 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0129 | est fdr 0.8767 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.8781 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.8795 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0128 | est fdr 0.8808 | true fdr 0.8288 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.8796 | true fdr 0.8290 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.8784 | true fdr 0.8292 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0127 | est fdr 0.8772 | true fdr 0.8295 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0126 | est fdr 0.8786 | true fdr 0.8295 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0124 | est fdr 0.8774 | true fdr 0.8297 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.8787 | true fdr 0.8297 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.8776 | true fdr 0.8299 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.8789 | true fdr 0.8299 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0120 | est fdr 0.8777 | true fdr 0.8302 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.8765 | true fdr 0.8304 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0119 | est fdr 0.8753 | true fdr 0.8306 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0116 | est fdr 0.8742 | true fdr 0.8309 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.8755 | true fdr 0.8309 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.8769 | true fdr 0.8309 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0115 | est fdr 0.8757 | true fdr 0.8311 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.8770 | true fdr 0.8311 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0114 | est fdr 0.8758 | true fdr 0.8313 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.8772 | true fdr 0.8313 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0113 | est fdr 0.8785 | true fdr 0.8313 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8799 | true fdr 0.8313 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8787 | true fdr 0.8315 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8775 | true fdr 0.8318 | true power 0.7812
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8763 | true fdr 0.8306 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8777 | true fdr 0.8306 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0112 | est fdr 0.8765 | true fdr 0.8309 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0111 | est fdr 0.8753 | true fdr 0.8311 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0109 | est fdr 0.8767 | true fdr 0.8311 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0108 | est fdr 0.8780 | true fdr 0.8311 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0108 | est fdr 0.8768 | true fdr 0.8313 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0108 | est fdr 0.8757 | true fdr 0.8316 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.8770 | true fdr 0.8316 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.8783 | true fdr 0.8316 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.8772 | true fdr 0.8318 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0107 | est fdr 0.8760 | true fdr 0.8320 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0106 | est fdr 0.8773 | true fdr 0.8320 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0105 | est fdr 0.8762 | true fdr 0.8322 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0104 | est fdr 0.8750 | true fdr 0.8324 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0104 | est fdr 0.8763 | true fdr 0.8324 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0103 | est fdr 0.8777 | true fdr 0.8324 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0103 | est fdr 0.8765 | true fdr 0.8327 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.8753 | true fdr 0.8329 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.8767 | true fdr 0.8329 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0101 | est fdr 0.8780 | true fdr 0.8329 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0100 | est fdr 0.8793 | true fdr 0.8329 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0099 | est fdr 0.8781 | true fdr 0.8331 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0098 | est fdr 0.8770 | true fdr 0.8333 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0098 | est fdr 0.8783 | true fdr 0.8333 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0098 | est fdr 0.8796 | true fdr 0.8333 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.8785 | true fdr 0.8336 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.8798 | true fdr 0.8336 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0097 | est fdr 0.8811 | true fdr 0.8336 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0096 | est fdr 0.8824 | true fdr 0.8336 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0093 | est fdr 0.8813 | true fdr 0.8338 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.8826 | true fdr 0.8338 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0092 | est fdr 0.8839 | true fdr 0.8338 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0091 | est fdr 0.8852 | true fdr 0.8338 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0091 | est fdr 0.8841 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.8854 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0090 | est fdr 0.8867 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0088 | est fdr 0.8880 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0087 | est fdr 0.8893 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.8906 | true fdr 0.8340 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.8895 | true fdr 0.8342 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.8883 | true fdr 0.8344 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0086 | est fdr 0.8871 | true fdr 0.8346 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0085 | est fdr 0.8860 | true fdr 0.8349 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0085 | est fdr 0.8848 | true fdr 0.8351 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0085 | est fdr 0.8861 | true fdr 0.8351 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0084 | est fdr 0.8874 | true fdr 0.8351 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.8887 | true fdr 0.8351 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0083 | est fdr 0.8901 | true fdr 0.8351 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.8889 | true fdr 0.8353 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.8902 | true fdr 0.8353 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0082 | est fdr 0.8890 | true fdr 0.8355 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0081 | est fdr 0.8879 | true fdr 0.8357 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0080 | est fdr 0.8892 | true fdr 0.8357 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0079 | est fdr 0.8905 | true fdr 0.8357 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.8893 | true fdr 0.8359 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.8906 | true fdr 0.8359 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0078 | est fdr 0.8919 | true fdr 0.8359 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0075 | est fdr 0.8908 | true fdr 0.8362 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.8921 | true fdr 0.8362 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.8934 | true fdr 0.8362 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.8922 | true fdr 0.8364 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0074 | est fdr 0.8935 | true fdr 0.8364 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0073 | est fdr 0.8923 | true fdr 0.8366 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.8912 | true fdr 0.8368 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.8900 | true fdr 0.8370 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0071 | est fdr 0.8913 | true fdr 0.8370 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.8902 | true fdr 0.8372 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.8890 | true fdr 0.8374 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0070 | est fdr 0.8879 | true fdr 0.8376 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.8867 | true fdr 0.8378 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.8856 | true fdr 0.8380 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.8845 | true fdr 0.8383 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.8858 | true fdr 0.8383 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0069 | est fdr 0.8870 | true fdr 0.8383 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.8859 | true fdr 0.8385 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0068 | est fdr 0.8872 | true fdr 0.8385 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0067 | est fdr 0.8885 | true fdr 0.8385 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0066 | est fdr 0.8897 | true fdr 0.8385 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.8910 | true fdr 0.8385 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.8899 | true fdr 0.8387 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.8887 | true fdr 0.8389 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0064 | est fdr 0.8900 | true fdr 0.8389 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.8913 | true fdr 0.8389 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.8902 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.8914 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.8927 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0063 | est fdr 0.8940 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0062 | est fdr 0.8953 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0060 | est fdr 0.8966 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.8978 | true fdr 0.8391 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.8967 | true fdr 0.8393 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.8955 | true fdr 0.8395 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0059 | est fdr 0.8968 | true fdr 0.8395 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0058 | est fdr 0.8957 | true fdr 0.8397 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0058 | est fdr 0.8945 | true fdr 0.8399 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0057 | est fdr 0.8934 | true fdr 0.8401 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.8923 | true fdr 0.8403 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.8935 | true fdr 0.8403 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.8948 | true fdr 0.8403 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0056 | est fdr 0.8961 | true fdr 0.8403 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.8949 | true fdr 0.8405 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.8938 | true fdr 0.8407 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0055 | est fdr 0.8927 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0054 | est fdr 0.8939 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0053 | est fdr 0.8952 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0053 | est fdr 0.8965 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0051 | est fdr 0.8977 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0050 | est fdr 0.8990 | true fdr 0.8409 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0049 | est fdr 0.8979 | true fdr 0.8411 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.8991 | true fdr 0.8411 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.9004 | true fdr 0.8411 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0047 | est fdr 0.8992 | true fdr 0.8413 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0046 | est fdr 0.8981 | true fdr 0.8415 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.8994 | true fdr 0.8415 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.9006 | true fdr 0.8415 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0044 | est fdr 0.8995 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0043 | est fdr 0.9008 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0043 | est fdr 0.9020 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9033 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9045 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0042 | est fdr 0.9058 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9070 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0041 | est fdr 0.9083 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0040 | est fdr 0.9095 | true fdr 0.8417 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0040 | est fdr 0.9084 | true fdr 0.8419 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0040 | est fdr 0.9097 | true fdr 0.8419 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0039 | est fdr 0.9109 | true fdr 0.8419 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0039 | est fdr 0.9122 | true fdr 0.8419 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9110 | true fdr 0.8421 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9123 | true fdr 0.8421 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0038 | est fdr 0.9135 | true fdr 0.8421 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9124 | true fdr 0.8423 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9113 | true fdr 0.8425 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9125 | true fdr 0.8425 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0036 | est fdr 0.9137 | true fdr 0.8425 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0035 | est fdr 0.9126 | true fdr 0.8427 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0035 | est fdr 0.9139 | true fdr 0.8427 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0032 | est fdr 0.9127 | true fdr 0.8429 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9140 | true fdr 0.8429 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9152 | true fdr 0.8429 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0031 | est fdr 0.9141 | true fdr 0.8431 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0030 | est fdr 0.9153 | true fdr 0.8431 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9142 | true fdr 0.8433 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9154 | true fdr 0.8433 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0029 | est fdr 0.9143 | true fdr 0.8435 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9132 | true fdr 0.8437 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9144 | true fdr 0.8437 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0028 | est fdr 0.9156 | true fdr 0.8437 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9169 | true fdr 0.8437 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0027 | est fdr 0.9157 | true fdr 0.8439 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0026 | est fdr 0.9146 | true fdr 0.8441 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0025 | est fdr 0.9135 | true fdr 0.8443 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0024 | est fdr 0.9123 | true fdr 0.8444 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0024 | est fdr 0.9112 | true fdr 0.8446 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0024 | est fdr 0.9101 | true fdr 0.8448 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0024 | est fdr 0.9113 | true fdr 0.8448 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0023 | est fdr 0.9126 | true fdr 0.8448 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0023 | est fdr 0.9114 | true fdr 0.8450 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0023 | est fdr 0.9127 | true fdr 0.8450 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0023 | est fdr 0.9115 | true fdr 0.8452 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0022 | est fdr 0.9128 | true fdr 0.8452 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0022 | est fdr 0.9140 | true fdr 0.8452 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0021 | est fdr 0.9152 | true fdr 0.8452 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0021 | est fdr 0.9141 | true fdr 0.8454 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0020 | est fdr 0.9130 | true fdr 0.8456 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0019 | est fdr 0.9119 | true fdr 0.8458 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9131 | true fdr 0.8458 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0018 | est fdr 0.9120 | true fdr 0.8460 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9132 | true fdr 0.8460 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9144 | true fdr 0.8460 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0017 | est fdr 0.9133 | true fdr 0.8462 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0016 | est fdr 0.9145 | true fdr 0.8462 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9134 | true fdr 0.8463 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0014 | est fdr 0.9146 | true fdr 0.8463 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0012 | est fdr 0.9159 | true fdr 0.8463 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0011 | est fdr 0.9147 | true fdr 0.8465 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9160 | true fdr 0.8465 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0010 | est fdr 0.9148 | true fdr 0.8467 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0009 | est fdr 0.9137 | true fdr 0.8469 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9149 | true fdr 0.8469 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9138 | true fdr 0.8471 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9127 | true fdr 0.8473 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0008 | est fdr 0.9139 | true fdr 0.8473 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9128 | true fdr 0.8475 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9140 | true fdr 0.8475 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9129 | true fdr 0.8476 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9141 | true fdr 0.8476 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0007 | est fdr 0.9130 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0006 | est fdr 0.9143 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0006 | est fdr 0.9155 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0005 | est fdr 0.9167 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9179 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9191 | true fdr 0.8478 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9180 | true fdr 0.8480 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9169 | true fdr 0.8482 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9158 | true fdr 0.8484 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0004 | est fdr 0.9147 | true fdr 0.8486 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9159 | true fdr 0.8486 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9148 | true fdr 0.8487 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9160 | true fdr 0.8487 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9172 | true fdr 0.8487 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9184 | true fdr 0.8487 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0002 | est fdr 0.9173 | true fdr 0.8489 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9185 | true fdr 0.8489 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0001 | est fdr 0.9197 | true fdr 0.8489 | true power 0.7875
07-10 07:06 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:06 fdr_control  DEBUG    thresh 0.0000 | est fdr 0.9197 | true fdr 0.8489 | true power 0.7875
07-10 07:06 fdr_control  INFO     W_est is DAG
07-10 07:06 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:06 fdr_control  INFO     ==============================
07-10 07:06 __main__     INFO     knockoff: 8 | model: 0
07-10 07:06 utils        DEBUG    load W with seed 8_0 in simulated_data/v11/v40/W
07-10 07:11 fdr_control  INFO     ==============================
07-10 07:11 fdr_control  INFO     expected FDR 0.2
07-10 07:11 fdr_control  DEBUG    thresh 3.4027 | est fdr 2.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 3.2314 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 2.4693 | est fdr 1.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 2.4209 | est fdr 1.5000 | true fdr 1.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 2.2951 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 2.2340 | est fdr 2.5000 | true fdr 1.0000 | true power 0.0000
07-10 07:11 fdr_control  DEBUG    thresh 2.2031 | est fdr 1.6667 | true fdr 0.6667 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.1750 | est fdr 2.0000 | true fdr 0.6667 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.1714 | est fdr 1.5000 | true fdr 0.7500 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.1310 | est fdr 1.7500 | true fdr 0.7500 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.0601 | est fdr 1.4000 | true fdr 0.8000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.0568 | est fdr 1.6000 | true fdr 0.8000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.0527 | est fdr 1.8000 | true fdr 0.8000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.0481 | est fdr 2.0000 | true fdr 0.8000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 2.0211 | est fdr 2.2000 | true fdr 0.8000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.9903 | est fdr 1.8333 | true fdr 0.8333 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.9537 | est fdr 2.0000 | true fdr 0.8333 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.8623 | est fdr 2.1667 | true fdr 0.8333 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7775 | est fdr 1.8571 | true fdr 0.8571 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7581 | est fdr 1.6250 | true fdr 0.8750 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7539 | est fdr 1.4444 | true fdr 0.8889 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7529 | est fdr 1.3000 | true fdr 0.9000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7444 | est fdr 1.4000 | true fdr 0.9000 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7291 | est fdr 1.2727 | true fdr 0.9091 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.7274 | est fdr 1.1667 | true fdr 0.9167 | true power 0.0063
07-10 07:11 fdr_control  DEBUG    thresh 1.6789 | est fdr 1.0769 | true fdr 0.8462 | true power 0.0125
07-10 07:11 fdr_control  DEBUG    thresh 1.6654 | est fdr 1.0000 | true fdr 0.7857 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.6443 | est fdr 1.0714 | true fdr 0.7857 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.5871 | est fdr 1.1429 | true fdr 0.7857 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.5766 | est fdr 1.2143 | true fdr 0.7857 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.5495 | est fdr 1.2857 | true fdr 0.7857 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.5143 | est fdr 1.2000 | true fdr 0.8000 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.5088 | est fdr 1.1250 | true fdr 0.8125 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.4762 | est fdr 1.0588 | true fdr 0.8235 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.4743 | est fdr 1.0000 | true fdr 0.8333 | true power 0.0187
07-10 07:11 fdr_control  DEBUG    thresh 1.4677 | est fdr 0.9474 | true fdr 0.7895 | true power 0.0250
07-10 07:11 fdr_control  DEBUG    thresh 1.4620 | est fdr 0.9000 | true fdr 0.8000 | true power 0.0250
07-10 07:11 fdr_control  DEBUG    thresh 1.4599 | est fdr 0.8571 | true fdr 0.7619 | true power 0.0312
07-10 07:11 fdr_control  DEBUG    thresh 1.4533 | est fdr 0.8182 | true fdr 0.7727 | true power 0.0312
07-10 07:11 fdr_control  DEBUG    thresh 1.4466 | est fdr 0.7826 | true fdr 0.7391 | true power 0.0375
07-10 07:11 fdr_control  DEBUG    thresh 1.4194 | est fdr 0.8261 | true fdr 0.7391 | true power 0.0375
07-10 07:11 fdr_control  DEBUG    thresh 1.4182 | est fdr 0.7917 | true fdr 0.7083 | true power 0.0437
07-10 07:11 fdr_control  DEBUG    thresh 1.3860 | est fdr 0.7600 | true fdr 0.6800 | true power 0.0500
07-10 07:11 fdr_control  DEBUG    thresh 1.3837 | est fdr 0.7308 | true fdr 0.6538 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3829 | est fdr 0.7692 | true fdr 0.6538 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3820 | est fdr 0.7407 | true fdr 0.6667 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3812 | est fdr 0.7778 | true fdr 0.6667 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3738 | est fdr 0.8148 | true fdr 0.6667 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3660 | est fdr 0.7857 | true fdr 0.6786 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3526 | est fdr 0.7586 | true fdr 0.6897 | true power 0.0563
07-10 07:11 fdr_control  DEBUG    thresh 1.3476 | est fdr 0.7333 | true fdr 0.6667 | true power 0.0625
07-10 07:11 fdr_control  DEBUG    thresh 1.3441 | est fdr 0.7097 | true fdr 0.6452 | true power 0.0688
07-10 07:11 fdr_control  DEBUG    thresh 1.3321 | est fdr 0.6875 | true fdr 0.6250 | true power 0.0750
07-10 07:11 fdr_control  DEBUG    thresh 1.2938 | est fdr 0.6667 | true fdr 0.6061 | true power 0.0813
07-10 07:11 fdr_control  DEBUG    thresh 1.2926 | est fdr 0.6970 | true fdr 0.6061 | true power 0.0813
07-10 07:11 fdr_control  DEBUG    thresh 1.2721 | est fdr 0.7273 | true fdr 0.6061 | true power 0.0813
07-10 07:11 fdr_control  DEBUG    thresh 1.2640 | est fdr 0.7059 | true fdr 0.5882 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2608 | est fdr 0.6857 | true fdr 0.6000 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2462 | est fdr 0.6667 | true fdr 0.6111 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2395 | est fdr 0.6944 | true fdr 0.6111 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2238 | est fdr 0.7222 | true fdr 0.6111 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2212 | est fdr 0.7500 | true fdr 0.6111 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2180 | est fdr 0.7297 | true fdr 0.6216 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2085 | est fdr 0.7568 | true fdr 0.6216 | true power 0.0875
07-10 07:11 fdr_control  DEBUG    thresh 1.2023 | est fdr 0.7368 | true fdr 0.6053 | true power 0.0938
07-10 07:11 fdr_control  DEBUG    thresh 1.1894 | est fdr 0.7632 | true fdr 0.6053 | true power 0.0938
07-10 07:11 fdr_control  DEBUG    thresh 1.1887 | est fdr 0.7436 | true fdr 0.5897 | true power 0.1000
07-10 07:11 fdr_control  DEBUG    thresh 1.1878 | est fdr 0.7692 | true fdr 0.5897 | true power 0.1000
07-10 07:11 fdr_control  DEBUG    thresh 1.1869 | est fdr 0.7500 | true fdr 0.6000 | true power 0.1000
07-10 07:11 fdr_control  DEBUG    thresh 1.1850 | est fdr 0.7317 | true fdr 0.6098 | true power 0.1000
07-10 07:11 fdr_control  DEBUG    thresh 1.1767 | est fdr 0.7143 | true fdr 0.5952 | true power 0.1062
07-10 07:11 fdr_control  DEBUG    thresh 1.1728 | est fdr 0.7381 | true fdr 0.5952 | true power 0.1062
07-10 07:11 fdr_control  DEBUG    thresh 1.1621 | est fdr 0.7209 | true fdr 0.5814 | true power 0.1125
07-10 07:11 fdr_control  DEBUG    thresh 1.1532 | est fdr 0.7442 | true fdr 0.5814 | true power 0.1125
07-10 07:11 fdr_control  DEBUG    thresh 1.1464 | est fdr 0.7273 | true fdr 0.5682 | true power 0.1187
07-10 07:11 fdr_control  DEBUG    thresh 1.1344 | est fdr 0.7111 | true fdr 0.5556 | true power 0.1250
07-10 07:11 fdr_control  DEBUG    thresh 1.1333 | est fdr 0.6957 | true fdr 0.5652 | true power 0.1250
07-10 07:11 fdr_control  DEBUG    thresh 1.0825 | est fdr 0.6809 | true fdr 0.5745 | true power 0.1250
07-10 07:11 fdr_control  DEBUG    thresh 1.0821 | est fdr 0.6667 | true fdr 0.5625 | true power 0.1313
07-10 07:11 fdr_control  DEBUG    thresh 1.0736 | est fdr 0.6531 | true fdr 0.5510 | true power 0.1375
07-10 07:11 fdr_control  DEBUG    thresh 1.0624 | est fdr 0.6735 | true fdr 0.5510 | true power 0.1375
07-10 07:11 fdr_control  DEBUG    thresh 1.0559 | est fdr 0.6600 | true fdr 0.5600 | true power 0.1375
07-10 07:11 fdr_control  DEBUG    thresh 1.0558 | est fdr 0.6471 | true fdr 0.5490 | true power 0.1437
07-10 07:11 fdr_control  DEBUG    thresh 1.0540 | est fdr 0.6667 | true fdr 0.5490 | true power 0.1437
07-10 07:11 fdr_control  DEBUG    thresh 1.0398 | est fdr 0.6538 | true fdr 0.5385 | true power 0.1500
07-10 07:11 fdr_control  DEBUG    thresh 1.0386 | est fdr 0.6731 | true fdr 0.5385 | true power 0.1500
07-10 07:11 fdr_control  DEBUG    thresh 1.0382 | est fdr 0.6604 | true fdr 0.5283 | true power 0.1562
07-10 07:11 fdr_control  DEBUG    thresh 1.0290 | est fdr 0.6481 | true fdr 0.5185 | true power 0.1625
07-10 07:11 fdr_control  DEBUG    thresh 1.0218 | est fdr 0.6364 | true fdr 0.5273 | true power 0.1625
07-10 07:11 fdr_control  DEBUG    thresh 1.0124 | est fdr 0.6250 | true fdr 0.5179 | true power 0.1688
07-10 07:11 fdr_control  DEBUG    thresh 1.0099 | est fdr 0.6429 | true fdr 0.5179 | true power 0.1688
07-10 07:11 fdr_control  DEBUG    thresh 1.0097 | est fdr 0.6316 | true fdr 0.5088 | true power 0.1750
07-10 07:11 fdr_control  DEBUG    thresh 1.0056 | est fdr 0.6207 | true fdr 0.5000 | true power 0.1812
07-10 07:11 fdr_control  DEBUG    thresh 0.9953 | est fdr 0.6102 | true fdr 0.4915 | true power 0.1875
07-10 07:11 fdr_control  DEBUG    thresh 0.9942 | est fdr 0.6000 | true fdr 0.5000 | true power 0.1875
07-10 07:11 fdr_control  DEBUG    thresh 0.9910 | est fdr 0.5902 | true fdr 0.4918 | true power 0.1938
07-10 07:11 fdr_control  DEBUG    thresh 0.9910 | est fdr 0.5806 | true fdr 0.5000 | true power 0.1938
07-10 07:11 fdr_control  DEBUG    thresh 0.9910 | est fdr 0.5968 | true fdr 0.5000 | true power 0.1938
07-10 07:11 fdr_control  DEBUG    thresh 0.9896 | est fdr 0.6129 | true fdr 0.5000 | true power 0.1938
07-10 07:11 fdr_control  DEBUG    thresh 0.9884 | est fdr 0.6290 | true fdr 0.5000 | true power 0.1938
07-10 07:11 fdr_control  DEBUG    thresh 0.9883 | est fdr 0.6190 | true fdr 0.4921 | true power 0.2000
07-10 07:11 fdr_control  DEBUG    thresh 0.9868 | est fdr 0.6094 | true fdr 0.5000 | true power 0.2000
07-10 07:11 fdr_control  DEBUG    thresh 0.9848 | est fdr 0.6000 | true fdr 0.4923 | true power 0.2062
07-10 07:11 fdr_control  DEBUG    thresh 0.9825 | est fdr 0.5909 | true fdr 0.5000 | true power 0.2062
07-10 07:11 fdr_control  DEBUG    thresh 0.9763 | est fdr 0.5821 | true fdr 0.4925 | true power 0.2125
07-10 07:11 fdr_control  DEBUG    thresh 0.9675 | est fdr 0.5735 | true fdr 0.5000 | true power 0.2125
07-10 07:11 fdr_control  DEBUG    thresh 0.9639 | est fdr 0.5652 | true fdr 0.5072 | true power 0.2125
07-10 07:11 fdr_control  DEBUG    thresh 0.9621 | est fdr 0.5571 | true fdr 0.5000 | true power 0.2188
07-10 07:11 fdr_control  DEBUG    thresh 0.9581 | est fdr 0.5493 | true fdr 0.5070 | true power 0.2188
07-10 07:11 fdr_control  DEBUG    thresh 0.9539 | est fdr 0.5634 | true fdr 0.5070 | true power 0.2188
07-10 07:11 fdr_control  DEBUG    thresh 0.9535 | est fdr 0.5556 | true fdr 0.5000 | true power 0.2250
07-10 07:11 fdr_control  DEBUG    thresh 0.9466 | est fdr 0.5479 | true fdr 0.5068 | true power 0.2250
07-10 07:11 fdr_control  DEBUG    thresh 0.9433 | est fdr 0.5405 | true fdr 0.5000 | true power 0.2313
07-10 07:11 fdr_control  DEBUG    thresh 0.9294 | est fdr 0.5541 | true fdr 0.5000 | true power 0.2313
07-10 07:11 fdr_control  DEBUG    thresh 0.9290 | est fdr 0.5467 | true fdr 0.4933 | true power 0.2375
07-10 07:11 fdr_control  DEBUG    thresh 0.9196 | est fdr 0.5395 | true fdr 0.5000 | true power 0.2375
07-10 07:11 fdr_control  DEBUG    thresh 0.9195 | est fdr 0.5325 | true fdr 0.4935 | true power 0.2437
07-10 07:11 fdr_control  DEBUG    thresh 0.9165 | est fdr 0.5256 | true fdr 0.4872 | true power 0.2500
07-10 07:11 fdr_control  DEBUG    thresh 0.9150 | est fdr 0.5190 | true fdr 0.4937 | true power 0.2500
07-10 07:11 fdr_control  DEBUG    thresh 0.9116 | est fdr 0.5125 | true fdr 0.4875 | true power 0.2562
07-10 07:11 fdr_control  DEBUG    thresh 0.9112 | est fdr 0.5062 | true fdr 0.4938 | true power 0.2562
07-10 07:11 fdr_control  DEBUG    thresh 0.9096 | est fdr 0.5000 | true fdr 0.5000 | true power 0.2562
07-10 07:11 fdr_control  DEBUG    thresh 0.8925 | est fdr 0.4940 | true fdr 0.4940 | true power 0.2625
07-10 07:11 fdr_control  DEBUG    thresh 0.8907 | est fdr 0.4881 | true fdr 0.5000 | true power 0.2625
07-10 07:11 fdr_control  DEBUG    thresh 0.8892 | est fdr 0.4824 | true fdr 0.4941 | true power 0.2687
07-10 07:11 fdr_control  DEBUG    thresh 0.8820 | est fdr 0.4767 | true fdr 0.5000 | true power 0.2687
07-10 07:11 fdr_control  DEBUG    thresh 0.8812 | est fdr 0.4713 | true fdr 0.5057 | true power 0.2687
07-10 07:11 fdr_control  DEBUG    thresh 0.8752 | est fdr 0.4659 | true fdr 0.5114 | true power 0.2687
07-10 07:11 fdr_control  DEBUG    thresh 0.8727 | est fdr 0.4607 | true fdr 0.5056 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8629 | est fdr 0.4556 | true fdr 0.5111 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8597 | est fdr 0.4667 | true fdr 0.5111 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8584 | est fdr 0.4778 | true fdr 0.5111 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8576 | est fdr 0.4725 | true fdr 0.5165 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8508 | est fdr 0.4835 | true fdr 0.5165 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8498 | est fdr 0.4945 | true fdr 0.5165 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8457 | est fdr 0.5055 | true fdr 0.5165 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8433 | est fdr 0.5165 | true fdr 0.5165 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8412 | est fdr 0.5109 | true fdr 0.5217 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8173 | est fdr 0.5054 | true fdr 0.5269 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8151 | est fdr 0.5161 | true fdr 0.5269 | true power 0.2750
07-10 07:11 fdr_control  DEBUG    thresh 0.8111 | est fdr 0.5106 | true fdr 0.5213 | true power 0.2812
07-10 07:11 fdr_control  DEBUG    thresh 0.8098 | est fdr 0.5053 | true fdr 0.5263 | true power 0.2812
07-10 07:11 fdr_control  DEBUG    thresh 0.8090 | est fdr 0.5158 | true fdr 0.5263 | true power 0.2812
07-10 07:11 fdr_control  DEBUG    thresh 0.8072 | est fdr 0.5104 | true fdr 0.5208 | true power 0.2875
07-10 07:11 fdr_control  DEBUG    thresh 0.8049 | est fdr 0.5052 | true fdr 0.5155 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.8030 | est fdr 0.5155 | true fdr 0.5155 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.8024 | est fdr 0.5102 | true fdr 0.5204 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.8021 | est fdr 0.5051 | true fdr 0.5253 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7910 | est fdr 0.5000 | true fdr 0.5300 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7903 | est fdr 0.4950 | true fdr 0.5347 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7881 | est fdr 0.5050 | true fdr 0.5347 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7866 | est fdr 0.5149 | true fdr 0.5347 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7851 | est fdr 0.5248 | true fdr 0.5347 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7824 | est fdr 0.5347 | true fdr 0.5347 | true power 0.2938
07-10 07:11 fdr_control  DEBUG    thresh 0.7719 | est fdr 0.5294 | true fdr 0.5294 | true power 0.3000
07-10 07:11 fdr_control  DEBUG    thresh 0.7713 | est fdr 0.5243 | true fdr 0.5243 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7643 | est fdr 0.5340 | true fdr 0.5243 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7572 | est fdr 0.5288 | true fdr 0.5288 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7543 | est fdr 0.5238 | true fdr 0.5333 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7524 | est fdr 0.5189 | true fdr 0.5377 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7505 | est fdr 0.5283 | true fdr 0.5377 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7501 | est fdr 0.5377 | true fdr 0.5377 | true power 0.3063
07-10 07:11 fdr_control  DEBUG    thresh 0.7418 | est fdr 0.5327 | true fdr 0.5327 | true power 0.3125
07-10 07:11 fdr_control  DEBUG    thresh 0.7302 | est fdr 0.5278 | true fdr 0.5278 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7290 | est fdr 0.5370 | true fdr 0.5278 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7274 | est fdr 0.5463 | true fdr 0.5278 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7232 | est fdr 0.5413 | true fdr 0.5321 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7219 | est fdr 0.5505 | true fdr 0.5321 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7162 | est fdr 0.5455 | true fdr 0.5364 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7109 | est fdr 0.5545 | true fdr 0.5364 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7078 | est fdr 0.5636 | true fdr 0.5364 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7056 | est fdr 0.5727 | true fdr 0.5364 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7028 | est fdr 0.5676 | true fdr 0.5405 | true power 0.3187
07-10 07:11 fdr_control  DEBUG    thresh 0.7027 | est fdr 0.5625 | true fdr 0.5357 | true power 0.3250
07-10 07:11 fdr_control  DEBUG    thresh 0.6988 | est fdr 0.5575 | true fdr 0.5398 | true power 0.3250
07-10 07:11 fdr_control  DEBUG    thresh 0.6981 | est fdr 0.5526 | true fdr 0.5351 | true power 0.3312
07-10 07:11 fdr_control  DEBUG    thresh 0.6963 | est fdr 0.5614 | true fdr 0.5351 | true power 0.3312
07-10 07:11 fdr_control  DEBUG    thresh 0.6912 | est fdr 0.5565 | true fdr 0.5304 | true power 0.3375
07-10 07:11 fdr_control  DEBUG    thresh 0.6881 | est fdr 0.5652 | true fdr 0.5304 | true power 0.3375
07-10 07:11 fdr_control  DEBUG    thresh 0.6868 | est fdr 0.5603 | true fdr 0.5345 | true power 0.3375
07-10 07:11 fdr_control  DEBUG    thresh 0.6853 | est fdr 0.5556 | true fdr 0.5299 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6835 | est fdr 0.5508 | true fdr 0.5339 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6835 | est fdr 0.5462 | true fdr 0.5378 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6809 | est fdr 0.5417 | true fdr 0.5417 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6779 | est fdr 0.5500 | true fdr 0.5417 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6776 | est fdr 0.5455 | true fdr 0.5455 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6772 | est fdr 0.5537 | true fdr 0.5455 | true power 0.3438
07-10 07:11 fdr_control  DEBUG    thresh 0.6766 | est fdr 0.5492 | true fdr 0.5410 | true power 0.3500
07-10 07:11 fdr_control  DEBUG    thresh 0.6761 | est fdr 0.5574 | true fdr 0.5410 | true power 0.3500
07-10 07:11 fdr_control  DEBUG    thresh 0.6756 | est fdr 0.5528 | true fdr 0.5447 | true power 0.3500
07-10 07:11 fdr_control  DEBUG    thresh 0.6717 | est fdr 0.5484 | true fdr 0.5484 | true power 0.3500
07-10 07:11 fdr_control  DEBUG    thresh 0.6711 | est fdr 0.5440 | true fdr 0.5440 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6710 | est fdr 0.5397 | true fdr 0.5476 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6693 | est fdr 0.5476 | true fdr 0.5476 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6671 | est fdr 0.5556 | true fdr 0.5476 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6585 | est fdr 0.5635 | true fdr 0.5476 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6580 | est fdr 0.5591 | true fdr 0.5512 | true power 0.3563
07-10 07:11 fdr_control  DEBUG    thresh 0.6574 | est fdr 0.5547 | true fdr 0.5469 | true power 0.3625
07-10 07:11 fdr_control  DEBUG    thresh 0.6548 | est fdr 0.5504 | true fdr 0.5426 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6523 | est fdr 0.5581 | true fdr 0.5426 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6496 | est fdr 0.5538 | true fdr 0.5462 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6489 | est fdr 0.5615 | true fdr 0.5462 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6484 | est fdr 0.5573 | true fdr 0.5496 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6431 | est fdr 0.5530 | true fdr 0.5530 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6428 | est fdr 0.5489 | true fdr 0.5564 | true power 0.3688
07-10 07:11 fdr_control  DEBUG    thresh 0.6407 | est fdr 0.5448 | true fdr 0.5522 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6388 | est fdr 0.5407 | true fdr 0.5556 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6306 | est fdr 0.5368 | true fdr 0.5588 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6283 | est fdr 0.5328 | true fdr 0.5620 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6276 | est fdr 0.5290 | true fdr 0.5652 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6255 | est fdr 0.5252 | true fdr 0.5683 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6253 | est fdr 0.5324 | true fdr 0.5683 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6233 | est fdr 0.5286 | true fdr 0.5714 | true power 0.3750
07-10 07:11 fdr_control  DEBUG    thresh 0.6192 | est fdr 0.5248 | true fdr 0.5674 | true power 0.3812
07-10 07:11 fdr_control  DEBUG    thresh 0.6189 | est fdr 0.5211 | true fdr 0.5634 | true power 0.3875
07-10 07:11 fdr_control  DEBUG    thresh 0.6175 | est fdr 0.5175 | true fdr 0.5664 | true power 0.3875
07-10 07:11 fdr_control  DEBUG    thresh 0.6170 | est fdr 0.5245 | true fdr 0.5664 | true power 0.3875
07-10 07:11 fdr_control  DEBUG    thresh 0.6104 | est fdr 0.5208 | true fdr 0.5694 | true power 0.3875
07-10 07:11 fdr_control  DEBUG    thresh 0.6104 | est fdr 0.5172 | true fdr 0.5655 | true power 0.3937
07-10 07:11 fdr_control  DEBUG    thresh 0.6100 | est fdr 0.5137 | true fdr 0.5616 | true power 0.4000
07-10 07:11 fdr_control  DEBUG    thresh 0.6099 | est fdr 0.5102 | true fdr 0.5646 | true power 0.4000
07-10 07:11 fdr_control  DEBUG    thresh 0.6076 | est fdr 0.5170 | true fdr 0.5646 | true power 0.4000
07-10 07:11 fdr_control  DEBUG    thresh 0.6061 | est fdr 0.5238 | true fdr 0.5646 | true power 0.4000
07-10 07:11 fdr_control  DEBUG    thresh 0.6056 | est fdr 0.5203 | true fdr 0.5608 | true power 0.4062
07-10 07:11 fdr_control  DEBUG    thresh 0.6051 | est fdr 0.5168 | true fdr 0.5638 | true power 0.4062
07-10 07:11 fdr_control  DEBUG    thresh 0.6019 | est fdr 0.5235 | true fdr 0.5638 | true power 0.4062
07-10 07:11 fdr_control  DEBUG    thresh 0.6006 | est fdr 0.5200 | true fdr 0.5667 | true power 0.4062
07-10 07:11 fdr_control  DEBUG    thresh 0.6005 | est fdr 0.5166 | true fdr 0.5629 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5971 | est fdr 0.5232 | true fdr 0.5629 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5954 | est fdr 0.5298 | true fdr 0.5629 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5937 | est fdr 0.5364 | true fdr 0.5629 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5929 | est fdr 0.5430 | true fdr 0.5629 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5923 | est fdr 0.5395 | true fdr 0.5658 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5905 | est fdr 0.5461 | true fdr 0.5658 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5871 | est fdr 0.5425 | true fdr 0.5686 | true power 0.4125
07-10 07:11 fdr_control  DEBUG    thresh 0.5864 | est fdr 0.5390 | true fdr 0.5649 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5856 | est fdr 0.5355 | true fdr 0.5677 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5833 | est fdr 0.5321 | true fdr 0.5705 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5826 | est fdr 0.5287 | true fdr 0.5732 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5819 | est fdr 0.5253 | true fdr 0.5759 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5788 | est fdr 0.5316 | true fdr 0.5759 | true power 0.4188
07-10 07:11 fdr_control  DEBUG    thresh 0.5766 | est fdr 0.5283 | true fdr 0.5723 | true power 0.4250
07-10 07:11 fdr_control  DEBUG    thresh 0.5761 | est fdr 0.5250 | true fdr 0.5687 | true power 0.4313
07-10 07:11 fdr_control  DEBUG    thresh 0.5721 | est fdr 0.5312 | true fdr 0.5687 | true power 0.4313
07-10 07:11 fdr_control  DEBUG    thresh 0.5718 | est fdr 0.5280 | true fdr 0.5652 | true power 0.4375
07-10 07:11 fdr_control  DEBUG    thresh 0.5683 | est fdr 0.5247 | true fdr 0.5679 | true power 0.4375
07-10 07:11 fdr_control  DEBUG    thresh 0.5682 | est fdr 0.5215 | true fdr 0.5644 | true power 0.4437
07-10 07:11 fdr_control  DEBUG    thresh 0.5681 | est fdr 0.5183 | true fdr 0.5610 | true power 0.4500
07-10 07:11 fdr_control  DEBUG    thresh 0.5676 | est fdr 0.5244 | true fdr 0.5610 | true power 0.4500
07-10 07:11 fdr_control  DEBUG    thresh 0.5617 | est fdr 0.5305 | true fdr 0.5610 | true power 0.4500
07-10 07:11 fdr_control  DEBUG    thresh 0.5604 | est fdr 0.5273 | true fdr 0.5576 | true power 0.4562
07-10 07:11 fdr_control  DEBUG    thresh 0.5590 | est fdr 0.5333 | true fdr 0.5576 | true power 0.4562
07-10 07:11 fdr_control  DEBUG    thresh 0.5517 | est fdr 0.5301 | true fdr 0.5602 | true power 0.4562
07-10 07:11 fdr_control  DEBUG    thresh 0.5511 | est fdr 0.5269 | true fdr 0.5569 | true power 0.4625
07-10 07:11 fdr_control  DEBUG    thresh 0.5492 | est fdr 0.5238 | true fdr 0.5595 | true power 0.4625
07-10 07:11 fdr_control  DEBUG    thresh 0.5490 | est fdr 0.5298 | true fdr 0.5595 | true power 0.4625
07-10 07:11 fdr_control  DEBUG    thresh 0.5481 | est fdr 0.5357 | true fdr 0.5595 | true power 0.4625
07-10 07:11 fdr_control  DEBUG    thresh 0.5477 | est fdr 0.5325 | true fdr 0.5562 | true power 0.4688
07-10 07:11 fdr_control  DEBUG    thresh 0.5448 | est fdr 0.5294 | true fdr 0.5529 | true power 0.4750
07-10 07:11 fdr_control  DEBUG    thresh 0.5448 | est fdr 0.5353 | true fdr 0.5529 | true power 0.4750
07-10 07:11 fdr_control  DEBUG    thresh 0.5427 | est fdr 0.5322 | true fdr 0.5497 | true power 0.4813
07-10 07:11 fdr_control  DEBUG    thresh 0.5426 | est fdr 0.5291 | true fdr 0.5523 | true power 0.4813
07-10 07:11 fdr_control  DEBUG    thresh 0.5415 | est fdr 0.5349 | true fdr 0.5523 | true power 0.4813
07-10 07:11 fdr_control  DEBUG    thresh 0.5414 | est fdr 0.5318 | true fdr 0.5549 | true power 0.4813
07-10 07:11 fdr_control  DEBUG    thresh 0.5395 | est fdr 0.5287 | true fdr 0.5517 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5376 | est fdr 0.5345 | true fdr 0.5517 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5368 | est fdr 0.5402 | true fdr 0.5517 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5353 | est fdr 0.5371 | true fdr 0.5543 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5338 | est fdr 0.5341 | true fdr 0.5568 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5253 | est fdr 0.5311 | true fdr 0.5593 | true power 0.4875
07-10 07:11 fdr_control  DEBUG    thresh 0.5249 | est fdr 0.5281 | true fdr 0.5562 | true power 0.4938
07-10 07:11 fdr_control  DEBUG    thresh 0.5213 | est fdr 0.5337 | true fdr 0.5562 | true power 0.4938
07-10 07:11 fdr_control  DEBUG    thresh 0.5208 | est fdr 0.5307 | true fdr 0.5587 | true power 0.4938
07-10 07:11 fdr_control  DEBUG    thresh 0.5167 | est fdr 0.5278 | true fdr 0.5556 | true power 0.5000
07-10 07:11 fdr_control  DEBUG    thresh 0.5152 | est fdr 0.5249 | true fdr 0.5580 | true power 0.5000
07-10 07:11 fdr_control  DEBUG    thresh 0.5149 | est fdr 0.5220 | true fdr 0.5549 | true power 0.5062
07-10 07:11 fdr_control  DEBUG    thresh 0.5102 | est fdr 0.5191 | true fdr 0.5519 | true power 0.5125
07-10 07:11 fdr_control  DEBUG    thresh 0.5032 | est fdr 0.5246 | true fdr 0.5519 | true power 0.5125
07-10 07:11 fdr_control  DEBUG    thresh 0.5003 | est fdr 0.5301 | true fdr 0.5519 | true power 0.5125
07-10 07:11 fdr_control  DEBUG    thresh 0.4996 | est fdr 0.5272 | true fdr 0.5489 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4978 | est fdr 0.5326 | true fdr 0.5489 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4972 | est fdr 0.5380 | true fdr 0.5489 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4972 | est fdr 0.5351 | true fdr 0.5514 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4967 | est fdr 0.5323 | true fdr 0.5538 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4932 | est fdr 0.5376 | true fdr 0.5538 | true power 0.5188
07-10 07:11 fdr_control  DEBUG    thresh 0.4921 | est fdr 0.5348 | true fdr 0.5508 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4896 | est fdr 0.5401 | true fdr 0.5508 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4883 | est fdr 0.5455 | true fdr 0.5508 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4877 | est fdr 0.5508 | true fdr 0.5508 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4867 | est fdr 0.5561 | true fdr 0.5508 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4859 | est fdr 0.5532 | true fdr 0.5532 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4858 | est fdr 0.5503 | true fdr 0.5556 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4853 | est fdr 0.5556 | true fdr 0.5556 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4843 | est fdr 0.5526 | true fdr 0.5579 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4837 | est fdr 0.5579 | true fdr 0.5579 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4831 | est fdr 0.5632 | true fdr 0.5579 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4816 | est fdr 0.5602 | true fdr 0.5602 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4795 | est fdr 0.5573 | true fdr 0.5625 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4791 | est fdr 0.5544 | true fdr 0.5648 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4768 | est fdr 0.5596 | true fdr 0.5648 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4754 | est fdr 0.5648 | true fdr 0.5648 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4733 | est fdr 0.5699 | true fdr 0.5648 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4728 | est fdr 0.5751 | true fdr 0.5648 | true power 0.5250
07-10 07:11 fdr_control  DEBUG    thresh 0.4704 | est fdr 0.5722 | true fdr 0.5619 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4694 | est fdr 0.5692 | true fdr 0.5641 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4684 | est fdr 0.5744 | true fdr 0.5641 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4681 | est fdr 0.5795 | true fdr 0.5641 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4673 | est fdr 0.5765 | true fdr 0.5663 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4656 | est fdr 0.5816 | true fdr 0.5663 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4580 | est fdr 0.5867 | true fdr 0.5663 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4500 | est fdr 0.5918 | true fdr 0.5663 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4482 | est fdr 0.5888 | true fdr 0.5685 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4473 | est fdr 0.5859 | true fdr 0.5707 | true power 0.5312
07-10 07:11 fdr_control  DEBUG    thresh 0.4471 | est fdr 0.5829 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4466 | est fdr 0.5879 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4460 | est fdr 0.5930 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4452 | est fdr 0.5980 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4447 | est fdr 0.6030 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4429 | est fdr 0.6080 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4426 | est fdr 0.6131 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4423 | est fdr 0.6181 | true fdr 0.5678 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4412 | est fdr 0.6150 | true fdr 0.5700 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4404 | est fdr 0.6200 | true fdr 0.5700 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4387 | est fdr 0.6250 | true fdr 0.5700 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4386 | est fdr 0.6300 | true fdr 0.5700 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4382 | est fdr 0.6350 | true fdr 0.5700 | true power 0.5375
07-10 07:11 fdr_control  DEBUG    thresh 0.4379 | est fdr 0.6318 | true fdr 0.5672 | true power 0.5437
07-10 07:11 fdr_control  DEBUG    thresh 0.4372 | est fdr 0.6287 | true fdr 0.5644 | true power 0.5500
07-10 07:11 fdr_control  DEBUG    thresh 0.4336 | est fdr 0.6337 | true fdr 0.5644 | true power 0.5500
07-10 07:11 fdr_control  DEBUG    thresh 0.4317 | est fdr 0.6386 | true fdr 0.5644 | true power 0.5500
07-10 07:11 fdr_control  DEBUG    thresh 0.4309 | est fdr 0.6355 | true fdr 0.5665 | true power 0.5500
07-10 07:11 fdr_control  DEBUG    thresh 0.4302 | est fdr 0.6324 | true fdr 0.5637 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4260 | est fdr 0.6293 | true fdr 0.5659 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4207 | est fdr 0.6341 | true fdr 0.5659 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4204 | est fdr 0.6311 | true fdr 0.5680 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4198 | est fdr 0.6280 | true fdr 0.5700 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4189 | est fdr 0.6329 | true fdr 0.5700 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4188 | est fdr 0.6377 | true fdr 0.5700 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4171 | est fdr 0.6425 | true fdr 0.5700 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4170 | est fdr 0.6394 | true fdr 0.5721 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4143 | est fdr 0.6442 | true fdr 0.5721 | true power 0.5563
07-10 07:11 fdr_control  DEBUG    thresh 0.4134 | est fdr 0.6411 | true fdr 0.5694 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4129 | est fdr 0.6459 | true fdr 0.5694 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4127 | est fdr 0.6507 | true fdr 0.5694 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4127 | est fdr 0.6555 | true fdr 0.5694 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4115 | est fdr 0.6524 | true fdr 0.5714 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4114 | est fdr 0.6571 | true fdr 0.5714 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4112 | est fdr 0.6540 | true fdr 0.5735 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4106 | est fdr 0.6588 | true fdr 0.5735 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4105 | est fdr 0.6635 | true fdr 0.5735 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4102 | est fdr 0.6682 | true fdr 0.5735 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4100 | est fdr 0.6730 | true fdr 0.5735 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4094 | est fdr 0.6698 | true fdr 0.5755 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4086 | est fdr 0.6667 | true fdr 0.5775 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4084 | est fdr 0.6636 | true fdr 0.5794 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4076 | est fdr 0.6682 | true fdr 0.5794 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4070 | est fdr 0.6651 | true fdr 0.5814 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4066 | est fdr 0.6698 | true fdr 0.5814 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4054 | est fdr 0.6744 | true fdr 0.5814 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4052 | est fdr 0.6713 | true fdr 0.5833 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4043 | est fdr 0.6759 | true fdr 0.5833 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4033 | est fdr 0.6806 | true fdr 0.5833 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.4030 | est fdr 0.6852 | true fdr 0.5833 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3999 | est fdr 0.6898 | true fdr 0.5833 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3980 | est fdr 0.6866 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3977 | est fdr 0.6912 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3973 | est fdr 0.6959 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3972 | est fdr 0.7005 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3954 | est fdr 0.7051 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3948 | est fdr 0.7097 | true fdr 0.5853 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3943 | est fdr 0.7064 | true fdr 0.5872 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3924 | est fdr 0.7110 | true fdr 0.5872 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3921 | est fdr 0.7156 | true fdr 0.5872 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3919 | est fdr 0.7202 | true fdr 0.5872 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3912 | est fdr 0.7169 | true fdr 0.5890 | true power 0.5625
07-10 07:11 fdr_control  DEBUG    thresh 0.3897 | est fdr 0.7136 | true fdr 0.5864 | true power 0.5687
07-10 07:11 fdr_control  DEBUG    thresh 0.3884 | est fdr 0.7104 | true fdr 0.5882 | true power 0.5687
07-10 07:11 fdr_control  DEBUG    thresh 0.3867 | est fdr 0.7072 | true fdr 0.5856 | true power 0.5750
07-10 07:11 fdr_control  DEBUG    thresh 0.3844 | est fdr 0.7040 | true fdr 0.5874 | true power 0.5750
07-10 07:11 fdr_control  DEBUG    thresh 0.3815 | est fdr 0.7085 | true fdr 0.5874 | true power 0.5750
07-10 07:11 fdr_control  DEBUG    thresh 0.3809 | est fdr 0.7054 | true fdr 0.5893 | true power 0.5750
07-10 07:11 fdr_control  DEBUG    thresh 0.3804 | est fdr 0.7022 | true fdr 0.5867 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3786 | est fdr 0.6991 | true fdr 0.5885 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3773 | est fdr 0.6960 | true fdr 0.5903 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3769 | est fdr 0.6930 | true fdr 0.5921 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3758 | est fdr 0.6900 | true fdr 0.5939 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3749 | est fdr 0.6943 | true fdr 0.5939 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3734 | est fdr 0.6987 | true fdr 0.5939 | true power 0.5813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3708 | est fdr 0.6957 | true fdr 0.5913 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3701 | est fdr 0.7000 | true fdr 0.5913 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3693 | est fdr 0.7043 | true fdr 0.5913 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3685 | est fdr 0.7013 | true fdr 0.5931 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3680 | est fdr 0.7056 | true fdr 0.5931 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3673 | est fdr 0.7026 | true fdr 0.5948 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3671 | est fdr 0.6996 | true fdr 0.5966 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3661 | est fdr 0.6966 | true fdr 0.5983 | true power 0.5875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3639 | est fdr 0.6936 | true fdr 0.5957 | true power 0.5938
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3627 | est fdr 0.6979 | true fdr 0.5957 | true power 0.5938
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3615 | est fdr 0.6949 | true fdr 0.5932 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3614 | est fdr 0.6992 | true fdr 0.5932 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3613 | est fdr 0.7034 | true fdr 0.5932 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3612 | est fdr 0.7004 | true fdr 0.5949 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3589 | est fdr 0.7046 | true fdr 0.5949 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3581 | est fdr 0.7089 | true fdr 0.5949 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3578 | est fdr 0.7059 | true fdr 0.5966 | true power 0.6000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3562 | est fdr 0.7029 | true fdr 0.5941 | true power 0.6062
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3550 | est fdr 0.7071 | true fdr 0.5941 | true power 0.6062
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3516 | est fdr 0.7042 | true fdr 0.5917 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3491 | est fdr 0.7012 | true fdr 0.5934 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3487 | est fdr 0.7054 | true fdr 0.5934 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3480 | est fdr 0.7095 | true fdr 0.5934 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3472 | est fdr 0.7066 | true fdr 0.5950 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3455 | est fdr 0.7037 | true fdr 0.5967 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3401 | est fdr 0.7008 | true fdr 0.5984 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3397 | est fdr 0.7049 | true fdr 0.5984 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3385 | est fdr 0.7090 | true fdr 0.5984 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3379 | est fdr 0.7131 | true fdr 0.5984 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3359 | est fdr 0.7172 | true fdr 0.5984 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3354 | est fdr 0.7143 | true fdr 0.6000 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3346 | est fdr 0.7184 | true fdr 0.6000 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3299 | est fdr 0.7224 | true fdr 0.6000 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3297 | est fdr 0.7265 | true fdr 0.6000 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3294 | est fdr 0.7306 | true fdr 0.6000 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3281 | est fdr 0.7276 | true fdr 0.6016 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3280 | est fdr 0.7247 | true fdr 0.6032 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3278 | est fdr 0.7287 | true fdr 0.6032 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3271 | est fdr 0.7328 | true fdr 0.6032 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3245 | est fdr 0.7368 | true fdr 0.6032 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3229 | est fdr 0.7409 | true fdr 0.6032 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3227 | est fdr 0.7379 | true fdr 0.6048 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3187 | est fdr 0.7419 | true fdr 0.6048 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3176 | est fdr 0.7390 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3170 | est fdr 0.7430 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3168 | est fdr 0.7470 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3135 | est fdr 0.7510 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3092 | est fdr 0.7550 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3075 | est fdr 0.7590 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3071 | est fdr 0.7631 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3067 | est fdr 0.7671 | true fdr 0.6064 | true power 0.6125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3049 | est fdr 0.7640 | true fdr 0.6040 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3041 | est fdr 0.7610 | true fdr 0.6056 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3038 | est fdr 0.7649 | true fdr 0.6056 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3036 | est fdr 0.7689 | true fdr 0.6056 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3025 | est fdr 0.7659 | true fdr 0.6071 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3022 | est fdr 0.7628 | true fdr 0.6087 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3018 | est fdr 0.7598 | true fdr 0.6102 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.3006 | est fdr 0.7638 | true fdr 0.6102 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2989 | est fdr 0.7608 | true fdr 0.6118 | true power 0.6188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2983 | est fdr 0.7578 | true fdr 0.6094 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2976 | est fdr 0.7617 | true fdr 0.6094 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2968 | est fdr 0.7588 | true fdr 0.6109 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2952 | est fdr 0.7626 | true fdr 0.6109 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2948 | est fdr 0.7665 | true fdr 0.6109 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2943 | est fdr 0.7704 | true fdr 0.6109 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2934 | est fdr 0.7743 | true fdr 0.6109 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2933 | est fdr 0.7713 | true fdr 0.6124 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2925 | est fdr 0.7683 | true fdr 0.6139 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2924 | est fdr 0.7654 | true fdr 0.6154 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2923 | est fdr 0.7625 | true fdr 0.6169 | true power 0.6250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2920 | est fdr 0.7595 | true fdr 0.6145 | true power 0.6312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2918 | est fdr 0.7634 | true fdr 0.6145 | true power 0.6312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2905 | est fdr 0.7672 | true fdr 0.6145 | true power 0.6312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2893 | est fdr 0.7643 | true fdr 0.6122 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2892 | est fdr 0.7614 | true fdr 0.6136 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2891 | est fdr 0.7652 | true fdr 0.6136 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2890 | est fdr 0.7689 | true fdr 0.6136 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2854 | est fdr 0.7660 | true fdr 0.6151 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2841 | est fdr 0.7698 | true fdr 0.6151 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2827 | est fdr 0.7669 | true fdr 0.6165 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2821 | est fdr 0.7707 | true fdr 0.6165 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2804 | est fdr 0.7744 | true fdr 0.6165 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2801 | est fdr 0.7715 | true fdr 0.6180 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2798 | est fdr 0.7753 | true fdr 0.6180 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2784 | est fdr 0.7790 | true fdr 0.6180 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2780 | est fdr 0.7761 | true fdr 0.6194 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2779 | est fdr 0.7799 | true fdr 0.6194 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2773 | est fdr 0.7836 | true fdr 0.6194 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2770 | est fdr 0.7873 | true fdr 0.6194 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2758 | est fdr 0.7844 | true fdr 0.6208 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2757 | est fdr 0.7881 | true fdr 0.6208 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2742 | est fdr 0.7852 | true fdr 0.6222 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2725 | est fdr 0.7889 | true fdr 0.6222 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2719 | est fdr 0.7926 | true fdr 0.6222 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2696 | est fdr 0.7963 | true fdr 0.6222 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2696 | est fdr 0.7934 | true fdr 0.6236 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2685 | est fdr 0.7970 | true fdr 0.6236 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2677 | est fdr 0.8007 | true fdr 0.6236 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2674 | est fdr 0.8044 | true fdr 0.6236 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2673 | est fdr 0.8015 | true fdr 0.6250 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2665 | est fdr 0.8051 | true fdr 0.6250 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2659 | est fdr 0.8088 | true fdr 0.6250 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2657 | est fdr 0.8125 | true fdr 0.6250 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2656 | est fdr 0.8095 | true fdr 0.6264 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2651 | est fdr 0.8132 | true fdr 0.6264 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2648 | est fdr 0.8168 | true fdr 0.6264 | true power 0.6375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2642 | est fdr 0.8139 | true fdr 0.6241 | true power 0.6438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2633 | est fdr 0.8109 | true fdr 0.6255 | true power 0.6438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2633 | est fdr 0.8080 | true fdr 0.6232 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2622 | est fdr 0.8116 | true fdr 0.6232 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2617 | est fdr 0.8152 | true fdr 0.6232 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2614 | est fdr 0.8123 | true fdr 0.6245 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2606 | est fdr 0.8159 | true fdr 0.6245 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2559 | est fdr 0.8195 | true fdr 0.6245 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2554 | est fdr 0.8165 | true fdr 0.6259 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2554 | est fdr 0.8136 | true fdr 0.6272 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2542 | est fdr 0.8172 | true fdr 0.6272 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2536 | est fdr 0.8143 | true fdr 0.6286 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2521 | est fdr 0.8179 | true fdr 0.6286 | true power 0.6500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2520 | est fdr 0.8149 | true fdr 0.6263 | true power 0.6562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2508 | est fdr 0.8185 | true fdr 0.6263 | true power 0.6562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2505 | est fdr 0.8221 | true fdr 0.6263 | true power 0.6562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2505 | est fdr 0.8191 | true fdr 0.6241 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2503 | est fdr 0.8227 | true fdr 0.6241 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2502 | est fdr 0.8198 | true fdr 0.6254 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2501 | est fdr 0.8169 | true fdr 0.6268 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2497 | est fdr 0.8204 | true fdr 0.6268 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2495 | est fdr 0.8175 | true fdr 0.6281 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2490 | est fdr 0.8211 | true fdr 0.6281 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2485 | est fdr 0.8246 | true fdr 0.6281 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2464 | est fdr 0.8217 | true fdr 0.6294 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2446 | est fdr 0.8252 | true fdr 0.6294 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2445 | est fdr 0.8287 | true fdr 0.6294 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2440 | est fdr 0.8322 | true fdr 0.6294 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2432 | est fdr 0.8293 | true fdr 0.6307 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2429 | est fdr 0.8328 | true fdr 0.6307 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2422 | est fdr 0.8362 | true fdr 0.6307 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2419 | est fdr 0.8397 | true fdr 0.6307 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2416 | est fdr 0.8432 | true fdr 0.6307 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2400 | est fdr 0.8403 | true fdr 0.6319 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2399 | est fdr 0.8438 | true fdr 0.6319 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2392 | est fdr 0.8472 | true fdr 0.6319 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2390 | est fdr 0.8507 | true fdr 0.6319 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2384 | est fdr 0.8542 | true fdr 0.6319 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2383 | est fdr 0.8512 | true fdr 0.6332 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2378 | est fdr 0.8483 | true fdr 0.6345 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2375 | est fdr 0.8454 | true fdr 0.6357 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2373 | est fdr 0.8488 | true fdr 0.6357 | true power 0.6625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2355 | est fdr 0.8459 | true fdr 0.6336 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2338 | est fdr 0.8430 | true fdr 0.6348 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2323 | est fdr 0.8464 | true fdr 0.6348 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2323 | est fdr 0.8435 | true fdr 0.6361 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2318 | est fdr 0.8407 | true fdr 0.6373 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2316 | est fdr 0.8378 | true fdr 0.6385 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2313 | est fdr 0.8350 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2312 | est fdr 0.8384 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2310 | est fdr 0.8418 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2280 | est fdr 0.8451 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2279 | est fdr 0.8485 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2264 | est fdr 0.8519 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2260 | est fdr 0.8552 | true fdr 0.6397 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2260 | est fdr 0.8523 | true fdr 0.6409 | true power 0.6687
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2253 | est fdr 0.8495 | true fdr 0.6388 | true power 0.6750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2251 | est fdr 0.8467 | true fdr 0.6367 | true power 0.6813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2248 | est fdr 0.8500 | true fdr 0.6367 | true power 0.6813
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2244 | est fdr 0.8472 | true fdr 0.6346 | true power 0.6875
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2244 | est fdr 0.8444 | true fdr 0.6325 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2238 | est fdr 0.8477 | true fdr 0.6325 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2221 | est fdr 0.8449 | true fdr 0.6337 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2210 | est fdr 0.8482 | true fdr 0.6337 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2206 | est fdr 0.8515 | true fdr 0.6337 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2206 | est fdr 0.8548 | true fdr 0.6337 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2187 | est fdr 0.8581 | true fdr 0.6337 | true power 0.6937
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2185 | est fdr 0.8553 | true fdr 0.6316 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2175 | est fdr 0.8525 | true fdr 0.6328 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2173 | est fdr 0.8557 | true fdr 0.6328 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2155 | est fdr 0.8590 | true fdr 0.6328 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2155 | est fdr 0.8562 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2152 | est fdr 0.8595 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2146 | est fdr 0.8627 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2139 | est fdr 0.8660 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2138 | est fdr 0.8693 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2138 | est fdr 0.8725 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2136 | est fdr 0.8758 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2136 | est fdr 0.8791 | true fdr 0.6340 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2135 | est fdr 0.8762 | true fdr 0.6352 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2135 | est fdr 0.8734 | true fdr 0.6364 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2134 | est fdr 0.8706 | true fdr 0.6375 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2130 | est fdr 0.8738 | true fdr 0.6375 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2123 | est fdr 0.8710 | true fdr 0.6387 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2120 | est fdr 0.8742 | true fdr 0.6387 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2119 | est fdr 0.8714 | true fdr 0.6399 | true power 0.7000
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2104 | est fdr 0.8686 | true fdr 0.6378 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2098 | est fdr 0.8718 | true fdr 0.6378 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2083 | est fdr 0.8750 | true fdr 0.6378 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2069 | est fdr 0.8782 | true fdr 0.6378 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2066 | est fdr 0.8754 | true fdr 0.6390 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2059 | est fdr 0.8726 | true fdr 0.6401 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2056 | est fdr 0.8758 | true fdr 0.6401 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2055 | est fdr 0.8790 | true fdr 0.6401 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2045 | est fdr 0.8762 | true fdr 0.6413 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2045 | est fdr 0.8734 | true fdr 0.6424 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2041 | est fdr 0.8707 | true fdr 0.6435 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2041 | est fdr 0.8679 | true fdr 0.6447 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2030 | est fdr 0.8711 | true fdr 0.6447 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2023 | est fdr 0.8742 | true fdr 0.6447 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2011 | est fdr 0.8774 | true fdr 0.6447 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2011 | est fdr 0.8805 | true fdr 0.6447 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2006 | est fdr 0.8777 | true fdr 0.6458 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2006 | est fdr 0.8809 | true fdr 0.6458 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2005 | est fdr 0.8840 | true fdr 0.6458 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.2003 | est fdr 0.8812 | true fdr 0.6469 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1995 | est fdr 0.8844 | true fdr 0.6469 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1980 | est fdr 0.8875 | true fdr 0.6469 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1970 | est fdr 0.8906 | true fdr 0.6469 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1965 | est fdr 0.8938 | true fdr 0.6469 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1958 | est fdr 0.8910 | true fdr 0.6480 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1944 | est fdr 0.8882 | true fdr 0.6491 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1938 | est fdr 0.8854 | true fdr 0.6502 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1936 | est fdr 0.8885 | true fdr 0.6502 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1930 | est fdr 0.8916 | true fdr 0.6502 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1930 | est fdr 0.8889 | true fdr 0.6512 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1930 | est fdr 0.8920 | true fdr 0.6512 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1923 | est fdr 0.8951 | true fdr 0.6512 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1910 | est fdr 0.8981 | true fdr 0.6512 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1905 | est fdr 0.8954 | true fdr 0.6523 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1901 | est fdr 0.8926 | true fdr 0.6534 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1898 | est fdr 0.8899 | true fdr 0.6544 | true power 0.7063
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1898 | est fdr 0.8872 | true fdr 0.6524 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1894 | est fdr 0.8902 | true fdr 0.6524 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1891 | est fdr 0.8933 | true fdr 0.6524 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1888 | est fdr 0.8906 | true fdr 0.6535 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1887 | est fdr 0.8936 | true fdr 0.6535 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1886 | est fdr 0.8909 | true fdr 0.6545 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1864 | est fdr 0.8882 | true fdr 0.6556 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1863 | est fdr 0.8912 | true fdr 0.6556 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1853 | est fdr 0.8943 | true fdr 0.6556 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1853 | est fdr 0.8973 | true fdr 0.6556 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1852 | est fdr 0.9003 | true fdr 0.6556 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1850 | est fdr 0.8976 | true fdr 0.6566 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1832 | est fdr 0.8949 | true fdr 0.6577 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1830 | est fdr 0.8979 | true fdr 0.6577 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1826 | est fdr 0.8952 | true fdr 0.6587 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1824 | est fdr 0.8982 | true fdr 0.6587 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1824 | est fdr 0.9012 | true fdr 0.6587 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1814 | est fdr 0.9042 | true fdr 0.6587 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1810 | est fdr 0.9015 | true fdr 0.6597 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1806 | est fdr 0.9045 | true fdr 0.6597 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1806 | est fdr 0.9075 | true fdr 0.6597 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1794 | est fdr 0.9104 | true fdr 0.6597 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1793 | est fdr 0.9077 | true fdr 0.6607 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1790 | est fdr 0.9107 | true fdr 0.6607 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1788 | est fdr 0.9137 | true fdr 0.6607 | true power 0.7125
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1781 | est fdr 0.9110 | true fdr 0.6588 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1780 | est fdr 0.9139 | true fdr 0.6588 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1768 | est fdr 0.9169 | true fdr 0.6588 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1764 | est fdr 0.9199 | true fdr 0.6588 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1761 | est fdr 0.9172 | true fdr 0.6598 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1757 | est fdr 0.9201 | true fdr 0.6598 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1749 | est fdr 0.9231 | true fdr 0.6598 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1737 | est fdr 0.9260 | true fdr 0.6598 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1726 | est fdr 0.9233 | true fdr 0.6608 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1724 | est fdr 0.9263 | true fdr 0.6608 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1723 | est fdr 0.9292 | true fdr 0.6608 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1723 | est fdr 0.9265 | true fdr 0.6618 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1720 | est fdr 0.9294 | true fdr 0.6618 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1703 | est fdr 0.9324 | true fdr 0.6618 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1701 | est fdr 0.9353 | true fdr 0.6618 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1699 | est fdr 0.9382 | true fdr 0.6618 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1686 | est fdr 0.9355 | true fdr 0.6628 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1682 | est fdr 0.9327 | true fdr 0.6637 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1675 | est fdr 0.9300 | true fdr 0.6647 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1674 | est fdr 0.9273 | true fdr 0.6657 | true power 0.7188
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1674 | est fdr 0.9246 | true fdr 0.6638 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1665 | est fdr 0.9220 | true fdr 0.6647 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1661 | est fdr 0.9193 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1655 | est fdr 0.9222 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1652 | est fdr 0.9251 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1645 | est fdr 0.9280 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1642 | est fdr 0.9308 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1639 | est fdr 0.9337 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1630 | est fdr 0.9366 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1623 | est fdr 0.9395 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1607 | est fdr 0.9424 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1605 | est fdr 0.9452 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1599 | est fdr 0.9481 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1596 | est fdr 0.9510 | true fdr 0.6657 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1589 | est fdr 0.9483 | true fdr 0.6667 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1587 | est fdr 0.9511 | true fdr 0.6667 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1586 | est fdr 0.9484 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1578 | est fdr 0.9513 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1574 | est fdr 0.9542 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1569 | est fdr 0.9570 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1562 | est fdr 0.9599 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1561 | est fdr 0.9628 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1559 | est fdr 0.9656 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.9685 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1545 | est fdr 0.9713 | true fdr 0.6676 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1540 | est fdr 0.9686 | true fdr 0.6686 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1538 | est fdr 0.9658 | true fdr 0.6695 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1529 | est fdr 0.9687 | true fdr 0.6695 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1525 | est fdr 0.9659 | true fdr 0.6705 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1519 | est fdr 0.9632 | true fdr 0.6714 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1517 | est fdr 0.9605 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1510 | est fdr 0.9633 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1507 | est fdr 0.9661 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1496 | est fdr 0.9689 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1496 | est fdr 0.9718 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1495 | est fdr 0.9746 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1484 | est fdr 0.9774 | true fdr 0.6723 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.9746 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.9775 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.9803 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.9831 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1478 | est fdr 0.9859 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1477 | est fdr 0.9887 | true fdr 0.6732 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1469 | est fdr 0.9860 | true fdr 0.6742 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1463 | est fdr 0.9832 | true fdr 0.6751 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1460 | est fdr 0.9860 | true fdr 0.6751 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1460 | est fdr 0.9832 | true fdr 0.6760 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1455 | est fdr 0.9805 | true fdr 0.6769 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1452 | est fdr 0.9833 | true fdr 0.6769 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1449 | est fdr 0.9806 | true fdr 0.6778 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1449 | est fdr 0.9778 | true fdr 0.6787 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1447 | est fdr 0.9751 | true fdr 0.6796 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1447 | est fdr 0.9779 | true fdr 0.6796 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1446 | est fdr 0.9807 | true fdr 0.6796 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.9834 | true fdr 0.6796 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1437 | est fdr 0.9807 | true fdr 0.6804 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1429 | est fdr 0.9835 | true fdr 0.6804 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1422 | est fdr 0.9862 | true fdr 0.6804 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1415 | est fdr 0.9890 | true fdr 0.6804 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1412 | est fdr 0.9863 | true fdr 0.6813 | true power 0.7250
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1411 | est fdr 0.9836 | true fdr 0.6795 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1409 | est fdr 0.9809 | true fdr 0.6803 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1403 | est fdr 0.9836 | true fdr 0.6803 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1397 | est fdr 0.9863 | true fdr 0.6803 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1395 | est fdr 0.9837 | true fdr 0.6812 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1390 | est fdr 0.9810 | true fdr 0.6821 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1388 | est fdr 0.9837 | true fdr 0.6821 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.9864 | true fdr 0.6821 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1384 | est fdr 0.9891 | true fdr 0.6821 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1380 | est fdr 0.9864 | true fdr 0.6829 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1378 | est fdr 0.9892 | true fdr 0.6829 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1368 | est fdr 0.9919 | true fdr 0.6829 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.9946 | true fdr 0.6829 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1357 | est fdr 0.9919 | true fdr 0.6838 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1351 | est fdr 0.9892 | true fdr 0.6846 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1350 | est fdr 0.9866 | true fdr 0.6855 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1347 | est fdr 0.9839 | true fdr 0.6863 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1341 | est fdr 0.9866 | true fdr 0.6863 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1338 | est fdr 0.9840 | true fdr 0.6872 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1331 | est fdr 0.9813 | true fdr 0.6880 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1314 | est fdr 0.9840 | true fdr 0.6880 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1308 | est fdr 0.9814 | true fdr 0.6888 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1301 | est fdr 0.9788 | true fdr 0.6897 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1295 | est fdr 0.9762 | true fdr 0.6905 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1293 | est fdr 0.9788 | true fdr 0.6905 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1291 | est fdr 0.9815 | true fdr 0.6905 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1290 | est fdr 0.9841 | true fdr 0.6905 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1289 | est fdr 0.9815 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1277 | est fdr 0.9842 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1271 | est fdr 0.9868 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1270 | est fdr 0.9894 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1261 | est fdr 0.9921 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1260 | est fdr 0.9947 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1254 | est fdr 0.9974 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1253 | est fdr 1.0000 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1243 | est fdr 1.0026 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1243 | est fdr 1.0053 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1241 | est fdr 1.0079 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1236 | est fdr 1.0106 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1229 | est fdr 1.0132 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1228 | est fdr 1.0158 | true fdr 0.6913 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1227 | est fdr 1.0132 | true fdr 0.6921 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1221 | est fdr 1.0105 | true fdr 0.6929 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1216 | est fdr 1.0131 | true fdr 0.6929 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1215 | est fdr 1.0105 | true fdr 0.6937 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1211 | est fdr 1.0078 | true fdr 0.6945 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1209 | est fdr 1.0052 | true fdr 0.6953 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1205 | est fdr 1.0078 | true fdr 0.6953 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1204 | est fdr 1.0052 | true fdr 0.6961 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1203 | est fdr 1.0078 | true fdr 0.6961 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1199 | est fdr 1.0052 | true fdr 0.6969 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1193 | est fdr 1.0026 | true fdr 0.6977 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1188 | est fdr 1.0052 | true fdr 0.6977 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1186 | est fdr 1.0026 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1181 | est fdr 1.0052 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1176 | est fdr 1.0077 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1167 | est fdr 1.0103 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1154 | est fdr 1.0129 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1140 | est fdr 1.0155 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1139 | est fdr 1.0180 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1137 | est fdr 1.0206 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1129 | est fdr 1.0232 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1125 | est fdr 1.0258 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1125 | est fdr 1.0284 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1124 | est fdr 1.0309 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1105 | est fdr 1.0335 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1103 | est fdr 1.0361 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1101 | est fdr 1.0387 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1101 | est fdr 1.0412 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1093 | est fdr 1.0438 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1092 | est fdr 1.0464 | true fdr 0.6985 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1092 | est fdr 1.0437 | true fdr 0.6992 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1080 | est fdr 1.0463 | true fdr 0.6992 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1078 | est fdr 1.0436 | true fdr 0.7000 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1077 | est fdr 1.0409 | true fdr 0.7008 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1074 | est fdr 1.0435 | true fdr 0.7008 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1066 | est fdr 1.0408 | true fdr 0.7015 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1065 | est fdr 1.0382 | true fdr 0.7023 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1060 | est fdr 1.0407 | true fdr 0.7023 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1060 | est fdr 1.0433 | true fdr 0.7023 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1059 | est fdr 1.0406 | true fdr 0.7030 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1055 | est fdr 1.0431 | true fdr 0.7030 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1052 | est fdr 1.0405 | true fdr 0.7038 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1049 | est fdr 1.0430 | true fdr 0.7038 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1045 | est fdr 1.0456 | true fdr 0.7038 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1042 | est fdr 1.0481 | true fdr 0.7038 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1041 | est fdr 1.0455 | true fdr 0.7045 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1041 | est fdr 1.0480 | true fdr 0.7045 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1040 | est fdr 1.0505 | true fdr 0.7045 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1031 | est fdr 1.0530 | true fdr 0.7045 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1030 | est fdr 1.0504 | true fdr 0.7053 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1025 | est fdr 1.0477 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1022 | est fdr 1.0503 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1020 | est fdr 1.0528 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1020 | est fdr 1.0553 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1009 | est fdr 1.0578 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1007 | est fdr 1.0603 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1006 | est fdr 1.0628 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1006 | est fdr 1.0653 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.1003 | est fdr 1.0678 | true fdr 0.7060 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0995 | est fdr 1.0652 | true fdr 0.7068 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0994 | est fdr 1.0625 | true fdr 0.7075 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0993 | est fdr 1.0650 | true fdr 0.7075 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0992 | est fdr 1.0675 | true fdr 0.7075 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0991 | est fdr 1.0648 | true fdr 0.7082 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0989 | est fdr 1.0622 | true fdr 0.7090 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0986 | est fdr 1.0647 | true fdr 0.7090 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0983 | est fdr 1.0620 | true fdr 0.7097 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0981 | est fdr 1.0645 | true fdr 0.7097 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0978 | est fdr 1.0670 | true fdr 0.7097 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0978 | est fdr 1.0695 | true fdr 0.7097 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0977 | est fdr 1.0720 | true fdr 0.7097 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0977 | est fdr 1.0693 | true fdr 0.7104 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0968 | est fdr 1.0667 | true fdr 0.7111 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0966 | est fdr 1.0640 | true fdr 0.7118 | true power 0.7312
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0962 | est fdr 1.0614 | true fdr 0.7101 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0955 | est fdr 1.0639 | true fdr 0.7101 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0947 | est fdr 1.0613 | true fdr 0.7108 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0944 | est fdr 1.0587 | true fdr 0.7115 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0942 | est fdr 1.0561 | true fdr 0.7122 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0941 | est fdr 1.0535 | true fdr 0.7129 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0940 | est fdr 1.0510 | true fdr 0.7136 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0932 | est fdr 1.0534 | true fdr 0.7136 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0930 | est fdr 1.0558 | true fdr 0.7136 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0926 | est fdr 1.0533 | true fdr 0.7143 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0921 | est fdr 1.0507 | true fdr 0.7150 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0904 | est fdr 1.0531 | true fdr 0.7150 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0902 | est fdr 1.0556 | true fdr 0.7150 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0900 | est fdr 1.0530 | true fdr 0.7157 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0898 | est fdr 1.0554 | true fdr 0.7157 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0897 | est fdr 1.0578 | true fdr 0.7157 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0896 | est fdr 1.0602 | true fdr 0.7157 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0896 | est fdr 1.0577 | true fdr 0.7163 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0891 | est fdr 1.0601 | true fdr 0.7163 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0882 | est fdr 1.0576 | true fdr 0.7170 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0880 | est fdr 1.0600 | true fdr 0.7170 | true power 0.7375
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0880 | est fdr 1.0574 | true fdr 0.7153 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0876 | est fdr 1.0598 | true fdr 0.7153 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0875 | est fdr 1.0573 | true fdr 0.7160 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0874 | est fdr 1.0597 | true fdr 0.7160 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0872 | est fdr 1.0571 | true fdr 0.7167 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0864 | est fdr 1.0546 | true fdr 0.7173 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0858 | est fdr 1.0570 | true fdr 0.7173 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0856 | est fdr 1.0594 | true fdr 0.7173 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0855 | est fdr 1.0618 | true fdr 0.7173 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0854 | est fdr 1.0592 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0853 | est fdr 1.0616 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0844 | est fdr 1.0640 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0843 | est fdr 1.0664 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0842 | est fdr 1.0687 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0842 | est fdr 1.0711 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0826 | est fdr 1.0735 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0826 | est fdr 1.0758 | true fdr 0.7180 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0825 | est fdr 1.0733 | true fdr 0.7187 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0823 | est fdr 1.0757 | true fdr 0.7187 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0821 | est fdr 1.0731 | true fdr 0.7193 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0820 | est fdr 1.0755 | true fdr 0.7193 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0819 | est fdr 1.0778 | true fdr 0.7193 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0819 | est fdr 1.0802 | true fdr 0.7193 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0818 | est fdr 1.0776 | true fdr 0.7200 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0805 | est fdr 1.0800 | true fdr 0.7200 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0802 | est fdr 1.0775 | true fdr 0.7207 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0799 | est fdr 1.0798 | true fdr 0.7207 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0799 | est fdr 1.0822 | true fdr 0.7207 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0798 | est fdr 1.0796 | true fdr 0.7213 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0797 | est fdr 1.0771 | true fdr 0.7220 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0796 | est fdr 1.0746 | true fdr 0.7226 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0794 | est fdr 1.0769 | true fdr 0.7226 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0788 | est fdr 1.0744 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0787 | est fdr 1.0767 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0784 | est fdr 1.0791 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0778 | est fdr 1.0814 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0774 | est fdr 1.0837 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0767 | est fdr 1.0860 | true fdr 0.7233 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0766 | est fdr 1.0835 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0766 | est fdr 1.0858 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0763 | est fdr 1.0882 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0760 | est fdr 1.0905 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0757 | est fdr 1.0928 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0753 | est fdr 1.0951 | true fdr 0.7239 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0753 | est fdr 1.0926 | true fdr 0.7245 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0751 | est fdr 1.0949 | true fdr 0.7245 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0751 | est fdr 1.0972 | true fdr 0.7245 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0749 | est fdr 1.0947 | true fdr 0.7252 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0746 | est fdr 1.0922 | true fdr 0.7258 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0746 | est fdr 1.0897 | true fdr 0.7264 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0740 | est fdr 1.0920 | true fdr 0.7264 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0740 | est fdr 1.0943 | true fdr 0.7264 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0738 | est fdr 1.0917 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0736 | est fdr 1.0940 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0734 | est fdr 1.0963 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0734 | est fdr 1.0986 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.1009 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0728 | est fdr 1.1032 | true fdr 0.7271 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.1007 | true fdr 0.7277 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0726 | est fdr 1.1030 | true fdr 0.7277 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0721 | est fdr 1.1053 | true fdr 0.7277 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0719 | est fdr 1.1027 | true fdr 0.7283 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0717 | est fdr 1.1050 | true fdr 0.7283 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0717 | est fdr 1.1073 | true fdr 0.7283 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0715 | est fdr 1.1048 | true fdr 0.7289 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0715 | est fdr 1.1071 | true fdr 0.7289 | true power 0.7438
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0715 | est fdr 1.1045 | true fdr 0.7273 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0711 | est fdr 1.1068 | true fdr 0.7273 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0708 | est fdr 1.1043 | true fdr 0.7279 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0708 | est fdr 1.1066 | true fdr 0.7279 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0706 | est fdr 1.1088 | true fdr 0.7279 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0704 | est fdr 1.1111 | true fdr 0.7279 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0703 | est fdr 1.1134 | true fdr 0.7279 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0703 | est fdr 1.1109 | true fdr 0.7285 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0695 | est fdr 1.1131 | true fdr 0.7285 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0694 | est fdr 1.1106 | true fdr 0.7291 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0693 | est fdr 1.1129 | true fdr 0.7291 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0691 | est fdr 1.1104 | true fdr 0.7297 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0689 | est fdr 1.1126 | true fdr 0.7297 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0683 | est fdr 1.1149 | true fdr 0.7297 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0681 | est fdr 1.1124 | true fdr 0.7303 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0681 | est fdr 1.1099 | true fdr 0.7309 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0678 | est fdr 1.1074 | true fdr 0.7315 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0675 | est fdr 1.1096 | true fdr 0.7315 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0674 | est fdr 1.1119 | true fdr 0.7315 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0671 | est fdr 1.1141 | true fdr 0.7315 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0667 | est fdr 1.1116 | true fdr 0.7321 | true power 0.7500
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0665 | est fdr 1.1091 | true fdr 0.7305 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0664 | est fdr 1.1114 | true fdr 0.7305 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0664 | est fdr 1.1089 | true fdr 0.7311 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0658 | est fdr 1.1111 | true fdr 0.7311 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0656 | est fdr 1.1086 | true fdr 0.7317 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0648 | est fdr 1.1109 | true fdr 0.7317 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0648 | est fdr 1.1084 | true fdr 0.7323 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0646 | est fdr 1.1060 | true fdr 0.7329 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0644 | est fdr 1.1082 | true fdr 0.7329 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0643 | est fdr 1.1057 | true fdr 0.7335 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0640 | est fdr 1.1033 | true fdr 0.7341 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0639 | est fdr 1.1055 | true fdr 0.7341 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0636 | est fdr 1.1077 | true fdr 0.7341 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0635 | est fdr 1.1099 | true fdr 0.7341 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0635 | est fdr 1.1075 | true fdr 0.7346 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0629 | est fdr 1.1096 | true fdr 0.7346 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0626 | est fdr 1.1072 | true fdr 0.7352 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0624 | est fdr 1.1094 | true fdr 0.7352 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0619 | est fdr 1.1116 | true fdr 0.7352 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0612 | est fdr 1.1138 | true fdr 0.7352 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0611 | est fdr 1.1114 | true fdr 0.7358 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0608 | est fdr 1.1089 | true fdr 0.7364 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0608 | est fdr 1.1065 | true fdr 0.7370 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0607 | est fdr 1.1087 | true fdr 0.7370 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0602 | est fdr 1.1109 | true fdr 0.7370 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0600 | est fdr 1.1130 | true fdr 0.7370 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0599 | est fdr 1.1106 | true fdr 0.7375 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0598 | est fdr 1.1128 | true fdr 0.7375 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0596 | est fdr 1.1150 | true fdr 0.7375 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0596 | est fdr 1.1171 | true fdr 0.7375 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0595 | est fdr 1.1193 | true fdr 0.7375 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0593 | est fdr 1.1169 | true fdr 0.7381 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0593 | est fdr 1.1190 | true fdr 0.7381 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0591 | est fdr 1.1166 | true fdr 0.7387 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0590 | est fdr 1.1142 | true fdr 0.7392 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0586 | est fdr 1.1118 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0584 | est fdr 1.1140 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0581 | est fdr 1.1161 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0580 | est fdr 1.1183 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0580 | est fdr 1.1204 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0580 | est fdr 1.1226 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0572 | est fdr 1.1247 | true fdr 0.7398 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0570 | est fdr 1.1223 | true fdr 0.7403 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0569 | est fdr 1.1245 | true fdr 0.7403 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0568 | est fdr 1.1266 | true fdr 0.7403 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0566 | est fdr 1.1288 | true fdr 0.7403 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0564 | est fdr 1.1263 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0560 | est fdr 1.1285 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0554 | est fdr 1.1306 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0552 | est fdr 1.1328 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0548 | est fdr 1.1349 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0546 | est fdr 1.1370 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0540 | est fdr 1.1392 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0538 | est fdr 1.1413 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0537 | est fdr 1.1435 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0536 | est fdr 1.1456 | true fdr 0.7409 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0536 | est fdr 1.1432 | true fdr 0.7415 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0536 | est fdr 1.1407 | true fdr 0.7420 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0534 | est fdr 1.1383 | true fdr 0.7426 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0533 | est fdr 1.1404 | true fdr 0.7426 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0533 | est fdr 1.1426 | true fdr 0.7426 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0533 | est fdr 1.1447 | true fdr 0.7426 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0532 | est fdr 1.1423 | true fdr 0.7431 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0530 | est fdr 1.1398 | true fdr 0.7436 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0530 | est fdr 1.1419 | true fdr 0.7436 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0528 | est fdr 1.1441 | true fdr 0.7436 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0526 | est fdr 1.1462 | true fdr 0.7436 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0522 | est fdr 1.1438 | true fdr 0.7442 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0520 | est fdr 1.1459 | true fdr 0.7442 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0518 | est fdr 1.1435 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0516 | est fdr 1.1456 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0514 | est fdr 1.1477 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0514 | est fdr 1.1498 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0510 | est fdr 1.1519 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0510 | est fdr 1.1540 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0509 | est fdr 1.1561 | true fdr 0.7447 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0508 | est fdr 1.1537 | true fdr 0.7453 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0507 | est fdr 1.1513 | true fdr 0.7458 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0504 | est fdr 1.1534 | true fdr 0.7458 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0503 | est fdr 1.1555 | true fdr 0.7458 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0503 | est fdr 1.1576 | true fdr 0.7458 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0498 | est fdr 1.1551 | true fdr 0.7463 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0496 | est fdr 1.1572 | true fdr 0.7463 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.1593 | true fdr 0.7463 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.1614 | true fdr 0.7463 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.1590 | true fdr 0.7469 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.1566 | true fdr 0.7474 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0490 | est fdr 1.1587 | true fdr 0.7474 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0486 | est fdr 1.1562 | true fdr 0.7479 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0486 | est fdr 1.1583 | true fdr 0.7479 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0484 | est fdr 1.1559 | true fdr 0.7484 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0484 | est fdr 1.1580 | true fdr 0.7484 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0483 | est fdr 1.1601 | true fdr 0.7484 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0480 | est fdr 1.1622 | true fdr 0.7484 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0480 | est fdr 1.1642 | true fdr 0.7484 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0478 | est fdr 1.1618 | true fdr 0.7490 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0477 | est fdr 1.1594 | true fdr 0.7495 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0471 | est fdr 1.1615 | true fdr 0.7495 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0469 | est fdr 1.1636 | true fdr 0.7495 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0469 | est fdr 1.1612 | true fdr 0.7500 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0468 | est fdr 1.1632 | true fdr 0.7500 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0463 | est fdr 1.1653 | true fdr 0.7500 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0462 | est fdr 1.1674 | true fdr 0.7500 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0461 | est fdr 1.1649 | true fdr 0.7505 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0461 | est fdr 1.1626 | true fdr 0.7510 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0456 | est fdr 1.1602 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0453 | est fdr 1.1622 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0449 | est fdr 1.1643 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0449 | est fdr 1.1663 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0447 | est fdr 1.1684 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0445 | est fdr 1.1704 | true fdr 0.7515 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0444 | est fdr 1.1680 | true fdr 0.7520 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0443 | est fdr 1.1701 | true fdr 0.7520 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0440 | est fdr 1.1721 | true fdr 0.7520 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0439 | est fdr 1.1697 | true fdr 0.7526 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0439 | est fdr 1.1718 | true fdr 0.7526 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0438 | est fdr 1.1738 | true fdr 0.7526 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0435 | est fdr 1.1759 | true fdr 0.7526 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0434 | est fdr 1.1735 | true fdr 0.7531 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0432 | est fdr 1.1711 | true fdr 0.7536 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0432 | est fdr 1.1731 | true fdr 0.7536 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.1752 | true fdr 0.7536 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0430 | est fdr 1.1772 | true fdr 0.7536 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.1748 | true fdr 0.7541 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.1768 | true fdr 0.7541 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0423 | est fdr 1.1789 | true fdr 0.7541 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0423 | est fdr 1.1765 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0416 | est fdr 1.1785 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0415 | est fdr 1.1805 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0413 | est fdr 1.1826 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0412 | est fdr 1.1846 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0411 | est fdr 1.1866 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0406 | est fdr 1.1886 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0405 | est fdr 1.1907 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0404 | est fdr 1.1927 | true fdr 0.7546 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.1903 | true fdr 0.7551 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.1923 | true fdr 0.7551 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0397 | est fdr 1.1899 | true fdr 0.7556 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.1919 | true fdr 0.7556 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.1939 | true fdr 0.7556 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.1915 | true fdr 0.7560 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.1891 | true fdr 0.7565 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0393 | est fdr 1.1911 | true fdr 0.7565 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0393 | est fdr 1.1932 | true fdr 0.7565 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0393 | est fdr 1.1952 | true fdr 0.7565 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.1928 | true fdr 0.7570 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0390 | est fdr 1.1948 | true fdr 0.7570 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0389 | est fdr 1.1924 | true fdr 0.7575 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0388 | est fdr 1.1944 | true fdr 0.7575 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0388 | est fdr 1.1964 | true fdr 0.7575 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0387 | est fdr 1.1940 | true fdr 0.7580 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.1960 | true fdr 0.7580 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.1980 | true fdr 0.7580 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.1956 | true fdr 0.7585 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0382 | est fdr 1.1976 | true fdr 0.7585 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0381 | est fdr 1.1996 | true fdr 0.7585 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0381 | est fdr 1.1972 | true fdr 0.7590 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.1992 | true fdr 0.7590 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.2012 | true fdr 0.7590 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.1988 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.2008 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0380 | est fdr 1.2028 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.2048 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.2068 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.2087 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.2107 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.2127 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.2147 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.2167 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0371 | est fdr 1.2187 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.2207 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0368 | est fdr 1.2227 | true fdr 0.7594 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0367 | est fdr 1.2202 | true fdr 0.7599 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0366 | est fdr 1.2222 | true fdr 0.7599 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.2242 | true fdr 0.7599 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.2262 | true fdr 0.7599 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0363 | est fdr 1.2238 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0363 | est fdr 1.2257 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0356 | est fdr 1.2277 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.2297 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.2317 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.2337 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0351 | est fdr 1.2356 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0350 | est fdr 1.2376 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.2396 | true fdr 0.7604 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0348 | est fdr 1.2372 | true fdr 0.7609 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0348 | est fdr 1.2347 | true fdr 0.7613 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.2323 | true fdr 0.7618 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.2343 | true fdr 0.7618 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0345 | est fdr 1.2362 | true fdr 0.7618 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.2338 | true fdr 0.7623 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.2314 | true fdr 0.7627 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0342 | est fdr 1.2290 | true fdr 0.7632 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.2309 | true fdr 0.7632 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.2329 | true fdr 0.7632 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0340 | est fdr 1.2348 | true fdr 0.7632 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0337 | est fdr 1.2368 | true fdr 0.7632 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0337 | est fdr 1.2344 | true fdr 0.7637 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0337 | est fdr 1.2363 | true fdr 0.7637 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0335 | est fdr 1.2383 | true fdr 0.7637 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.2402 | true fdr 0.7637 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0330 | est fdr 1.2378 | true fdr 0.7641 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0327 | est fdr 1.2398 | true fdr 0.7641 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0326 | est fdr 1.2417 | true fdr 0.7641 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0326 | est fdr 1.2393 | true fdr 0.7646 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0326 | est fdr 1.2412 | true fdr 0.7646 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0324 | est fdr 1.2432 | true fdr 0.7646 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.2408 | true fdr 0.7650 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.2427 | true fdr 0.7650 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.2403 | true fdr 0.7655 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.2422 | true fdr 0.7655 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0309 | est fdr 1.2442 | true fdr 0.7655 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0303 | est fdr 1.2418 | true fdr 0.7660 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0303 | est fdr 1.2437 | true fdr 0.7660 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0301 | est fdr 1.2456 | true fdr 0.7660 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0300 | est fdr 1.2432 | true fdr 0.7664 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0300 | est fdr 1.2452 | true fdr 0.7664 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0300 | est fdr 1.2471 | true fdr 0.7664 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0299 | est fdr 1.2447 | true fdr 0.7669 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.2423 | true fdr 0.7673 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.2399 | true fdr 0.7678 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0297 | est fdr 1.2375 | true fdr 0.7682 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0297 | est fdr 1.2395 | true fdr 0.7682 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0297 | est fdr 1.2371 | true fdr 0.7686 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.2390 | true fdr 0.7686 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.2366 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0293 | est fdr 1.2385 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0289 | est fdr 1.2405 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0289 | est fdr 1.2424 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.2443 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.2462 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.2481 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.2500 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.2519 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.2538 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.2557 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.2576 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.2595 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.2615 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0280 | est fdr 1.2634 | true fdr 0.7691 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0279 | est fdr 1.2610 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0279 | est fdr 1.2629 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.2648 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.2667 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.2686 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0276 | est fdr 1.2705 | true fdr 0.7695 | true power 0.7562
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0276 | est fdr 1.2681 | true fdr 0.7681 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0275 | est fdr 1.2700 | true fdr 0.7681 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2719 | true fdr 0.7681 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2738 | true fdr 0.7681 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2713 | true fdr 0.7685 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.2732 | true fdr 0.7685 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0272 | est fdr 1.2751 | true fdr 0.7685 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0271 | est fdr 1.2727 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0270 | est fdr 1.2746 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0270 | est fdr 1.2765 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0269 | est fdr 1.2784 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0268 | est fdr 1.2803 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0268 | est fdr 1.2822 | true fdr 0.7689 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0268 | est fdr 1.2798 | true fdr 0.7694 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.2817 | true fdr 0.7694 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.2836 | true fdr 0.7694 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0266 | est fdr 1.2811 | true fdr 0.7698 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.2830 | true fdr 0.7698 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.2849 | true fdr 0.7698 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0263 | est fdr 1.2868 | true fdr 0.7698 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.2844 | true fdr 0.7702 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.2863 | true fdr 0.7702 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.2838 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0259 | est fdr 1.2857 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0257 | est fdr 1.2876 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0256 | est fdr 1.2895 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0255 | est fdr 1.2914 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0254 | est fdr 1.2932 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0254 | est fdr 1.2951 | true fdr 0.7707 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.2927 | true fdr 0.7711 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0252 | est fdr 1.2946 | true fdr 0.7711 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0252 | est fdr 1.2964 | true fdr 0.7711 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0252 | est fdr 1.2983 | true fdr 0.7711 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0250 | est fdr 1.3002 | true fdr 0.7711 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0249 | est fdr 1.2978 | true fdr 0.7715 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0249 | est fdr 1.2996 | true fdr 0.7715 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.2972 | true fdr 0.7720 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.2991 | true fdr 0.7720 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0243 | est fdr 1.3009 | true fdr 0.7720 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.3028 | true fdr 0.7720 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.3047 | true fdr 0.7720 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.3022 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.3041 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.3060 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.3078 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.3097 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0238 | est fdr 1.3116 | true fdr 0.7724 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0237 | est fdr 1.3091 | true fdr 0.7728 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.3110 | true fdr 0.7728 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.3086 | true fdr 0.7732 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.3061 | true fdr 0.7737 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.3037 | true fdr 0.7741 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.3056 | true fdr 0.7741 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.3031 | true fdr 0.7745 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.3050 | true fdr 0.7745 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0231 | est fdr 1.3068 | true fdr 0.7745 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.3087 | true fdr 0.7745 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.3105 | true fdr 0.7745 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.3081 | true fdr 0.7749 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.3100 | true fdr 0.7749 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.3118 | true fdr 0.7749 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0227 | est fdr 1.3094 | true fdr 0.7753 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0227 | est fdr 1.3070 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0226 | est fdr 1.3088 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0226 | est fdr 1.3107 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.3125 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0224 | est fdr 1.3143 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.3162 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0221 | est fdr 1.3180 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0219 | est fdr 1.3199 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.3217 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.3235 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.3254 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0208 | est fdr 1.3272 | true fdr 0.7757 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0208 | est fdr 1.3248 | true fdr 0.7761 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0208 | est fdr 1.3223 | true fdr 0.7766 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0207 | est fdr 1.3199 | true fdr 0.7770 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.3218 | true fdr 0.7770 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.3236 | true fdr 0.7770 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.3212 | true fdr 0.7774 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.3230 | true fdr 0.7774 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.3206 | true fdr 0.7778 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.3224 | true fdr 0.7778 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.3242 | true fdr 0.7778 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.3260 | true fdr 0.7778 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.3279 | true fdr 0.7778 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0201 | est fdr 1.3255 | true fdr 0.7782 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0199 | est fdr 1.3273 | true fdr 0.7782 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.3291 | true fdr 0.7782 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.3309 | true fdr 0.7782 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.3285 | true fdr 0.7786 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.3261 | true fdr 0.7790 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.3237 | true fdr 0.7794 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.3255 | true fdr 0.7794 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.3273 | true fdr 0.7794 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.3249 | true fdr 0.7798 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.3267 | true fdr 0.7798 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0190 | est fdr 1.3243 | true fdr 0.7802 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0190 | est fdr 1.3261 | true fdr 0.7802 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.3237 | true fdr 0.7806 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.3255 | true fdr 0.7806 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.3273 | true fdr 0.7806 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.3291 | true fdr 0.7806 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.3309 | true fdr 0.7806 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.3285 | true fdr 0.7810 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.3303 | true fdr 0.7810 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.3321 | true fdr 0.7810 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0185 | est fdr 1.3297 | true fdr 0.7814 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0185 | est fdr 1.3315 | true fdr 0.7814 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.3333 | true fdr 0.7814 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.3309 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.3327 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.3345 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.3363 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.3381 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.3399 | true fdr 0.7818 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.3375 | true fdr 0.7821 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.3393 | true fdr 0.7821 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.3411 | true fdr 0.7821 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.3387 | true fdr 0.7825 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.3405 | true fdr 0.7825 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.3422 | true fdr 0.7825 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.3399 | true fdr 0.7829 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.3416 | true fdr 0.7829 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.3393 | true fdr 0.7833 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.3410 | true fdr 0.7833 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.3428 | true fdr 0.7833 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.3404 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.3422 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0175 | est fdr 1.3440 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.3457 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3475 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3493 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3511 | true fdr 0.7837 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.3487 | true fdr 0.7841 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0172 | est fdr 1.3463 | true fdr 0.7845 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.3481 | true fdr 0.7845 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.3457 | true fdr 0.7848 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.3474 | true fdr 0.7848 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3451 | true fdr 0.7852 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3468 | true fdr 0.7852 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.3486 | true fdr 0.7852 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.3504 | true fdr 0.7852 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.3521 | true fdr 0.7852 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.3497 | true fdr 0.7856 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.3515 | true fdr 0.7856 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.3533 | true fdr 0.7856 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.3509 | true fdr 0.7860 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.3485 | true fdr 0.7863 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0162 | est fdr 1.3503 | true fdr 0.7863 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.3520 | true fdr 0.7863 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.3497 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.3514 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.3531 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.3549 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.3566 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.3584 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.3601 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.3619 | true fdr 0.7867 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.3595 | true fdr 0.7871 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3571 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3589 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.3606 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.3624 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.3641 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.3659 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.3676 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.3693 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.3711 | true fdr 0.7875 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0146 | est fdr 1.3687 | true fdr 0.7878 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0144 | est fdr 1.3663 | true fdr 0.7882 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0144 | est fdr 1.3681 | true fdr 0.7882 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0143 | est fdr 1.3698 | true fdr 0.7882 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0143 | est fdr 1.3715 | true fdr 0.7882 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3692 | true fdr 0.7886 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3668 | true fdr 0.7889 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3644 | true fdr 0.7893 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.3621 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.3638 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.3655 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.3672 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.3690 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.3707 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0129 | est fdr 1.3724 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3741 | true fdr 0.7897 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3718 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3735 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.3752 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.3769 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.3787 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.3804 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.3821 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.3838 | true fdr 0.7900 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.3814 | true fdr 0.7904 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.3791 | true fdr 0.7907 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0124 | est fdr 1.3767 | true fdr 0.7911 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3784 | true fdr 0.7911 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3801 | true fdr 0.7911 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.3818 | true fdr 0.7911 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0122 | est fdr 1.3836 | true fdr 0.7911 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.3812 | true fdr 0.7915 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.3829 | true fdr 0.7915 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.3846 | true fdr 0.7915 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.3863 | true fdr 0.7915 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.3840 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.3857 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.3874 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.3891 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0113 | est fdr 1.3908 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0112 | est fdr 1.3925 | true fdr 0.7918 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.3901 | true fdr 0.7922 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.3918 | true fdr 0.7922 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.3935 | true fdr 0.7922 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.3952 | true fdr 0.7922 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.3969 | true fdr 0.7922 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.3946 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.3963 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.3980 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.3997 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.4014 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.4031 | true fdr 0.7925 | true power 0.7625
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.4007 | true fdr 0.7912 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.4024 | true fdr 0.7912 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.4041 | true fdr 0.7912 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.4058 | true fdr 0.7912 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.4034 | true fdr 0.7915 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.4010 | true fdr 0.7919 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.3986 | true fdr 0.7922 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.4003 | true fdr 0.7922 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.4020 | true fdr 0.7922 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.3997 | true fdr 0.7926 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.3973 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.3990 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.4007 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.4024 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.4040 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.4057 | true fdr 0.7929 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.4034 | true fdr 0.7933 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.4010 | true fdr 0.7936 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.3987 | true fdr 0.7940 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.4003 | true fdr 0.7940 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.3980 | true fdr 0.7943 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.3997 | true fdr 0.7943 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.4013 | true fdr 0.7943 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0088 | est fdr 1.3990 | true fdr 0.7947 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.4007 | true fdr 0.7947 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.3983 | true fdr 0.7950 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.4000 | true fdr 0.7950 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.4017 | true fdr 0.7950 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.4033 | true fdr 0.7950 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.4050 | true fdr 0.7950 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.4027 | true fdr 0.7953 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.4003 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.4020 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.4037 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.4053 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.4070 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.4086 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.4103 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0077 | est fdr 1.4120 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.4136 | true fdr 0.7957 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.4113 | true fdr 0.7960 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.4129 | true fdr 0.7960 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.4106 | true fdr 0.7964 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.4123 | true fdr 0.7964 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.4139 | true fdr 0.7964 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.4116 | true fdr 0.7967 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.4092 | true fdr 0.7970 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.4069 | true fdr 0.7974 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.4086 | true fdr 0.7974 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.4062 | true fdr 0.7977 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.4079 | true fdr 0.7977 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.4095 | true fdr 0.7977 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.4112 | true fdr 0.7977 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.4128 | true fdr 0.7977 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.4105 | true fdr 0.7980 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.4122 | true fdr 0.7980 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.4098 | true fdr 0.7984 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.4075 | true fdr 0.7987 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.4092 | true fdr 0.7987 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.4108 | true fdr 0.7987 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.4085 | true fdr 0.7990 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.4062 | true fdr 0.7993 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.4078 | true fdr 0.7993 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.4055 | true fdr 0.7997 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.4072 | true fdr 0.7997 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.4049 | true fdr 0.8000 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.4065 | true fdr 0.8000 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.4042 | true fdr 0.8003 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.4019 | true fdr 0.8006 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.4036 | true fdr 0.8006 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.4052 | true fdr 0.8006 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.4068 | true fdr 0.8006 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.4045 | true fdr 0.8010 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.4023 | true fdr 0.8013 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.4039 | true fdr 0.8013 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.4055 | true fdr 0.8013 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.4032 | true fdr 0.8016 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.4048 | true fdr 0.8016 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.4065 | true fdr 0.8016 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.4042 | true fdr 0.8019 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.4019 | true fdr 0.8023 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.4035 | true fdr 0.8023 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.4013 | true fdr 0.8026 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.4029 | true fdr 0.8026 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.4045 | true fdr 0.8026 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.4061 | true fdr 0.8026 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.4038 | true fdr 0.8029 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.4016 | true fdr 0.8032 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.3994 | true fdr 0.8035 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.4010 | true fdr 0.8035 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.3987 | true fdr 0.8038 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.3965 | true fdr 0.8041 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.3981 | true fdr 0.8041 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.3997 | true fdr 0.8041 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.4013 | true fdr 0.8041 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.3990 | true fdr 0.8045 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.3968 | true fdr 0.8048 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.3984 | true fdr 0.8048 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.3962 | true fdr 0.8051 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.3978 | true fdr 0.8051 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.3956 | true fdr 0.8054 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.3972 | true fdr 0.8054 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3949 | true fdr 0.8057 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3965 | true fdr 0.8057 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.3981 | true fdr 0.8057 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.3959 | true fdr 0.8060 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3975 | true fdr 0.8060 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.3991 | true fdr 0.8060 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.4006 | true fdr 0.8060 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.3984 | true fdr 0.8063 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.3962 | true fdr 0.8066 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.3978 | true fdr 0.8066 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.3994 | true fdr 0.8066 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.4009 | true fdr 0.8066 | true power 0.7688
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.3987 | true fdr 0.8053 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0036 | est fdr 1.4003 | true fdr 0.8053 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.3981 | true fdr 0.8056 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.3997 | true fdr 0.8056 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.3975 | true fdr 0.8059 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.3953 | true fdr 0.8063 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3969 | true fdr 0.8063 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3984 | true fdr 0.8063 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.4000 | true fdr 0.8063 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3978 | true fdr 0.8066 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3956 | true fdr 0.8069 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.3935 | true fdr 0.8072 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.3913 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.3929 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.3944 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.3960 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.3975 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.3991 | true fdr 0.8075 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.3969 | true fdr 0.8078 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.3984 | true fdr 0.8078 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.3963 | true fdr 0.8080 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.3941 | true fdr 0.8083 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.3957 | true fdr 0.8083 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.3972 | true fdr 0.8083 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.3988 | true fdr 0.8083 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.4003 | true fdr 0.8083 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.3981 | true fdr 0.8086 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.3997 | true fdr 0.8086 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.3975 | true fdr 0.8089 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.3954 | true fdr 0.8092 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.3932 | true fdr 0.8095 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.3911 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.3926 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.3942 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.3957 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.3972 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0019 | est fdr 1.3988 | true fdr 0.8098 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.3966 | true fdr 0.8101 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.3945 | true fdr 0.8104 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.3960 | true fdr 0.8104 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.3939 | true fdr 0.8107 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.3918 | true fdr 0.8110 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.3933 | true fdr 0.8110 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.3912 | true fdr 0.8113 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.3927 | true fdr 0.8113 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.3942 | true fdr 0.8113 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.3957 | true fdr 0.8113 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.3973 | true fdr 0.8113 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.3951 | true fdr 0.8116 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.3967 | true fdr 0.8116 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3945 | true fdr 0.8118 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.3961 | true fdr 0.8118 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.3976 | true fdr 0.8118 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.3991 | true fdr 0.8118 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.4006 | true fdr 0.8118 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.3985 | true fdr 0.8121 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.4000 | true fdr 0.8121 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.4015 | true fdr 0.8121 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3994 | true fdr 0.8124 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3973 | true fdr 0.8127 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3988 | true fdr 0.8127 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3967 | true fdr 0.8130 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3982 | true fdr 0.8130 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3961 | true fdr 0.8133 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3940 | true fdr 0.8135 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.3955 | true fdr 0.8135 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.3934 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.3949 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.3964 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.3979 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.3994 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.4009 | true fdr 0.8138 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.3988 | true fdr 0.8141 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.4003 | true fdr 0.8141 | true power 0.7750
07-10 07:11 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:11 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.4003 | true fdr 0.8141 | true power 0.7750
07-10 07:11 fdr_control  INFO     W_est is DAG
07-10 07:11 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:11 fdr_control  INFO     ==============================
07-10 07:11 __main__     INFO     knockoff: 9 | model: 0
07-10 07:11 utils        DEBUG    load W with seed 9_0 in simulated_data/v11/v40/W
07-10 07:16 fdr_control  INFO     ==============================
07-10 07:16 fdr_control  INFO     expected FDR 0.2
07-10 07:16 fdr_control  DEBUG    thresh 3.4464 | est fdr 2.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:16 fdr_control  DEBUG    thresh 3.4401 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:16 fdr_control  DEBUG    thresh 3.1333 | est fdr 1.0000 | true fdr 0.5000 | true power 0.0063
07-10 07:16 fdr_control  DEBUG    thresh 2.8073 | est fdr 1.5000 | true fdr 0.5000 | true power 0.0063
07-10 07:16 fdr_control  DEBUG    thresh 2.7440 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0063
07-10 07:16 fdr_control  DEBUG    thresh 2.7213 | est fdr 0.7500 | true fdr 0.5000 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.4158 | est fdr 0.6000 | true fdr 0.6000 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.3997 | est fdr 0.8000 | true fdr 0.6000 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.3735 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.1361 | est fdr 0.5714 | true fdr 0.7143 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.0563 | est fdr 0.7143 | true fdr 0.7143 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 2.0204 | est fdr 0.8571 | true fdr 0.7143 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 1.9831 | est fdr 0.7500 | true fdr 0.7500 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 1.9673 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 1.9502 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0125
07-10 07:16 fdr_control  DEBUG    thresh 1.8142 | est fdr 0.8889 | true fdr 0.6667 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7977 | est fdr 0.8000 | true fdr 0.7000 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7892 | est fdr 0.9000 | true fdr 0.7000 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7586 | est fdr 1.0000 | true fdr 0.7000 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7570 | est fdr 1.1000 | true fdr 0.7000 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7310 | est fdr 1.0000 | true fdr 0.7273 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.7077 | est fdr 1.0909 | true fdr 0.7273 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.6968 | est fdr 1.1818 | true fdr 0.7273 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.6702 | est fdr 1.0833 | true fdr 0.7500 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.6400 | est fdr 1.1667 | true fdr 0.7500 | true power 0.0187
07-10 07:16 fdr_control  DEBUG    thresh 1.6050 | est fdr 1.0769 | true fdr 0.6923 | true power 0.0250
07-10 07:16 fdr_control  DEBUG    thresh 1.5998 | est fdr 1.0000 | true fdr 0.6429 | true power 0.0312
07-10 07:16 fdr_control  DEBUG    thresh 1.5952 | est fdr 1.0714 | true fdr 0.6429 | true power 0.0312
07-10 07:16 fdr_control  DEBUG    thresh 1.5914 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0312
07-10 07:16 fdr_control  DEBUG    thresh 1.5658 | est fdr 0.9375 | true fdr 0.6250 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.5197 | est fdr 1.0000 | true fdr 0.6250 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4834 | est fdr 1.0625 | true fdr 0.6250 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4827 | est fdr 1.1250 | true fdr 0.6250 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4801 | est fdr 1.0588 | true fdr 0.6471 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4638 | est fdr 1.1176 | true fdr 0.6471 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4610 | est fdr 1.0556 | true fdr 0.6667 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4498 | est fdr 1.1111 | true fdr 0.6667 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4210 | est fdr 1.0526 | true fdr 0.6842 | true power 0.0375
07-10 07:16 fdr_control  DEBUG    thresh 1.4027 | est fdr 1.0000 | true fdr 0.6500 | true power 0.0437
07-10 07:16 fdr_control  DEBUG    thresh 1.3994 | est fdr 1.0500 | true fdr 0.6500 | true power 0.0437
07-10 07:16 fdr_control  DEBUG    thresh 1.3839 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0437
07-10 07:16 fdr_control  DEBUG    thresh 1.3731 | est fdr 0.9545 | true fdr 0.6818 | true power 0.0437
07-10 07:16 fdr_control  DEBUG    thresh 1.3625 | est fdr 0.9130 | true fdr 0.6522 | true power 0.0500
07-10 07:16 fdr_control  DEBUG    thresh 1.3595 | est fdr 0.9565 | true fdr 0.6522 | true power 0.0500
07-10 07:16 fdr_control  DEBUG    thresh 1.3573 | est fdr 0.9167 | true fdr 0.6667 | true power 0.0500
07-10 07:16 fdr_control  DEBUG    thresh 1.3555 | est fdr 0.8800 | true fdr 0.6800 | true power 0.0500
07-10 07:16 fdr_control  DEBUG    thresh 1.3500 | est fdr 0.9200 | true fdr 0.6800 | true power 0.0500
07-10 07:16 fdr_control  DEBUG    thresh 1.3482 | est fdr 0.8846 | true fdr 0.6538 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3447 | est fdr 0.9231 | true fdr 0.6538 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3400 | est fdr 0.8889 | true fdr 0.6667 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3242 | est fdr 0.9259 | true fdr 0.6667 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3149 | est fdr 0.8929 | true fdr 0.6786 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3126 | est fdr 0.9286 | true fdr 0.6786 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3082 | est fdr 0.9643 | true fdr 0.6786 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.3018 | est fdr 1.0000 | true fdr 0.6786 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2993 | est fdr 1.0357 | true fdr 0.6786 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2699 | est fdr 1.0000 | true fdr 0.6897 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2641 | est fdr 1.0345 | true fdr 0.6897 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2438 | est fdr 1.0000 | true fdr 0.7000 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2345 | est fdr 1.0333 | true fdr 0.7000 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2330 | est fdr 1.0667 | true fdr 0.7000 | true power 0.0563
07-10 07:16 fdr_control  DEBUG    thresh 1.2040 | est fdr 1.0323 | true fdr 0.6774 | true power 0.0625
07-10 07:16 fdr_control  DEBUG    thresh 1.2033 | est fdr 1.0645 | true fdr 0.6774 | true power 0.0625
07-10 07:16 fdr_control  DEBUG    thresh 1.2002 | est fdr 1.0312 | true fdr 0.6562 | true power 0.0688
07-10 07:16 fdr_control  DEBUG    thresh 1.1944 | est fdr 1.0625 | true fdr 0.6562 | true power 0.0688
07-10 07:16 fdr_control  DEBUG    thresh 1.1641 | est fdr 1.0303 | true fdr 0.6364 | true power 0.0750
07-10 07:16 fdr_control  DEBUG    thresh 1.1625 | est fdr 1.0000 | true fdr 0.6176 | true power 0.0813
07-10 07:16 fdr_control  DEBUG    thresh 1.1620 | est fdr 0.9714 | true fdr 0.6286 | true power 0.0813
07-10 07:16 fdr_control  DEBUG    thresh 1.1603 | est fdr 0.9444 | true fdr 0.6111 | true power 0.0875
07-10 07:16 fdr_control  DEBUG    thresh 1.1576 | est fdr 0.9189 | true fdr 0.5946 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1513 | est fdr 0.8947 | true fdr 0.6053 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1505 | est fdr 0.9211 | true fdr 0.6053 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1458 | est fdr 0.9474 | true fdr 0.6053 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1457 | est fdr 0.9231 | true fdr 0.6154 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1455 | est fdr 0.9000 | true fdr 0.6250 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1443 | est fdr 0.9250 | true fdr 0.6250 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1423 | est fdr 0.9500 | true fdr 0.6250 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1332 | est fdr 0.9268 | true fdr 0.6341 | true power 0.0938
07-10 07:16 fdr_control  DEBUG    thresh 1.1283 | est fdr 0.9048 | true fdr 0.6190 | true power 0.1000
07-10 07:16 fdr_control  DEBUG    thresh 1.1263 | est fdr 0.9286 | true fdr 0.6190 | true power 0.1000
07-10 07:16 fdr_control  DEBUG    thresh 1.1254 | est fdr 0.9524 | true fdr 0.6190 | true power 0.1000
07-10 07:16 fdr_control  DEBUG    thresh 1.1179 | est fdr 0.9302 | true fdr 0.6279 | true power 0.1000
07-10 07:16 fdr_control  DEBUG    thresh 1.1121 | est fdr 0.9535 | true fdr 0.6279 | true power 0.1000
07-10 07:16 fdr_control  DEBUG    thresh 1.0976 | est fdr 0.9318 | true fdr 0.6136 | true power 0.1062
07-10 07:16 fdr_control  DEBUG    thresh 1.0927 | est fdr 0.9111 | true fdr 0.6000 | true power 0.1125
07-10 07:16 fdr_control  DEBUG    thresh 1.0925 | est fdr 0.8913 | true fdr 0.6087 | true power 0.1125
07-10 07:16 fdr_control  DEBUG    thresh 1.0875 | est fdr 0.8723 | true fdr 0.5957 | true power 0.1187
07-10 07:16 fdr_control  DEBUG    thresh 1.0803 | est fdr 0.8542 | true fdr 0.5833 | true power 0.1250
07-10 07:16 fdr_control  DEBUG    thresh 1.0682 | est fdr 0.8367 | true fdr 0.5714 | true power 0.1313
07-10 07:16 fdr_control  DEBUG    thresh 1.0675 | est fdr 0.8200 | true fdr 0.5600 | true power 0.1375
07-10 07:16 fdr_control  DEBUG    thresh 1.0670 | est fdr 0.8039 | true fdr 0.5490 | true power 0.1437
07-10 07:16 fdr_control  DEBUG    thresh 1.0592 | est fdr 0.7885 | true fdr 0.5577 | true power 0.1437
07-10 07:16 fdr_control  DEBUG    thresh 1.0492 | est fdr 0.7736 | true fdr 0.5660 | true power 0.1437
07-10 07:16 fdr_control  DEBUG    thresh 1.0482 | est fdr 0.7593 | true fdr 0.5556 | true power 0.1500
07-10 07:16 fdr_control  DEBUG    thresh 1.0443 | est fdr 0.7778 | true fdr 0.5556 | true power 0.1500
07-10 07:16 fdr_control  DEBUG    thresh 1.0427 | est fdr 0.7636 | true fdr 0.5455 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0426 | est fdr 0.7500 | true fdr 0.5536 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0389 | est fdr 0.7679 | true fdr 0.5536 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0375 | est fdr 0.7544 | true fdr 0.5614 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0319 | est fdr 0.7414 | true fdr 0.5690 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0212 | est fdr 0.7586 | true fdr 0.5690 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0154 | est fdr 0.7458 | true fdr 0.5763 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0138 | est fdr 0.7627 | true fdr 0.5763 | true power 0.1562
07-10 07:16 fdr_control  DEBUG    thresh 1.0116 | est fdr 0.7500 | true fdr 0.5667 | true power 0.1625
07-10 07:16 fdr_control  DEBUG    thresh 1.0108 | est fdr 0.7667 | true fdr 0.5667 | true power 0.1625
07-10 07:16 fdr_control  DEBUG    thresh 1.0041 | est fdr 0.7541 | true fdr 0.5574 | true power 0.1688
07-10 07:16 fdr_control  DEBUG    thresh 0.9936 | est fdr 0.7419 | true fdr 0.5484 | true power 0.1750
07-10 07:16 fdr_control  DEBUG    thresh 0.9910 | est fdr 0.7302 | true fdr 0.5556 | true power 0.1750
07-10 07:16 fdr_control  DEBUG    thresh 0.9905 | est fdr 0.7188 | true fdr 0.5469 | true power 0.1812
07-10 07:16 fdr_control  DEBUG    thresh 0.9882 | est fdr 0.7077 | true fdr 0.5385 | true power 0.1875
07-10 07:16 fdr_control  DEBUG    thresh 0.9858 | est fdr 0.6970 | true fdr 0.5303 | true power 0.1938
07-10 07:16 fdr_control  DEBUG    thresh 0.9757 | est fdr 0.6866 | true fdr 0.5224 | true power 0.2000
07-10 07:16 fdr_control  DEBUG    thresh 0.9729 | est fdr 0.6765 | true fdr 0.5147 | true power 0.2062
07-10 07:16 fdr_control  DEBUG    thresh 0.9674 | est fdr 0.6667 | true fdr 0.5072 | true power 0.2125
07-10 07:16 fdr_control  DEBUG    thresh 0.9665 | est fdr 0.6812 | true fdr 0.5072 | true power 0.2125
07-10 07:16 fdr_control  DEBUG    thresh 0.9653 | est fdr 0.6957 | true fdr 0.5072 | true power 0.2125
07-10 07:16 fdr_control  DEBUG    thresh 0.9647 | est fdr 0.6857 | true fdr 0.5143 | true power 0.2125
07-10 07:16 fdr_control  DEBUG    thresh 0.9560 | est fdr 0.6761 | true fdr 0.5211 | true power 0.2125
07-10 07:16 fdr_control  DEBUG    thresh 0.9533 | est fdr 0.6667 | true fdr 0.5139 | true power 0.2188
07-10 07:16 fdr_control  DEBUG    thresh 0.9453 | est fdr 0.6806 | true fdr 0.5139 | true power 0.2188
07-10 07:16 fdr_control  DEBUG    thresh 0.9439 | est fdr 0.6944 | true fdr 0.5139 | true power 0.2188
07-10 07:16 fdr_control  DEBUG    thresh 0.9317 | est fdr 0.6849 | true fdr 0.5068 | true power 0.2250
07-10 07:16 fdr_control  DEBUG    thresh 0.9293 | est fdr 0.6757 | true fdr 0.5000 | true power 0.2313
07-10 07:16 fdr_control  DEBUG    thresh 0.9255 | est fdr 0.6892 | true fdr 0.5000 | true power 0.2313
07-10 07:16 fdr_control  DEBUG    thresh 0.9242 | est fdr 0.7027 | true fdr 0.5000 | true power 0.2313
07-10 07:16 fdr_control  DEBUG    thresh 0.9236 | est fdr 0.6933 | true fdr 0.4933 | true power 0.2375
07-10 07:16 fdr_control  DEBUG    thresh 0.9234 | est fdr 0.7067 | true fdr 0.4933 | true power 0.2375
07-10 07:16 fdr_control  DEBUG    thresh 0.9217 | est fdr 0.6974 | true fdr 0.4868 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.9217 | est fdr 0.7105 | true fdr 0.4868 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.9121 | est fdr 0.7237 | true fdr 0.4868 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.9080 | est fdr 0.7368 | true fdr 0.4868 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8988 | est fdr 0.7273 | true fdr 0.4935 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8955 | est fdr 0.7179 | true fdr 0.5000 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8945 | est fdr 0.7089 | true fdr 0.5063 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8924 | est fdr 0.7000 | true fdr 0.5125 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8897 | est fdr 0.7125 | true fdr 0.5125 | true power 0.2437
07-10 07:16 fdr_control  DEBUG    thresh 0.8870 | est fdr 0.7037 | true fdr 0.5062 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8817 | est fdr 0.6951 | true fdr 0.5122 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8786 | est fdr 0.7073 | true fdr 0.5122 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8764 | est fdr 0.7195 | true fdr 0.5122 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8763 | est fdr 0.7317 | true fdr 0.5122 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8742 | est fdr 0.7229 | true fdr 0.5181 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8707 | est fdr 0.7349 | true fdr 0.5181 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8696 | est fdr 0.7262 | true fdr 0.5238 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8675 | est fdr 0.7381 | true fdr 0.5238 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8661 | est fdr 0.7500 | true fdr 0.5238 | true power 0.2500
07-10 07:16 fdr_control  DEBUG    thresh 0.8657 | est fdr 0.7412 | true fdr 0.5176 | true power 0.2562
07-10 07:16 fdr_control  DEBUG    thresh 0.8612 | est fdr 0.7326 | true fdr 0.5233 | true power 0.2562
07-10 07:16 fdr_control  DEBUG    thresh 0.8595 | est fdr 0.7241 | true fdr 0.5287 | true power 0.2562
07-10 07:16 fdr_control  DEBUG    thresh 0.8563 | est fdr 0.7159 | true fdr 0.5341 | true power 0.2562
07-10 07:16 fdr_control  DEBUG    thresh 0.8524 | est fdr 0.7079 | true fdr 0.5281 | true power 0.2625
07-10 07:16 fdr_control  DEBUG    thresh 0.8517 | est fdr 0.7000 | true fdr 0.5333 | true power 0.2625
07-10 07:16 fdr_control  DEBUG    thresh 0.8492 | est fdr 0.6923 | true fdr 0.5385 | true power 0.2625
07-10 07:16 fdr_control  DEBUG    thresh 0.8466 | est fdr 0.7033 | true fdr 0.5385 | true power 0.2625
07-10 07:16 fdr_control  DEBUG    thresh 0.8450 | est fdr 0.6957 | true fdr 0.5326 | true power 0.2687
07-10 07:16 fdr_control  DEBUG    thresh 0.8395 | est fdr 0.7065 | true fdr 0.5326 | true power 0.2687
07-10 07:16 fdr_control  DEBUG    thresh 0.8394 | est fdr 0.6989 | true fdr 0.5376 | true power 0.2687
07-10 07:16 fdr_control  DEBUG    thresh 0.8348 | est fdr 0.6915 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.8325 | est fdr 0.7021 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.8261 | est fdr 0.7128 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.8210 | est fdr 0.7234 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.8037 | est fdr 0.7340 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.8022 | est fdr 0.7447 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.7985 | est fdr 0.7553 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.7978 | est fdr 0.7660 | true fdr 0.5319 | true power 0.2750
07-10 07:16 fdr_control  DEBUG    thresh 0.7949 | est fdr 0.7579 | true fdr 0.5263 | true power 0.2812
07-10 07:16 fdr_control  DEBUG    thresh 0.7938 | est fdr 0.7500 | true fdr 0.5312 | true power 0.2812
07-10 07:16 fdr_control  DEBUG    thresh 0.7921 | est fdr 0.7423 | true fdr 0.5361 | true power 0.2812
07-10 07:16 fdr_control  DEBUG    thresh 0.7878 | est fdr 0.7347 | true fdr 0.5306 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7839 | est fdr 0.7273 | true fdr 0.5354 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7823 | est fdr 0.7200 | true fdr 0.5400 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7816 | est fdr 0.7129 | true fdr 0.5446 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7800 | est fdr 0.7228 | true fdr 0.5446 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7798 | est fdr 0.7157 | true fdr 0.5490 | true power 0.2875
07-10 07:16 fdr_control  DEBUG    thresh 0.7770 | est fdr 0.7087 | true fdr 0.5437 | true power 0.2938
07-10 07:16 fdr_control  DEBUG    thresh 0.7755 | est fdr 0.7019 | true fdr 0.5385 | true power 0.3000
07-10 07:16 fdr_control  DEBUG    thresh 0.7754 | est fdr 0.6952 | true fdr 0.5333 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7685 | est fdr 0.7048 | true fdr 0.5333 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7680 | est fdr 0.7143 | true fdr 0.5333 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7539 | est fdr 0.7238 | true fdr 0.5333 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7495 | est fdr 0.7170 | true fdr 0.5377 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7484 | est fdr 0.7103 | true fdr 0.5421 | true power 0.3063
07-10 07:16 fdr_control  DEBUG    thresh 0.7397 | est fdr 0.7037 | true fdr 0.5370 | true power 0.3125
07-10 07:16 fdr_control  DEBUG    thresh 0.7394 | est fdr 0.6972 | true fdr 0.5321 | true power 0.3187
07-10 07:16 fdr_control  DEBUG    thresh 0.7393 | est fdr 0.7064 | true fdr 0.5321 | true power 0.3187
07-10 07:16 fdr_control  DEBUG    thresh 0.7390 | est fdr 0.7156 | true fdr 0.5321 | true power 0.3187
07-10 07:16 fdr_control  DEBUG    thresh 0.7366 | est fdr 0.7091 | true fdr 0.5364 | true power 0.3187
07-10 07:16 fdr_control  DEBUG    thresh 0.7312 | est fdr 0.7027 | true fdr 0.5315 | true power 0.3250
07-10 07:16 fdr_control  DEBUG    thresh 0.7295 | est fdr 0.6964 | true fdr 0.5268 | true power 0.3312
07-10 07:16 fdr_control  DEBUG    thresh 0.7228 | est fdr 0.6903 | true fdr 0.5221 | true power 0.3375
07-10 07:16 fdr_control  DEBUG    thresh 0.7203 | est fdr 0.6842 | true fdr 0.5263 | true power 0.3375
07-10 07:16 fdr_control  DEBUG    thresh 0.7190 | est fdr 0.6783 | true fdr 0.5217 | true power 0.3438
07-10 07:16 fdr_control  DEBUG    thresh 0.7169 | est fdr 0.6724 | true fdr 0.5172 | true power 0.3500
07-10 07:16 fdr_control  DEBUG    thresh 0.7136 | est fdr 0.6667 | true fdr 0.5214 | true power 0.3500
07-10 07:16 fdr_control  DEBUG    thresh 0.7130 | est fdr 0.6610 | true fdr 0.5254 | true power 0.3500
07-10 07:16 fdr_control  DEBUG    thresh 0.7105 | est fdr 0.6555 | true fdr 0.5294 | true power 0.3500
07-10 07:16 fdr_control  DEBUG    thresh 0.7068 | est fdr 0.6500 | true fdr 0.5250 | true power 0.3563
07-10 07:16 fdr_control  DEBUG    thresh 0.7067 | est fdr 0.6446 | true fdr 0.5207 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.7051 | est fdr 0.6393 | true fdr 0.5246 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.7048 | est fdr 0.6475 | true fdr 0.5246 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.6975 | est fdr 0.6557 | true fdr 0.5246 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.6957 | est fdr 0.6639 | true fdr 0.5246 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.6927 | est fdr 0.6585 | true fdr 0.5285 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.6831 | est fdr 0.6667 | true fdr 0.5285 | true power 0.3625
07-10 07:16 fdr_control  DEBUG    thresh 0.6821 | est fdr 0.6613 | true fdr 0.5242 | true power 0.3688
07-10 07:16 fdr_control  DEBUG    thresh 0.6809 | est fdr 0.6560 | true fdr 0.5200 | true power 0.3750
07-10 07:16 fdr_control  DEBUG    thresh 0.6776 | est fdr 0.6508 | true fdr 0.5238 | true power 0.3750
07-10 07:16 fdr_control  DEBUG    thresh 0.6762 | est fdr 0.6457 | true fdr 0.5197 | true power 0.3812
07-10 07:16 fdr_control  DEBUG    thresh 0.6756 | est fdr 0.6406 | true fdr 0.5234 | true power 0.3812
07-10 07:16 fdr_control  DEBUG    thresh 0.6734 | est fdr 0.6484 | true fdr 0.5234 | true power 0.3812
07-10 07:16 fdr_control  DEBUG    thresh 0.6722 | est fdr 0.6434 | true fdr 0.5271 | true power 0.3812
07-10 07:16 fdr_control  DEBUG    thresh 0.6715 | est fdr 0.6385 | true fdr 0.5231 | true power 0.3875
07-10 07:16 fdr_control  DEBUG    thresh 0.6698 | est fdr 0.6336 | true fdr 0.5191 | true power 0.3937
07-10 07:16 fdr_control  DEBUG    thresh 0.6691 | est fdr 0.6288 | true fdr 0.5227 | true power 0.3937
07-10 07:16 fdr_control  DEBUG    thresh 0.6655 | est fdr 0.6241 | true fdr 0.5263 | true power 0.3937
07-10 07:16 fdr_control  DEBUG    thresh 0.6551 | est fdr 0.6194 | true fdr 0.5299 | true power 0.3937
07-10 07:16 fdr_control  DEBUG    thresh 0.6542 | est fdr 0.6269 | true fdr 0.5299 | true power 0.3937
07-10 07:16 fdr_control  DEBUG    thresh 0.6538 | est fdr 0.6222 | true fdr 0.5259 | true power 0.4000
07-10 07:16 fdr_control  DEBUG    thresh 0.6447 | est fdr 0.6176 | true fdr 0.5221 | true power 0.4062
07-10 07:16 fdr_control  DEBUG    thresh 0.6412 | est fdr 0.6131 | true fdr 0.5255 | true power 0.4062
07-10 07:16 fdr_control  DEBUG    thresh 0.6410 | est fdr 0.6204 | true fdr 0.5255 | true power 0.4062
07-10 07:16 fdr_control  DEBUG    thresh 0.6398 | est fdr 0.6277 | true fdr 0.5255 | true power 0.4062
07-10 07:16 fdr_control  DEBUG    thresh 0.6393 | est fdr 0.6232 | true fdr 0.5217 | true power 0.4125
07-10 07:16 fdr_control  DEBUG    thresh 0.6391 | est fdr 0.6304 | true fdr 0.5217 | true power 0.4125
07-10 07:16 fdr_control  DEBUG    thresh 0.6361 | est fdr 0.6259 | true fdr 0.5252 | true power 0.4125
07-10 07:16 fdr_control  DEBUG    thresh 0.6348 | est fdr 0.6214 | true fdr 0.5286 | true power 0.4125
07-10 07:16 fdr_control  DEBUG    thresh 0.6269 | est fdr 0.6170 | true fdr 0.5248 | true power 0.4188
07-10 07:16 fdr_control  DEBUG    thresh 0.6261 | est fdr 0.6241 | true fdr 0.5248 | true power 0.4188
07-10 07:16 fdr_control  DEBUG    thresh 0.6253 | est fdr 0.6197 | true fdr 0.5282 | true power 0.4188
07-10 07:16 fdr_control  DEBUG    thresh 0.6251 | est fdr 0.6154 | true fdr 0.5245 | true power 0.4250
07-10 07:16 fdr_control  DEBUG    thresh 0.6240 | est fdr 0.6224 | true fdr 0.5245 | true power 0.4250
07-10 07:16 fdr_control  DEBUG    thresh 0.6200 | est fdr 0.6181 | true fdr 0.5278 | true power 0.4250
07-10 07:16 fdr_control  DEBUG    thresh 0.6169 | est fdr 0.6250 | true fdr 0.5278 | true power 0.4250
07-10 07:16 fdr_control  DEBUG    thresh 0.6103 | est fdr 0.6207 | true fdr 0.5310 | true power 0.4250
07-10 07:16 fdr_control  DEBUG    thresh 0.6039 | est fdr 0.6164 | true fdr 0.5274 | true power 0.4313
07-10 07:16 fdr_control  DEBUG    thresh 0.6005 | est fdr 0.6122 | true fdr 0.5238 | true power 0.4375
07-10 07:16 fdr_control  DEBUG    thresh 0.6003 | est fdr 0.6081 | true fdr 0.5270 | true power 0.4375
07-10 07:16 fdr_control  DEBUG    thresh 0.5997 | est fdr 0.6149 | true fdr 0.5270 | true power 0.4375
07-10 07:16 fdr_control  DEBUG    thresh 0.5978 | est fdr 0.6107 | true fdr 0.5235 | true power 0.4437
07-10 07:16 fdr_control  DEBUG    thresh 0.5921 | est fdr 0.6067 | true fdr 0.5267 | true power 0.4437
07-10 07:16 fdr_control  DEBUG    thresh 0.5902 | est fdr 0.6133 | true fdr 0.5267 | true power 0.4437
07-10 07:16 fdr_control  DEBUG    thresh 0.5812 | est fdr 0.6200 | true fdr 0.5267 | true power 0.4437
07-10 07:16 fdr_control  DEBUG    thresh 0.5806 | est fdr 0.6159 | true fdr 0.5232 | true power 0.4500
07-10 07:16 fdr_control  DEBUG    thresh 0.5779 | est fdr 0.6225 | true fdr 0.5232 | true power 0.4500
07-10 07:16 fdr_control  DEBUG    thresh 0.5773 | est fdr 0.6184 | true fdr 0.5197 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5771 | est fdr 0.6144 | true fdr 0.5229 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5764 | est fdr 0.6104 | true fdr 0.5260 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5731 | est fdr 0.6065 | true fdr 0.5290 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5678 | est fdr 0.6129 | true fdr 0.5290 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5669 | est fdr 0.6090 | true fdr 0.5321 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5656 | est fdr 0.6154 | true fdr 0.5321 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5655 | est fdr 0.6115 | true fdr 0.5350 | true power 0.4562
07-10 07:16 fdr_control  DEBUG    thresh 0.5580 | est fdr 0.6076 | true fdr 0.5316 | true power 0.4625
07-10 07:16 fdr_control  DEBUG    thresh 0.5529 | est fdr 0.6038 | true fdr 0.5346 | true power 0.4625
07-10 07:16 fdr_control  DEBUG    thresh 0.5524 | est fdr 0.6000 | true fdr 0.5375 | true power 0.4625
07-10 07:16 fdr_control  DEBUG    thresh 0.5515 | est fdr 0.5963 | true fdr 0.5404 | true power 0.4625
07-10 07:16 fdr_control  DEBUG    thresh 0.5514 | est fdr 0.5926 | true fdr 0.5432 | true power 0.4625
07-10 07:16 fdr_control  DEBUG    thresh 0.5499 | est fdr 0.5890 | true fdr 0.5399 | true power 0.4688
07-10 07:16 fdr_control  DEBUG    thresh 0.5476 | est fdr 0.5854 | true fdr 0.5366 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5442 | est fdr 0.5818 | true fdr 0.5394 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5364 | est fdr 0.5879 | true fdr 0.5394 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5357 | est fdr 0.5843 | true fdr 0.5422 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5320 | est fdr 0.5904 | true fdr 0.5422 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5308 | est fdr 0.5868 | true fdr 0.5449 | true power 0.4750
07-10 07:16 fdr_control  DEBUG    thresh 0.5244 | est fdr 0.5833 | true fdr 0.5417 | true power 0.4813
07-10 07:16 fdr_control  DEBUG    thresh 0.5214 | est fdr 0.5799 | true fdr 0.5444 | true power 0.4813
07-10 07:16 fdr_control  DEBUG    thresh 0.5212 | est fdr 0.5858 | true fdr 0.5444 | true power 0.4813
07-10 07:16 fdr_control  DEBUG    thresh 0.5182 | est fdr 0.5917 | true fdr 0.5444 | true power 0.4813
07-10 07:16 fdr_control  DEBUG    thresh 0.5174 | est fdr 0.5882 | true fdr 0.5412 | true power 0.4875
07-10 07:16 fdr_control  DEBUG    thresh 0.5122 | est fdr 0.5848 | true fdr 0.5380 | true power 0.4938
07-10 07:16 fdr_control  DEBUG    thresh 0.5091 | est fdr 0.5906 | true fdr 0.5380 | true power 0.4938
07-10 07:16 fdr_control  DEBUG    thresh 0.5091 | est fdr 0.5872 | true fdr 0.5349 | true power 0.5000
07-10 07:16 fdr_control  DEBUG    thresh 0.5089 | est fdr 0.5838 | true fdr 0.5376 | true power 0.5000
07-10 07:16 fdr_control  DEBUG    thresh 0.5010 | est fdr 0.5805 | true fdr 0.5402 | true power 0.5000
07-10 07:16 fdr_control  DEBUG    thresh 0.5004 | est fdr 0.5771 | true fdr 0.5371 | true power 0.5062
07-10 07:16 fdr_control  DEBUG    thresh 0.4980 | est fdr 0.5829 | true fdr 0.5371 | true power 0.5062
07-10 07:16 fdr_control  DEBUG    thresh 0.4978 | est fdr 0.5886 | true fdr 0.5371 | true power 0.5062
07-10 07:16 fdr_control  DEBUG    thresh 0.4963 | est fdr 0.5852 | true fdr 0.5341 | true power 0.5125
07-10 07:16 fdr_control  DEBUG    thresh 0.4960 | est fdr 0.5819 | true fdr 0.5311 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4954 | est fdr 0.5787 | true fdr 0.5337 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4935 | est fdr 0.5754 | true fdr 0.5363 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4931 | est fdr 0.5722 | true fdr 0.5389 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4914 | est fdr 0.5778 | true fdr 0.5389 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4907 | est fdr 0.5746 | true fdr 0.5414 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4902 | est fdr 0.5801 | true fdr 0.5414 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4898 | est fdr 0.5856 | true fdr 0.5414 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4895 | est fdr 0.5912 | true fdr 0.5414 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4887 | est fdr 0.5879 | true fdr 0.5440 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4846 | est fdr 0.5934 | true fdr 0.5440 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4821 | est fdr 0.5989 | true fdr 0.5440 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4820 | est fdr 0.5956 | true fdr 0.5464 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4806 | est fdr 0.5924 | true fdr 0.5489 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4781 | est fdr 0.5978 | true fdr 0.5489 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4712 | est fdr 0.6033 | true fdr 0.5489 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4706 | est fdr 0.6087 | true fdr 0.5489 | true power 0.5188
07-10 07:16 fdr_control  DEBUG    thresh 0.4693 | est fdr 0.6054 | true fdr 0.5459 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4683 | est fdr 0.6108 | true fdr 0.5459 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4660 | est fdr 0.6162 | true fdr 0.5459 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4648 | est fdr 0.6129 | true fdr 0.5484 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4594 | est fdr 0.6183 | true fdr 0.5484 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4582 | est fdr 0.6237 | true fdr 0.5484 | true power 0.5250
07-10 07:16 fdr_control  DEBUG    thresh 0.4580 | est fdr 0.6203 | true fdr 0.5455 | true power 0.5312
07-10 07:16 fdr_control  DEBUG    thresh 0.4577 | est fdr 0.6257 | true fdr 0.5455 | true power 0.5312
07-10 07:16 fdr_control  DEBUG    thresh 0.4556 | est fdr 0.6223 | true fdr 0.5426 | true power 0.5375
07-10 07:16 fdr_control  DEBUG    thresh 0.4551 | est fdr 0.6277 | true fdr 0.5426 | true power 0.5375
07-10 07:16 fdr_control  DEBUG    thresh 0.4551 | est fdr 0.6243 | true fdr 0.5450 | true power 0.5375
07-10 07:16 fdr_control  DEBUG    thresh 0.4548 | est fdr 0.6211 | true fdr 0.5421 | true power 0.5437
07-10 07:16 fdr_control  DEBUG    thresh 0.4532 | est fdr 0.6178 | true fdr 0.5445 | true power 0.5437
07-10 07:16 fdr_control  DEBUG    thresh 0.4527 | est fdr 0.6146 | true fdr 0.5417 | true power 0.5500
07-10 07:16 fdr_control  DEBUG    thresh 0.4459 | est fdr 0.6198 | true fdr 0.5417 | true power 0.5500
07-10 07:16 fdr_control  DEBUG    thresh 0.4445 | est fdr 0.6166 | true fdr 0.5440 | true power 0.5500
07-10 07:16 fdr_control  DEBUG    thresh 0.4437 | est fdr 0.6134 | true fdr 0.5464 | true power 0.5500
07-10 07:16 fdr_control  DEBUG    thresh 0.4426 | est fdr 0.6103 | true fdr 0.5436 | true power 0.5563
07-10 07:16 fdr_control  DEBUG    thresh 0.4420 | est fdr 0.6071 | true fdr 0.5459 | true power 0.5563
07-10 07:16 fdr_control  DEBUG    thresh 0.4414 | est fdr 0.6041 | true fdr 0.5482 | true power 0.5563
07-10 07:16 fdr_control  DEBUG    thresh 0.4410 | est fdr 0.6091 | true fdr 0.5482 | true power 0.5563
07-10 07:16 fdr_control  DEBUG    thresh 0.4394 | est fdr 0.6061 | true fdr 0.5505 | true power 0.5563
07-10 07:16 fdr_control  DEBUG    thresh 0.4358 | est fdr 0.6030 | true fdr 0.5477 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4345 | est fdr 0.6080 | true fdr 0.5477 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4319 | est fdr 0.6131 | true fdr 0.5477 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4293 | est fdr 0.6100 | true fdr 0.5500 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4284 | est fdr 0.6150 | true fdr 0.5500 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4278 | est fdr 0.6200 | true fdr 0.5500 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4268 | est fdr 0.6169 | true fdr 0.5522 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4246 | est fdr 0.6219 | true fdr 0.5522 | true power 0.5625
07-10 07:16 fdr_control  DEBUG    thresh 0.4238 | est fdr 0.6188 | true fdr 0.5495 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4237 | est fdr 0.6238 | true fdr 0.5495 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4218 | est fdr 0.6287 | true fdr 0.5495 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4214 | est fdr 0.6337 | true fdr 0.5495 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4194 | est fdr 0.6305 | true fdr 0.5517 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4188 | est fdr 0.6275 | true fdr 0.5539 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4185 | est fdr 0.6244 | true fdr 0.5561 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4139 | est fdr 0.6293 | true fdr 0.5561 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4124 | est fdr 0.6262 | true fdr 0.5583 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4123 | est fdr 0.6311 | true fdr 0.5583 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4103 | est fdr 0.6359 | true fdr 0.5583 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4102 | est fdr 0.6329 | true fdr 0.5604 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4100 | est fdr 0.6298 | true fdr 0.5625 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4087 | est fdr 0.6346 | true fdr 0.5625 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4081 | est fdr 0.6316 | true fdr 0.5646 | true power 0.5687
07-10 07:16 fdr_control  DEBUG    thresh 0.4037 | est fdr 0.6286 | true fdr 0.5619 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.4037 | est fdr 0.6333 | true fdr 0.5619 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.4036 | est fdr 0.6381 | true fdr 0.5619 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.4006 | est fdr 0.6429 | true fdr 0.5619 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.3991 | est fdr 0.6398 | true fdr 0.5640 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.3975 | est fdr 0.6445 | true fdr 0.5640 | true power 0.5750
07-10 07:16 fdr_control  DEBUG    thresh 0.3956 | est fdr 0.6415 | true fdr 0.5613 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3955 | est fdr 0.6462 | true fdr 0.5613 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3955 | est fdr 0.6432 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3939 | est fdr 0.6479 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3929 | est fdr 0.6526 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3914 | est fdr 0.6573 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3911 | est fdr 0.6620 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3901 | est fdr 0.6667 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3885 | est fdr 0.6714 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3879 | est fdr 0.6761 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3850 | est fdr 0.6808 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3829 | est fdr 0.6854 | true fdr 0.5634 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3774 | est fdr 0.6822 | true fdr 0.5654 | true power 0.5813
07-10 07:16 fdr_control  DEBUG    thresh 0.3772 | est fdr 0.6791 | true fdr 0.5628 | true power 0.5875
07-10 07:16 fdr_control  DEBUG    thresh 0.3762 | est fdr 0.6759 | true fdr 0.5648 | true power 0.5875
07-10 07:16 fdr_control  DEBUG    thresh 0.3730 | est fdr 0.6728 | true fdr 0.5622 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3722 | est fdr 0.6774 | true fdr 0.5622 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3710 | est fdr 0.6743 | true fdr 0.5642 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3705 | est fdr 0.6789 | true fdr 0.5642 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3692 | est fdr 0.6835 | true fdr 0.5642 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3683 | est fdr 0.6804 | true fdr 0.5662 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3665 | est fdr 0.6773 | true fdr 0.5682 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3663 | est fdr 0.6818 | true fdr 0.5682 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3662 | est fdr 0.6864 | true fdr 0.5682 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3659 | est fdr 0.6909 | true fdr 0.5682 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3657 | est fdr 0.6955 | true fdr 0.5682 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3647 | est fdr 0.6923 | true fdr 0.5701 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3573 | est fdr 0.6892 | true fdr 0.5721 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3564 | est fdr 0.6937 | true fdr 0.5721 | true power 0.5938
07-10 07:16 fdr_control  DEBUG    thresh 0.3564 | est fdr 0.6906 | true fdr 0.5695 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3553 | est fdr 0.6951 | true fdr 0.5695 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3529 | est fdr 0.6920 | true fdr 0.5714 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3521 | est fdr 0.6889 | true fdr 0.5733 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3519 | est fdr 0.6858 | true fdr 0.5752 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3518 | est fdr 0.6903 | true fdr 0.5752 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3509 | est fdr 0.6872 | true fdr 0.5771 | true power 0.6000
07-10 07:16 fdr_control  DEBUG    thresh 0.3506 | est fdr 0.6842 | true fdr 0.5746 | true power 0.6062
07-10 07:16 fdr_control  DEBUG    thresh 0.3499 | est fdr 0.6812 | true fdr 0.5764 | true power 0.6062
07-10 07:16 fdr_control  DEBUG    thresh 0.3495 | est fdr 0.6856 | true fdr 0.5764 | true power 0.6062
07-10 07:16 fdr_control  DEBUG    thresh 0.3494 | est fdr 0.6826 | true fdr 0.5783 | true power 0.6062
07-10 07:16 fdr_control  DEBUG    thresh 0.3486 | est fdr 0.6870 | true fdr 0.5783 | true power 0.6062
07-10 07:16 fdr_control  DEBUG    thresh 0.3482 | est fdr 0.6840 | true fdr 0.5758 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3478 | est fdr 0.6883 | true fdr 0.5758 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3472 | est fdr 0.6926 | true fdr 0.5758 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3466 | est fdr 0.6897 | true fdr 0.5776 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3447 | est fdr 0.6940 | true fdr 0.5776 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3424 | est fdr 0.6910 | true fdr 0.5794 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3412 | est fdr 0.6953 | true fdr 0.5794 | true power 0.6125
07-10 07:16 fdr_control  DEBUG    thresh 0.3410 | est fdr 0.6923 | true fdr 0.5769 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3409 | est fdr 0.6894 | true fdr 0.5787 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3408 | est fdr 0.6936 | true fdr 0.5787 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3404 | est fdr 0.6979 | true fdr 0.5787 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3367 | est fdr 0.6949 | true fdr 0.5805 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3345 | est fdr 0.6992 | true fdr 0.5805 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3345 | est fdr 0.7034 | true fdr 0.5805 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3343 | est fdr 0.7004 | true fdr 0.5823 | true power 0.6188
07-10 07:16 fdr_control  DEBUG    thresh 0.3341 | est fdr 0.6975 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3339 | est fdr 0.7017 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3327 | est fdr 0.7059 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3319 | est fdr 0.7101 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3306 | est fdr 0.7143 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3304 | est fdr 0.7185 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3288 | est fdr 0.7227 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3286 | est fdr 0.7269 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3284 | est fdr 0.7311 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3281 | est fdr 0.7353 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3279 | est fdr 0.7395 | true fdr 0.5798 | true power 0.6250
07-10 07:16 fdr_control  DEBUG    thresh 0.3273 | est fdr 0.7364 | true fdr 0.5774 | true power 0.6312
07-10 07:16 fdr_control  DEBUG    thresh 0.3263 | est fdr 0.7406 | true fdr 0.5774 | true power 0.6312
07-10 07:16 fdr_control  DEBUG    thresh 0.3262 | est fdr 0.7448 | true fdr 0.5774 | true power 0.6312
07-10 07:16 fdr_control  DEBUG    thresh 0.3242 | est fdr 0.7490 | true fdr 0.5774 | true power 0.6312
07-10 07:16 fdr_control  DEBUG    thresh 0.3240 | est fdr 0.7458 | true fdr 0.5792 | true power 0.6312
07-10 07:16 fdr_control  DEBUG    thresh 0.3214 | est fdr 0.7427 | true fdr 0.5768 | true power 0.6375
07-10 07:16 fdr_control  DEBUG    thresh 0.3213 | est fdr 0.7397 | true fdr 0.5785 | true power 0.6375
07-10 07:16 fdr_control  DEBUG    thresh 0.3207 | est fdr 0.7438 | true fdr 0.5785 | true power 0.6375
07-10 07:16 fdr_control  DEBUG    thresh 0.3203 | est fdr 0.7479 | true fdr 0.5785 | true power 0.6375
07-10 07:16 fdr_control  DEBUG    thresh 0.3185 | est fdr 0.7521 | true fdr 0.5785 | true power 0.6375
07-10 07:16 fdr_control  DEBUG    thresh 0.3181 | est fdr 0.7490 | true fdr 0.5761 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3174 | est fdr 0.7459 | true fdr 0.5779 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3144 | est fdr 0.7500 | true fdr 0.5779 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3139 | est fdr 0.7469 | true fdr 0.5796 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3127 | est fdr 0.7510 | true fdr 0.5796 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3126 | est fdr 0.7551 | true fdr 0.5796 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3125 | est fdr 0.7592 | true fdr 0.5796 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3121 | est fdr 0.7561 | true fdr 0.5813 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3097 | est fdr 0.7602 | true fdr 0.5813 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3086 | est fdr 0.7642 | true fdr 0.5813 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3083 | est fdr 0.7683 | true fdr 0.5813 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3071 | est fdr 0.7652 | true fdr 0.5830 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3067 | est fdr 0.7621 | true fdr 0.5847 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3063 | est fdr 0.7590 | true fdr 0.5863 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.7631 | true fdr 0.5863 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3023 | est fdr 0.7671 | true fdr 0.5863 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.3002 | est fdr 0.7711 | true fdr 0.5863 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.2995 | est fdr 0.7751 | true fdr 0.5863 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.2969 | est fdr 0.7720 | true fdr 0.5880 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.2962 | est fdr 0.7760 | true fdr 0.5880 | true power 0.6438
07-10 07:16 fdr_control  DEBUG    thresh 0.2949 | est fdr 0.7729 | true fdr 0.5857 | true power 0.6500
07-10 07:16 fdr_control  DEBUG    thresh 0.2946 | est fdr 0.7769 | true fdr 0.5857 | true power 0.6500
07-10 07:16 fdr_control  DEBUG    thresh 0.2941 | est fdr 0.7738 | true fdr 0.5833 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2935 | est fdr 0.7778 | true fdr 0.5833 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2932 | est fdr 0.7817 | true fdr 0.5833 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2927 | est fdr 0.7787 | true fdr 0.5850 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2920 | est fdr 0.7756 | true fdr 0.5866 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2920 | est fdr 0.7725 | true fdr 0.5882 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2915 | est fdr 0.7695 | true fdr 0.5898 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2903 | est fdr 0.7665 | true fdr 0.5914 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2900 | est fdr 0.7636 | true fdr 0.5930 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2890 | est fdr 0.7674 | true fdr 0.5930 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2889 | est fdr 0.7713 | true fdr 0.5930 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2884 | est fdr 0.7683 | true fdr 0.5946 | true power 0.6562
07-10 07:16 fdr_control  DEBUG    thresh 0.2879 | est fdr 0.7654 | true fdr 0.5923 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2862 | est fdr 0.7692 | true fdr 0.5923 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2862 | est fdr 0.7663 | true fdr 0.5939 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2844 | est fdr 0.7701 | true fdr 0.5939 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2840 | est fdr 0.7739 | true fdr 0.5939 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2811 | est fdr 0.7778 | true fdr 0.5939 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2805 | est fdr 0.7816 | true fdr 0.5939 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2800 | est fdr 0.7786 | true fdr 0.5954 | true power 0.6625
07-10 07:16 fdr_control  DEBUG    thresh 0.2792 | est fdr 0.7757 | true fdr 0.5932 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2787 | est fdr 0.7795 | true fdr 0.5932 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2773 | est fdr 0.7765 | true fdr 0.5947 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2773 | est fdr 0.7803 | true fdr 0.5947 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2754 | est fdr 0.7841 | true fdr 0.5947 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2753 | est fdr 0.7879 | true fdr 0.5947 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2752 | est fdr 0.7917 | true fdr 0.5947 | true power 0.6687
07-10 07:16 fdr_control  DEBUG    thresh 0.2732 | est fdr 0.7887 | true fdr 0.5925 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2714 | est fdr 0.7857 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2714 | est fdr 0.7895 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2707 | est fdr 0.7932 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2706 | est fdr 0.7970 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2703 | est fdr 0.8008 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2697 | est fdr 0.8045 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2681 | est fdr 0.8083 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2675 | est fdr 0.8120 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2669 | est fdr 0.8158 | true fdr 0.5940 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2652 | est fdr 0.8127 | true fdr 0.5955 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2618 | est fdr 0.8165 | true fdr 0.5955 | true power 0.6750
07-10 07:16 fdr_control  DEBUG    thresh 0.2609 | est fdr 0.8134 | true fdr 0.5933 | true power 0.6813
07-10 07:16 fdr_control  DEBUG    thresh 0.2600 | est fdr 0.8104 | true fdr 0.5948 | true power 0.6813
07-10 07:16 fdr_control  DEBUG    thresh 0.2572 | est fdr 0.8141 | true fdr 0.5948 | true power 0.6813
07-10 07:16 fdr_control  DEBUG    thresh 0.2565 | est fdr 0.8111 | true fdr 0.5926 | true power 0.6875
07-10 07:16 fdr_control  DEBUG    thresh 0.2563 | est fdr 0.8081 | true fdr 0.5941 | true power 0.6875
07-10 07:16 fdr_control  DEBUG    thresh 0.2559 | est fdr 0.8118 | true fdr 0.5941 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2548 | est fdr 0.8088 | true fdr 0.5956 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2545 | est fdr 0.8059 | true fdr 0.5971 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2534 | est fdr 0.8029 | true fdr 0.5985 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2531 | est fdr 0.8066 | true fdr 0.5985 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2530 | est fdr 0.8102 | true fdr 0.5985 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2525 | est fdr 0.8073 | true fdr 0.6000 | true power 0.6875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2521 | est fdr 0.8043 | true fdr 0.5978 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2488 | est fdr 0.8014 | true fdr 0.5993 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2465 | est fdr 0.8051 | true fdr 0.5993 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2454 | est fdr 0.8087 | true fdr 0.5993 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2453 | est fdr 0.8123 | true fdr 0.5993 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2448 | est fdr 0.8094 | true fdr 0.6007 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2448 | est fdr 0.8129 | true fdr 0.6007 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2438 | est fdr 0.8100 | true fdr 0.6022 | true power 0.6937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2433 | est fdr 0.8071 | true fdr 0.6000 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2432 | est fdr 0.8107 | true fdr 0.6000 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2429 | est fdr 0.8143 | true fdr 0.6000 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2409 | est fdr 0.8179 | true fdr 0.6000 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2405 | est fdr 0.8149 | true fdr 0.6014 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2383 | est fdr 0.8185 | true fdr 0.6014 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2382 | est fdr 0.8221 | true fdr 0.6014 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2380 | est fdr 0.8256 | true fdr 0.6014 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2368 | est fdr 0.8227 | true fdr 0.6028 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2367 | est fdr 0.8262 | true fdr 0.6028 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2365 | est fdr 0.8233 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2343 | est fdr 0.8269 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2333 | est fdr 0.8304 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2329 | est fdr 0.8339 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2320 | est fdr 0.8375 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2282 | est fdr 0.8410 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2268 | est fdr 0.8445 | true fdr 0.6042 | true power 0.7000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2262 | est fdr 0.8415 | true fdr 0.6021 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2258 | est fdr 0.8451 | true fdr 0.6021 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2248 | est fdr 0.8421 | true fdr 0.6035 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2242 | est fdr 0.8456 | true fdr 0.6035 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.8427 | true fdr 0.6049 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2207 | est fdr 0.8462 | true fdr 0.6049 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2201 | est fdr 0.8432 | true fdr 0.6063 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2186 | est fdr 0.8403 | true fdr 0.6076 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2175 | est fdr 0.8374 | true fdr 0.6090 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2167 | est fdr 0.8345 | true fdr 0.6103 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2158 | est fdr 0.8316 | true fdr 0.6117 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2153 | est fdr 0.8288 | true fdr 0.6130 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2152 | est fdr 0.8259 | true fdr 0.6143 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2148 | est fdr 0.8231 | true fdr 0.6156 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2144 | est fdr 0.8265 | true fdr 0.6156 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2136 | est fdr 0.8299 | true fdr 0.6156 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2118 | est fdr 0.8333 | true fdr 0.6156 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2117 | est fdr 0.8305 | true fdr 0.6169 | true power 0.7063
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2111 | est fdr 0.8277 | true fdr 0.6149 | true power 0.7125
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2108 | est fdr 0.8249 | true fdr 0.6162 | true power 0.7125
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2100 | est fdr 0.8221 | true fdr 0.6174 | true power 0.7125
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2086 | est fdr 0.8194 | true fdr 0.6187 | true power 0.7125
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2069 | est fdr 0.8167 | true fdr 0.6167 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2067 | est fdr 0.8200 | true fdr 0.6167 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2066 | est fdr 0.8173 | true fdr 0.6179 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2061 | est fdr 0.8206 | true fdr 0.6179 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2060 | est fdr 0.8239 | true fdr 0.6179 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2056 | est fdr 0.8212 | true fdr 0.6192 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2055 | est fdr 0.8185 | true fdr 0.6205 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2054 | est fdr 0.8158 | true fdr 0.6217 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2052 | est fdr 0.8131 | true fdr 0.6230 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2050 | est fdr 0.8164 | true fdr 0.6230 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2040 | est fdr 0.8137 | true fdr 0.6242 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2037 | est fdr 0.8170 | true fdr 0.6242 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2032 | est fdr 0.8203 | true fdr 0.6242 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2031 | est fdr 0.8235 | true fdr 0.6242 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2025 | est fdr 0.8268 | true fdr 0.6242 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2025 | est fdr 0.8241 | true fdr 0.6254 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2016 | est fdr 0.8274 | true fdr 0.6254 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2013 | est fdr 0.8306 | true fdr 0.6254 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2004 | est fdr 0.8339 | true fdr 0.6254 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.2004 | est fdr 0.8312 | true fdr 0.6266 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1997 | est fdr 0.8285 | true fdr 0.6278 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1994 | est fdr 0.8258 | true fdr 0.6290 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1988 | est fdr 0.8232 | true fdr 0.6302 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1988 | est fdr 0.8264 | true fdr 0.6302 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1985 | est fdr 0.8237 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1970 | est fdr 0.8269 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1969 | est fdr 0.8301 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1950 | est fdr 0.8333 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1944 | est fdr 0.8365 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1940 | est fdr 0.8397 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1934 | est fdr 0.8429 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1923 | est fdr 0.8462 | true fdr 0.6314 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1919 | est fdr 0.8435 | true fdr 0.6326 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1914 | est fdr 0.8408 | true fdr 0.6338 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1914 | est fdr 0.8439 | true fdr 0.6338 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1896 | est fdr 0.8413 | true fdr 0.6349 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1888 | est fdr 0.8386 | true fdr 0.6361 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1887 | est fdr 0.8360 | true fdr 0.6372 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1887 | est fdr 0.8333 | true fdr 0.6384 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1879 | est fdr 0.8365 | true fdr 0.6384 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1864 | est fdr 0.8339 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1853 | est fdr 0.8370 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1853 | est fdr 0.8401 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1851 | est fdr 0.8433 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1848 | est fdr 0.8464 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1845 | est fdr 0.8495 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1843 | est fdr 0.8527 | true fdr 0.6395 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1841 | est fdr 0.8500 | true fdr 0.6406 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1835 | est fdr 0.8531 | true fdr 0.6406 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1829 | est fdr 0.8562 | true fdr 0.6406 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1827 | est fdr 0.8594 | true fdr 0.6406 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1827 | est fdr 0.8625 | true fdr 0.6406 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1826 | est fdr 0.8598 | true fdr 0.6417 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1814 | est fdr 0.8629 | true fdr 0.6417 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1798 | est fdr 0.8660 | true fdr 0.6417 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1791 | est fdr 0.8634 | true fdr 0.6429 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1791 | est fdr 0.8665 | true fdr 0.6429 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1786 | est fdr 0.8696 | true fdr 0.6429 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1784 | est fdr 0.8727 | true fdr 0.6429 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1775 | est fdr 0.8700 | true fdr 0.6440 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1759 | est fdr 0.8731 | true fdr 0.6440 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1756 | est fdr 0.8762 | true fdr 0.6440 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1750 | est fdr 0.8793 | true fdr 0.6440 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1748 | est fdr 0.8765 | true fdr 0.6451 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1734 | est fdr 0.8738 | true fdr 0.6462 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1727 | est fdr 0.8769 | true fdr 0.6462 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1722 | est fdr 0.8800 | true fdr 0.6462 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1712 | est fdr 0.8831 | true fdr 0.6462 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1709 | est fdr 0.8804 | true fdr 0.6472 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1704 | est fdr 0.8777 | true fdr 0.6483 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1691 | est fdr 0.8807 | true fdr 0.6483 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1691 | est fdr 0.8838 | true fdr 0.6483 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1685 | est fdr 0.8869 | true fdr 0.6483 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1685 | est fdr 0.8899 | true fdr 0.6483 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1680 | est fdr 0.8872 | true fdr 0.6494 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1679 | est fdr 0.8902 | true fdr 0.6494 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1679 | est fdr 0.8933 | true fdr 0.6494 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1673 | est fdr 0.8963 | true fdr 0.6494 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1667 | est fdr 0.8936 | true fdr 0.6505 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1665 | est fdr 0.8909 | true fdr 0.6515 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1664 | est fdr 0.8939 | true fdr 0.6515 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1662 | est fdr 0.8970 | true fdr 0.6515 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1661 | est fdr 0.8943 | true fdr 0.6526 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1646 | est fdr 0.8916 | true fdr 0.6536 | true power 0.7188
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1645 | est fdr 0.8889 | true fdr 0.6517 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1644 | est fdr 0.8862 | true fdr 0.6527 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1641 | est fdr 0.8892 | true fdr 0.6527 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1641 | est fdr 0.8866 | true fdr 0.6537 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1636 | est fdr 0.8839 | true fdr 0.6548 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1634 | est fdr 0.8813 | true fdr 0.6558 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1624 | est fdr 0.8843 | true fdr 0.6558 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1623 | est fdr 0.8872 | true fdr 0.6558 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1617 | est fdr 0.8902 | true fdr 0.6558 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1615 | est fdr 0.8932 | true fdr 0.6558 | true power 0.7250
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1612 | est fdr 0.8905 | true fdr 0.6538 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1605 | est fdr 0.8879 | true fdr 0.6549 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1605 | est fdr 0.8853 | true fdr 0.6559 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1604 | est fdr 0.8827 | true fdr 0.6569 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1599 | est fdr 0.8801 | true fdr 0.6579 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1595 | est fdr 0.8830 | true fdr 0.6579 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1595 | est fdr 0.8805 | true fdr 0.6589 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1594 | est fdr 0.8834 | true fdr 0.6589 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1591 | est fdr 0.8808 | true fdr 0.6599 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1584 | est fdr 0.8783 | true fdr 0.6609 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1570 | est fdr 0.8812 | true fdr 0.6609 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1566 | est fdr 0.8786 | true fdr 0.6618 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1559 | est fdr 0.8761 | true fdr 0.6628 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1559 | est fdr 0.8790 | true fdr 0.6628 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1557 | est fdr 0.8818 | true fdr 0.6628 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1556 | est fdr 0.8793 | true fdr 0.6638 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1555 | est fdr 0.8822 | true fdr 0.6638 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1555 | est fdr 0.8851 | true fdr 0.6638 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1551 | est fdr 0.8879 | true fdr 0.6638 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1551 | est fdr 0.8854 | true fdr 0.6648 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1547 | est fdr 0.8883 | true fdr 0.6648 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1539 | est fdr 0.8857 | true fdr 0.6657 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1537 | est fdr 0.8886 | true fdr 0.6657 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1536 | est fdr 0.8914 | true fdr 0.6657 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1534 | est fdr 0.8943 | true fdr 0.6657 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1531 | est fdr 0.8971 | true fdr 0.6657 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1528 | est fdr 0.8946 | true fdr 0.6667 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1522 | est fdr 0.8974 | true fdr 0.6667 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1508 | est fdr 0.9003 | true fdr 0.6667 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1506 | est fdr 0.9031 | true fdr 0.6667 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1505 | est fdr 0.9006 | true fdr 0.6676 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1499 | est fdr 0.8980 | true fdr 0.6686 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1494 | est fdr 0.8955 | true fdr 0.6695 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1477 | est fdr 0.8930 | true fdr 0.6704 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1473 | est fdr 0.8904 | true fdr 0.6713 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1472 | est fdr 0.8933 | true fdr 0.6713 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1469 | est fdr 0.8961 | true fdr 0.6713 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1466 | est fdr 0.8936 | true fdr 0.6723 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1461 | est fdr 0.8964 | true fdr 0.6723 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1453 | est fdr 0.8992 | true fdr 0.6723 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1452 | est fdr 0.9020 | true fdr 0.6723 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1448 | est fdr 0.8994 | true fdr 0.6732 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1447 | est fdr 0.8969 | true fdr 0.6741 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.8997 | true fdr 0.6741 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.9025 | true fdr 0.6741 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1445 | est fdr 0.9053 | true fdr 0.6741 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1441 | est fdr 0.9028 | true fdr 0.6750 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1439 | est fdr 0.9056 | true fdr 0.6750 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1439 | est fdr 0.9030 | true fdr 0.6759 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1437 | est fdr 0.9058 | true fdr 0.6759 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1436 | est fdr 0.9086 | true fdr 0.6759 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1433 | est fdr 0.9114 | true fdr 0.6759 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1430 | est fdr 0.9088 | true fdr 0.6768 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1428 | est fdr 0.9116 | true fdr 0.6768 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1420 | est fdr 0.9091 | true fdr 0.6777 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1420 | est fdr 0.9066 | true fdr 0.6786 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1419 | est fdr 0.9041 | true fdr 0.6795 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1418 | est fdr 0.9016 | true fdr 0.6803 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1411 | est fdr 0.9044 | true fdr 0.6803 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1393 | est fdr 0.9019 | true fdr 0.6812 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1392 | est fdr 0.9046 | true fdr 0.6812 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1392 | est fdr 0.9022 | true fdr 0.6821 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1388 | est fdr 0.8997 | true fdr 0.6829 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1386 | est fdr 0.8973 | true fdr 0.6838 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1383 | est fdr 0.8949 | true fdr 0.6846 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1382 | est fdr 0.8976 | true fdr 0.6846 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1380 | est fdr 0.9003 | true fdr 0.6846 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1371 | est fdr 0.9030 | true fdr 0.6846 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1369 | est fdr 0.9005 | true fdr 0.6855 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1368 | est fdr 0.9032 | true fdr 0.6855 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1367 | est fdr 0.9059 | true fdr 0.6855 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1366 | est fdr 0.9035 | true fdr 0.6863 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1366 | est fdr 0.9062 | true fdr 0.6863 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1364 | est fdr 0.9037 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1362 | est fdr 0.9064 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.9091 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.9118 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1358 | est fdr 0.9144 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1352 | est fdr 0.9171 | true fdr 0.6872 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1349 | est fdr 0.9147 | true fdr 0.6880 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1349 | est fdr 0.9122 | true fdr 0.6888 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1347 | est fdr 0.9149 | true fdr 0.6888 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1347 | est fdr 0.9176 | true fdr 0.6888 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1343 | est fdr 0.9202 | true fdr 0.6888 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1340 | est fdr 0.9229 | true fdr 0.6888 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1334 | est fdr 0.9204 | true fdr 0.6897 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1320 | est fdr 0.9180 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1317 | est fdr 0.9206 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1315 | est fdr 0.9233 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1314 | est fdr 0.9259 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1313 | est fdr 0.9286 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1308 | est fdr 0.9312 | true fdr 0.6905 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1304 | est fdr 0.9288 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1294 | est fdr 0.9314 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1294 | est fdr 0.9340 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1294 | est fdr 0.9367 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1293 | est fdr 0.9393 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1289 | est fdr 0.9420 | true fdr 0.6913 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1288 | est fdr 0.9395 | true fdr 0.6921 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1282 | est fdr 0.9370 | true fdr 0.6929 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1279 | est fdr 0.9396 | true fdr 0.6929 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1277 | est fdr 0.9372 | true fdr 0.6937 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1276 | est fdr 0.9347 | true fdr 0.6945 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1276 | est fdr 0.9373 | true fdr 0.6945 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1265 | est fdr 0.9399 | true fdr 0.6945 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1265 | est fdr 0.9426 | true fdr 0.6945 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1264 | est fdr 0.9452 | true fdr 0.6945 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1264 | est fdr 0.9427 | true fdr 0.6953 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1262 | est fdr 0.9453 | true fdr 0.6953 | true power 0.7312
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1254 | est fdr 0.9429 | true fdr 0.6935 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1250 | est fdr 0.9455 | true fdr 0.6935 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1246 | est fdr 0.9481 | true fdr 0.6935 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1244 | est fdr 0.9456 | true fdr 0.6943 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1229 | est fdr 0.9482 | true fdr 0.6943 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1229 | est fdr 0.9457 | true fdr 0.6951 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1228 | est fdr 0.9483 | true fdr 0.6951 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1223 | est fdr 0.9509 | true fdr 0.6951 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1222 | est fdr 0.9485 | true fdr 0.6959 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1222 | est fdr 0.9510 | true fdr 0.6959 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1221 | est fdr 0.9536 | true fdr 0.6959 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1213 | est fdr 0.9512 | true fdr 0.6967 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1205 | est fdr 0.9487 | true fdr 0.6974 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1202 | est fdr 0.9513 | true fdr 0.6974 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1194 | est fdr 0.9538 | true fdr 0.6974 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1182 | est fdr 0.9564 | true fdr 0.6974 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1178 | est fdr 0.9540 | true fdr 0.6982 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1173 | est fdr 0.9565 | true fdr 0.6982 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1170 | est fdr 0.9591 | true fdr 0.6982 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1169 | est fdr 0.9616 | true fdr 0.6982 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1167 | est fdr 0.9592 | true fdr 0.6990 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1163 | est fdr 0.9617 | true fdr 0.6990 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1163 | est fdr 0.9643 | true fdr 0.6990 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.9618 | true fdr 0.6997 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1160 | est fdr 0.9644 | true fdr 0.6997 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1151 | est fdr 0.9669 | true fdr 0.6997 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1143 | est fdr 0.9645 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1140 | est fdr 0.9670 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.9695 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1138 | est fdr 0.9721 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1137 | est fdr 0.9746 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1136 | est fdr 0.9772 | true fdr 0.7005 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1134 | est fdr 0.9747 | true fdr 0.7013 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1130 | est fdr 0.9772 | true fdr 0.7013 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1125 | est fdr 0.9797 | true fdr 0.7013 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1122 | est fdr 0.9773 | true fdr 0.7020 | true power 0.7375
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1120 | est fdr 0.9748 | true fdr 0.7003 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1118 | est fdr 0.9724 | true fdr 0.7010 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1117 | est fdr 0.9699 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1111 | est fdr 0.9724 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1109 | est fdr 0.9749 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1106 | est fdr 0.9774 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1104 | est fdr 0.9799 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1095 | est fdr 0.9825 | true fdr 0.7018 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1092 | est fdr 0.9800 | true fdr 0.7025 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1091 | est fdr 0.9825 | true fdr 0.7025 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1088 | est fdr 0.9800 | true fdr 0.7032 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1081 | est fdr 0.9825 | true fdr 0.7032 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1078 | est fdr 0.9801 | true fdr 0.7040 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1075 | est fdr 0.9826 | true fdr 0.7040 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1073 | est fdr 0.9851 | true fdr 0.7040 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1068 | est fdr 0.9826 | true fdr 0.7047 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1066 | est fdr 0.9851 | true fdr 0.7047 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1063 | est fdr 0.9876 | true fdr 0.7047 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1054 | est fdr 0.9901 | true fdr 0.7047 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1051 | est fdr 0.9876 | true fdr 0.7054 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1047 | est fdr 0.9852 | true fdr 0.7062 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1047 | est fdr 0.9828 | true fdr 0.7069 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1045 | est fdr 0.9803 | true fdr 0.7076 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1035 | est fdr 0.9828 | true fdr 0.7076 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1033 | est fdr 0.9804 | true fdr 0.7083 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1030 | est fdr 0.9780 | true fdr 0.7090 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.1009 | est fdr 0.9756 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0996 | est fdr 0.9780 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0996 | est fdr 0.9805 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0993 | est fdr 0.9829 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0992 | est fdr 0.9854 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.9878 | true fdr 0.7098 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0974 | est fdr 0.9854 | true fdr 0.7105 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0968 | est fdr 0.9878 | true fdr 0.7105 | true power 0.7438
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0968 | est fdr 0.9854 | true fdr 0.7087 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0967 | est fdr 0.9831 | true fdr 0.7094 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0967 | est fdr 0.9807 | true fdr 0.7101 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0965 | est fdr 0.9783 | true fdr 0.7108 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0962 | est fdr 0.9760 | true fdr 0.7115 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0960 | est fdr 0.9784 | true fdr 0.7115 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0944 | est fdr 0.9760 | true fdr 0.7122 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.9784 | true fdr 0.7122 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0940 | est fdr 0.9808 | true fdr 0.7122 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0937 | est fdr 0.9785 | true fdr 0.7129 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0934 | est fdr 0.9761 | true fdr 0.7136 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0932 | est fdr 0.9785 | true fdr 0.7136 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0931 | est fdr 0.9762 | true fdr 0.7143 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0929 | est fdr 0.9786 | true fdr 0.7143 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0919 | est fdr 0.9762 | true fdr 0.7150 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0917 | est fdr 0.9786 | true fdr 0.7150 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0917 | est fdr 0.9810 | true fdr 0.7150 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0916 | est fdr 0.9787 | true fdr 0.7156 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0915 | est fdr 0.9764 | true fdr 0.7163 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0915 | est fdr 0.9787 | true fdr 0.7163 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0913 | est fdr 0.9811 | true fdr 0.7163 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0912 | est fdr 0.9835 | true fdr 0.7163 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0911 | est fdr 0.9858 | true fdr 0.7163 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0904 | est fdr 0.9835 | true fdr 0.7170 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0900 | est fdr 0.9858 | true fdr 0.7170 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0899 | est fdr 0.9882 | true fdr 0.7170 | true power 0.7500
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0898 | est fdr 0.9859 | true fdr 0.7153 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0896 | est fdr 0.9836 | true fdr 0.7160 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0896 | est fdr 0.9859 | true fdr 0.7160 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0890 | est fdr 0.9883 | true fdr 0.7160 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0888 | est fdr 0.9906 | true fdr 0.7160 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0887 | est fdr 0.9930 | true fdr 0.7160 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0883 | est fdr 0.9906 | true fdr 0.7166 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0883 | est fdr 0.9930 | true fdr 0.7166 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0879 | est fdr 0.9953 | true fdr 0.7166 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0870 | est fdr 0.9930 | true fdr 0.7173 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0867 | est fdr 0.9953 | true fdr 0.7173 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0865 | est fdr 0.9930 | true fdr 0.7179 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0863 | est fdr 0.9953 | true fdr 0.7179 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0862 | est fdr 0.9930 | true fdr 0.7186 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0862 | est fdr 0.9953 | true fdr 0.7186 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0862 | est fdr 0.9977 | true fdr 0.7186 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0858 | est fdr 1.0000 | true fdr 0.7186 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0853 | est fdr 1.0023 | true fdr 0.7186 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0853 | est fdr 1.0000 | true fdr 0.7193 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0851 | est fdr 0.9977 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0848 | est fdr 1.0000 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0842 | est fdr 1.0023 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0837 | est fdr 1.0046 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0825 | est fdr 1.0069 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0820 | est fdr 1.0093 | true fdr 0.7199 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0817 | est fdr 1.0069 | true fdr 0.7206 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0815 | est fdr 1.0046 | true fdr 0.7212 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0815 | est fdr 1.0069 | true fdr 0.7212 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0812 | est fdr 1.0046 | true fdr 0.7218 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0811 | est fdr 1.0069 | true fdr 0.7218 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0811 | est fdr 1.0092 | true fdr 0.7218 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0809 | est fdr 1.0115 | true fdr 0.7218 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0806 | est fdr 1.0092 | true fdr 0.7225 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0806 | est fdr 1.0069 | true fdr 0.7231 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0806 | est fdr 1.0092 | true fdr 0.7231 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0804 | est fdr 1.0114 | true fdr 0.7231 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0804 | est fdr 1.0137 | true fdr 0.7231 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0803 | est fdr 1.0114 | true fdr 0.7237 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0801 | est fdr 1.0137 | true fdr 0.7237 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0799 | est fdr 1.0160 | true fdr 0.7237 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0798 | est fdr 1.0137 | true fdr 0.7244 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0794 | est fdr 1.0114 | true fdr 0.7250 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0791 | est fdr 1.0091 | true fdr 0.7256 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0790 | est fdr 1.0068 | true fdr 0.7262 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0789 | est fdr 1.0045 | true fdr 0.7269 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0784 | est fdr 1.0068 | true fdr 0.7269 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0784 | est fdr 1.0045 | true fdr 0.7275 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0783 | est fdr 1.0068 | true fdr 0.7275 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0782 | est fdr 1.0090 | true fdr 0.7275 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0781 | est fdr 1.0113 | true fdr 0.7275 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0779 | est fdr 1.0090 | true fdr 0.7281 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0777 | est fdr 1.0112 | true fdr 0.7281 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0776 | est fdr 1.0135 | true fdr 0.7281 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0776 | est fdr 1.0112 | true fdr 0.7287 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0776 | est fdr 1.0089 | true fdr 0.7293 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0775 | est fdr 1.0112 | true fdr 0.7293 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0774 | est fdr 1.0134 | true fdr 0.7293 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0770 | est fdr 1.0112 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0770 | est fdr 1.0134 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0768 | est fdr 1.0156 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0767 | est fdr 1.0179 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0767 | est fdr 1.0201 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0764 | est fdr 1.0223 | true fdr 0.7299 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0762 | est fdr 1.0200 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0762 | est fdr 1.0223 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0757 | est fdr 1.0245 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0756 | est fdr 1.0267 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0751 | est fdr 1.0290 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0743 | est fdr 1.0312 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0740 | est fdr 1.0334 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0740 | est fdr 1.0356 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0737 | est fdr 1.0379 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0735 | est fdr 1.0401 | true fdr 0.7305 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0735 | est fdr 1.0378 | true fdr 0.7311 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.0355 | true fdr 0.7317 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.0332 | true fdr 0.7323 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0733 | est fdr 1.0354 | true fdr 0.7323 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0732 | est fdr 1.0376 | true fdr 0.7323 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0730 | est fdr 1.0398 | true fdr 0.7323 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.0420 | true fdr 0.7323 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.0397 | true fdr 0.7329 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0727 | est fdr 1.0374 | true fdr 0.7335 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0725 | est fdr 1.0352 | true fdr 0.7341 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0722 | est fdr 1.0374 | true fdr 0.7341 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0722 | est fdr 1.0351 | true fdr 0.7346 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0719 | est fdr 1.0373 | true fdr 0.7346 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0717 | est fdr 1.0350 | true fdr 0.7352 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0712 | est fdr 1.0328 | true fdr 0.7358 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0711 | est fdr 1.0349 | true fdr 0.7358 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0709 | est fdr 1.0371 | true fdr 0.7358 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0707 | est fdr 1.0393 | true fdr 0.7358 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0702 | est fdr 1.0370 | true fdr 0.7364 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0697 | est fdr 1.0392 | true fdr 0.7364 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0692 | est fdr 1.0414 | true fdr 0.7364 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0692 | est fdr 1.0436 | true fdr 0.7364 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0691 | est fdr 1.0413 | true fdr 0.7370 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0687 | est fdr 1.0390 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0687 | est fdr 1.0412 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0686 | est fdr 1.0434 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0686 | est fdr 1.0456 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0682 | est fdr 1.0477 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0679 | est fdr 1.0499 | true fdr 0.7375 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0666 | est fdr 1.0476 | true fdr 0.7381 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0662 | est fdr 1.0498 | true fdr 0.7381 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0662 | est fdr 1.0475 | true fdr 0.7387 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0661 | est fdr 1.0453 | true fdr 0.7392 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0658 | est fdr 1.0474 | true fdr 0.7392 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0654 | est fdr 1.0496 | true fdr 0.7392 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0653 | est fdr 1.0517 | true fdr 0.7392 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0651 | est fdr 1.0495 | true fdr 0.7398 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0650 | est fdr 1.0516 | true fdr 0.7398 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0649 | est fdr 1.0494 | true fdr 0.7403 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0648 | est fdr 1.0471 | true fdr 0.7409 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0647 | est fdr 1.0493 | true fdr 0.7409 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0646 | est fdr 1.0470 | true fdr 0.7415 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0645 | est fdr 1.0491 | true fdr 0.7415 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0645 | est fdr 1.0513 | true fdr 0.7415 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0644 | est fdr 1.0534 | true fdr 0.7415 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0641 | est fdr 1.0512 | true fdr 0.7420 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0639 | est fdr 1.0533 | true fdr 0.7420 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0638 | est fdr 1.0511 | true fdr 0.7426 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0632 | est fdr 1.0488 | true fdr 0.7431 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0631 | est fdr 1.0510 | true fdr 0.7431 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0629 | est fdr 1.0487 | true fdr 0.7436 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0628 | est fdr 1.0508 | true fdr 0.7436 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0628 | est fdr 1.0530 | true fdr 0.7436 | true power 0.7562
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0622 | est fdr 1.0507 | true fdr 0.7421 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0616 | est fdr 1.0485 | true fdr 0.7426 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0611 | est fdr 1.0463 | true fdr 0.7432 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0603 | est fdr 1.0441 | true fdr 0.7437 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0594 | est fdr 1.0462 | true fdr 0.7437 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0594 | est fdr 1.0483 | true fdr 0.7437 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0592 | est fdr 1.0504 | true fdr 0.7437 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0591 | est fdr 1.0482 | true fdr 0.7442 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0590 | est fdr 1.0503 | true fdr 0.7442 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0588 | est fdr 1.0524 | true fdr 0.7442 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0588 | est fdr 1.0502 | true fdr 0.7448 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0585 | est fdr 1.0523 | true fdr 0.7448 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0581 | est fdr 1.0501 | true fdr 0.7453 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0580 | est fdr 1.0522 | true fdr 0.7453 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0576 | est fdr 1.0543 | true fdr 0.7453 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0575 | est fdr 1.0564 | true fdr 0.7453 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0574 | est fdr 1.0542 | true fdr 0.7458 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0574 | est fdr 1.0520 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0570 | est fdr 1.0541 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0569 | est fdr 1.0561 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0566 | est fdr 1.0582 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0565 | est fdr 1.0603 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0561 | est fdr 1.0624 | true fdr 0.7464 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0558 | est fdr 1.0602 | true fdr 0.7469 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0557 | est fdr 1.0580 | true fdr 0.7474 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0548 | est fdr 1.0600 | true fdr 0.7474 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0548 | est fdr 1.0621 | true fdr 0.7474 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0546 | est fdr 1.0599 | true fdr 0.7479 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0544 | est fdr 1.0577 | true fdr 0.7485 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0544 | est fdr 1.0556 | true fdr 0.7490 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0543 | est fdr 1.0576 | true fdr 0.7490 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0543 | est fdr 1.0554 | true fdr 0.7495 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0543 | est fdr 1.0575 | true fdr 0.7495 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0542 | est fdr 1.0595 | true fdr 0.7495 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0538 | est fdr 1.0616 | true fdr 0.7495 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0538 | est fdr 1.0594 | true fdr 0.7500 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0535 | est fdr 1.0573 | true fdr 0.7505 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0532 | est fdr 1.0593 | true fdr 0.7505 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0530 | est fdr 1.0613 | true fdr 0.7505 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0520 | est fdr 1.0634 | true fdr 0.7505 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0516 | est fdr 1.0612 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0516 | est fdr 1.0633 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0514 | est fdr 1.0653 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0513 | est fdr 1.0673 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0511 | est fdr 1.0694 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0511 | est fdr 1.0714 | true fdr 0.7510 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0509 | est fdr 1.0692 | true fdr 0.7515 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0509 | est fdr 1.0713 | true fdr 0.7515 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0507 | est fdr 1.0691 | true fdr 0.7520 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0506 | est fdr 1.0711 | true fdr 0.7520 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0505 | est fdr 1.0690 | true fdr 0.7525 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0505 | est fdr 1.0668 | true fdr 0.7530 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0504 | est fdr 1.0646 | true fdr 0.7535 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0502 | est fdr 1.0667 | true fdr 0.7535 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0500 | est fdr 1.0645 | true fdr 0.7540 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0498 | est fdr 1.0665 | true fdr 0.7540 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0498 | est fdr 1.0685 | true fdr 0.7540 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0495 | est fdr 1.0664 | true fdr 0.7545 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0493 | est fdr 1.0684 | true fdr 0.7545 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0492 | est fdr 1.0663 | true fdr 0.7550 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0490 | est fdr 1.0683 | true fdr 0.7550 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0490 | est fdr 1.0703 | true fdr 0.7550 | true power 0.7625
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0487 | est fdr 1.0681 | true fdr 0.7535 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0487 | est fdr 1.0701 | true fdr 0.7535 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0484 | est fdr 1.0721 | true fdr 0.7535 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0483 | est fdr 1.0700 | true fdr 0.7540 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0483 | est fdr 1.0720 | true fdr 0.7540 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0481 | est fdr 1.0699 | true fdr 0.7545 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0475 | est fdr 1.0719 | true fdr 0.7545 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0474 | est fdr 1.0697 | true fdr 0.7550 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0470 | est fdr 1.0717 | true fdr 0.7550 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0470 | est fdr 1.0737 | true fdr 0.7550 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0461 | est fdr 1.0716 | true fdr 0.7555 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0459 | est fdr 1.0694 | true fdr 0.7560 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0459 | est fdr 1.0673 | true fdr 0.7564 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0457 | est fdr 1.0693 | true fdr 0.7564 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0457 | est fdr 1.0713 | true fdr 0.7564 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0456 | est fdr 1.0733 | true fdr 0.7564 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0456 | est fdr 1.0752 | true fdr 0.7564 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0456 | est fdr 1.0731 | true fdr 0.7569 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0455 | est fdr 1.0751 | true fdr 0.7569 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0447 | est fdr 1.0730 | true fdr 0.7574 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0446 | est fdr 1.0709 | true fdr 0.7579 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0446 | est fdr 1.0728 | true fdr 0.7579 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0445 | est fdr 1.0707 | true fdr 0.7583 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0441 | est fdr 1.0727 | true fdr 0.7583 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0440 | est fdr 1.0706 | true fdr 0.7588 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0433 | est fdr 1.0685 | true fdr 0.7593 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.0705 | true fdr 0.7593 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.0684 | true fdr 0.7598 | true power 0.7688
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.0663 | true fdr 0.7583 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0430 | est fdr 1.0682 | true fdr 0.7583 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0429 | est fdr 1.0661 | true fdr 0.7588 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0429 | est fdr 1.0641 | true fdr 0.7592 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.0660 | true fdr 0.7592 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.0640 | true fdr 0.7597 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.0619 | true fdr 0.7602 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0423 | est fdr 1.0638 | true fdr 0.7602 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0423 | est fdr 1.0658 | true fdr 0.7602 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0423 | est fdr 1.0677 | true fdr 0.7602 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0421 | est fdr 1.0656 | true fdr 0.7606 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0421 | est fdr 1.0636 | true fdr 0.7611 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0420 | est fdr 1.0655 | true fdr 0.7611 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0415 | est fdr 1.0635 | true fdr 0.7615 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0415 | est fdr 1.0654 | true fdr 0.7615 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0414 | est fdr 1.0673 | true fdr 0.7615 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0412 | est fdr 1.0653 | true fdr 0.7620 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0411 | est fdr 1.0672 | true fdr 0.7620 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0410 | est fdr 1.0651 | true fdr 0.7625 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0407 | est fdr 1.0631 | true fdr 0.7629 | true power 0.7750
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0407 | est fdr 1.0611 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.0630 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.0649 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0400 | est fdr 1.0668 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0400 | est fdr 1.0687 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.0706 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.0725 | true fdr 0.7615 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.0705 | true fdr 0.7619 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.0684 | true fdr 0.7624 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0389 | est fdr 1.0664 | true fdr 0.7628 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0388 | est fdr 1.0683 | true fdr 0.7628 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0388 | est fdr 1.0702 | true fdr 0.7628 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0387 | est fdr 1.0682 | true fdr 0.7633 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0387 | est fdr 1.0662 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0387 | est fdr 1.0681 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0386 | est fdr 1.0699 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0386 | est fdr 1.0718 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0385 | est fdr 1.0737 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0756 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.0775 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.0794 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0382 | est fdr 1.0813 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.0832 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.0851 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.0870 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.0888 | true fdr 0.7637 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.0868 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0378 | est fdr 1.0887 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.0906 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0375 | est fdr 1.0925 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.0943 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0373 | est fdr 1.0962 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.0981 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.1000 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.1019 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.1038 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0368 | est fdr 1.1057 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0368 | est fdr 1.1075 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0367 | est fdr 1.1094 | true fdr 0.7642 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.1073 | true fdr 0.7646 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.1092 | true fdr 0.7646 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.1071 | true fdr 0.7650 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.1090 | true fdr 0.7650 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.1109 | true fdr 0.7650 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.1128 | true fdr 0.7650 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0361 | est fdr 1.1107 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0359 | est fdr 1.1126 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0358 | est fdr 1.1144 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0358 | est fdr 1.1163 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0358 | est fdr 1.1182 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.1201 | true fdr 0.7655 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.1180 | true fdr 0.7659 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0353 | est fdr 1.1199 | true fdr 0.7659 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.1217 | true fdr 0.7659 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0352 | est fdr 1.1196 | true fdr 0.7664 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0350 | est fdr 1.1215 | true fdr 0.7664 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.1194 | true fdr 0.7668 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.1173 | true fdr 0.7672 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.1192 | true fdr 0.7672 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0348 | est fdr 1.1210 | true fdr 0.7672 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.1229 | true fdr 0.7672 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.1248 | true fdr 0.7672 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0345 | est fdr 1.1227 | true fdr 0.7677 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.1245 | true fdr 0.7677 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0343 | est fdr 1.1264 | true fdr 0.7677 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0342 | est fdr 1.1283 | true fdr 0.7677 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0342 | est fdr 1.1301 | true fdr 0.7677 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.1280 | true fdr 0.7681 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0340 | est fdr 1.1299 | true fdr 0.7681 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0338 | est fdr 1.1317 | true fdr 0.7681 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0337 | est fdr 1.1296 | true fdr 0.7685 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0334 | est fdr 1.1275 | true fdr 0.7689 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0333 | est fdr 1.1255 | true fdr 0.7694 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0333 | est fdr 1.1234 | true fdr 0.7698 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0333 | est fdr 1.1252 | true fdr 0.7698 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.1271 | true fdr 0.7698 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.1250 | true fdr 0.7702 | true power 0.7812
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0330 | est fdr 1.1229 | true fdr 0.7688 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0329 | est fdr 1.1248 | true fdr 0.7688 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.1227 | true fdr 0.7692 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.1245 | true fdr 0.7692 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0327 | est fdr 1.1264 | true fdr 0.7692 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0325 | est fdr 1.1282 | true fdr 0.7692 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0325 | est fdr 1.1261 | true fdr 0.7697 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0325 | est fdr 1.1241 | true fdr 0.7701 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0323 | est fdr 1.1259 | true fdr 0.7701 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0322 | est fdr 1.1277 | true fdr 0.7701 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0322 | est fdr 1.1296 | true fdr 0.7701 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.1314 | true fdr 0.7701 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.1293 | true fdr 0.7705 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.1273 | true fdr 0.7709 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0320 | est fdr 1.1252 | true fdr 0.7713 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.1270 | true fdr 0.7713 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0318 | est fdr 1.1250 | true fdr 0.7717 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0317 | est fdr 1.1268 | true fdr 0.7717 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0316 | est fdr 1.1286 | true fdr 0.7717 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0316 | est fdr 1.1304 | true fdr 0.7717 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0314 | est fdr 1.1284 | true fdr 0.7722 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.1302 | true fdr 0.7722 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.1282 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0312 | est fdr 1.1300 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0310 | est fdr 1.1318 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0308 | est fdr 1.1336 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0305 | est fdr 1.1354 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0303 | est fdr 1.1372 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0303 | est fdr 1.1390 | true fdr 0.7726 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0299 | est fdr 1.1369 | true fdr 0.7730 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0298 | est fdr 1.1387 | true fdr 0.7730 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0297 | est fdr 1.1405 | true fdr 0.7730 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.1423 | true fdr 0.7730 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0296 | est fdr 1.1403 | true fdr 0.7734 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0294 | est fdr 1.1382 | true fdr 0.7738 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0294 | est fdr 1.1400 | true fdr 0.7738 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0293 | est fdr 1.1418 | true fdr 0.7738 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0292 | est fdr 1.1398 | true fdr 0.7742 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0291 | est fdr 1.1377 | true fdr 0.7746 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0291 | est fdr 1.1357 | true fdr 0.7750 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0289 | est fdr 1.1337 | true fdr 0.7754 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.1355 | true fdr 0.7754 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.1335 | true fdr 0.7758 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0286 | est fdr 1.1314 | true fdr 0.7762 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0285 | est fdr 1.1332 | true fdr 0.7762 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.1312 | true fdr 0.7766 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.1292 | true fdr 0.7770 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0282 | est fdr 1.1310 | true fdr 0.7770 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0282 | est fdr 1.1327 | true fdr 0.7770 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.1345 | true fdr 0.7770 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.1325 | true fdr 0.7774 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.1305 | true fdr 0.7778 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0279 | est fdr 1.1285 | true fdr 0.7782 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.1303 | true fdr 0.7782 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.1320 | true fdr 0.7782 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.1338 | true fdr 0.7782 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.1318 | true fdr 0.7786 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0276 | est fdr 1.1298 | true fdr 0.7789 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.1316 | true fdr 0.7789 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.1333 | true fdr 0.7789 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0270 | est fdr 1.1351 | true fdr 0.7789 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0270 | est fdr 1.1331 | true fdr 0.7793 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0269 | est fdr 1.1311 | true fdr 0.7797 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0267 | est fdr 1.1291 | true fdr 0.7801 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0266 | est fdr 1.1272 | true fdr 0.7805 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0266 | est fdr 1.1289 | true fdr 0.7805 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.1270 | true fdr 0.7809 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.1250 | true fdr 0.7812 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0264 | est fdr 1.1267 | true fdr 0.7812 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.1285 | true fdr 0.7812 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.1302 | true fdr 0.7812 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.1282 | true fdr 0.7816 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.1300 | true fdr 0.7816 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0259 | est fdr 1.1280 | true fdr 0.7820 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0258 | est fdr 1.1298 | true fdr 0.7820 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0257 | est fdr 1.1315 | true fdr 0.7820 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0255 | est fdr 1.1332 | true fdr 0.7820 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.1313 | true fdr 0.7824 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.1330 | true fdr 0.7824 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.1347 | true fdr 0.7824 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0252 | est fdr 1.1364 | true fdr 0.7824 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0250 | est fdr 1.1345 | true fdr 0.7828 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.1362 | true fdr 0.7828 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0248 | est fdr 1.1379 | true fdr 0.7828 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.1360 | true fdr 0.7831 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.1377 | true fdr 0.7831 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.1394 | true fdr 0.7831 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0245 | est fdr 1.1411 | true fdr 0.7831 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0245 | est fdr 1.1392 | true fdr 0.7835 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0245 | est fdr 1.1372 | true fdr 0.7839 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0244 | est fdr 1.1389 | true fdr 0.7839 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0244 | est fdr 1.1370 | true fdr 0.7842 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0243 | est fdr 1.1387 | true fdr 0.7842 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.1368 | true fdr 0.7846 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.1385 | true fdr 0.7846 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.1402 | true fdr 0.7846 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.1382 | true fdr 0.7850 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0240 | est fdr 1.1363 | true fdr 0.7853 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0240 | est fdr 1.1380 | true fdr 0.7853 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0239 | est fdr 1.1397 | true fdr 0.7853 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0238 | est fdr 1.1378 | true fdr 0.7857 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0235 | est fdr 1.1395 | true fdr 0.7857 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0234 | est fdr 1.1375 | true fdr 0.7861 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.1392 | true fdr 0.7861 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.1409 | true fdr 0.7861 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.1390 | true fdr 0.7864 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.1371 | true fdr 0.7868 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.1351 | true fdr 0.7872 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.1368 | true fdr 0.7872 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.1385 | true fdr 0.7872 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0227 | est fdr 1.1402 | true fdr 0.7872 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0226 | est fdr 1.1383 | true fdr 0.7875 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0225 | est fdr 1.1400 | true fdr 0.7875 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.1380 | true fdr 0.7879 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.1397 | true fdr 0.7879 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.1414 | true fdr 0.7879 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.1395 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0220 | est fdr 1.1412 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0220 | est fdr 1.1429 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0219 | est fdr 1.1445 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.1462 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.1479 | true fdr 0.7882 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0216 | est fdr 1.1460 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0216 | est fdr 1.1477 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.1493 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.1510 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.1527 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0212 | est fdr 1.1544 | true fdr 0.7886 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.1524 | true fdr 0.7889 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0207 | est fdr 1.1541 | true fdr 0.7889 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.1558 | true fdr 0.7889 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0206 | est fdr 1.1538 | true fdr 0.7893 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.1555 | true fdr 0.7893 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.1536 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.1553 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0201 | est fdr 1.1569 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.1586 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0200 | est fdr 1.1603 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.1619 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0196 | est fdr 1.1636 | true fdr 0.7896 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.1617 | true fdr 0.7900 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.1597 | true fdr 0.7903 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.1578 | true fdr 0.7907 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.1595 | true fdr 0.7907 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.1611 | true fdr 0.7907 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.1628 | true fdr 0.7907 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0191 | est fdr 1.1609 | true fdr 0.7910 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.1625 | true fdr 0.7910 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.1606 | true fdr 0.7914 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0189 | est fdr 1.1623 | true fdr 0.7914 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.1639 | true fdr 0.7914 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.1656 | true fdr 0.7914 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.1672 | true fdr 0.7914 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.1653 | true fdr 0.7917 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.1669 | true fdr 0.7917 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.1650 | true fdr 0.7921 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.1667 | true fdr 0.7921 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.1683 | true fdr 0.7921 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.1664 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.1680 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0179 | est fdr 1.1697 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0177 | est fdr 1.1713 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.1730 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.1746 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.1763 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.1779 | true fdr 0.7924 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.1760 | true fdr 0.7928 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.1741 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.1757 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0172 | est fdr 1.1773 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.1790 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.1806 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.1823 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0171 | est fdr 1.1839 | true fdr 0.7931 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.1820 | true fdr 0.7934 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0169 | est fdr 1.1836 | true fdr 0.7934 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.1817 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.1833 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.1849 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.1866 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.1882 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.1899 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.1915 | true fdr 0.7938 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.1895 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.1912 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0164 | est fdr 1.1928 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.1944 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.1961 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.1977 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.1993 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.2010 | true fdr 0.7941 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.1990 | true fdr 0.7945 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.2007 | true fdr 0.7945 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.1987 | true fdr 0.7948 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0156 | est fdr 1.2003 | true fdr 0.7948 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.1984 | true fdr 0.7951 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.1964 | true fdr 0.7955 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.1981 | true fdr 0.7955 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.1961 | true fdr 0.7958 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.1942 | true fdr 0.7961 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0153 | est fdr 1.1958 | true fdr 0.7961 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0152 | est fdr 1.1939 | true fdr 0.7964 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0151 | est fdr 1.1955 | true fdr 0.7964 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.1971 | true fdr 0.7964 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.1987 | true fdr 0.7964 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.1968 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.1984 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.2000 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.2016 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0148 | est fdr 1.2032 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.2048 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.2065 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.2081 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.2097 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.2113 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0139 | est fdr 1.2129 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.2145 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0138 | est fdr 1.2161 | true fdr 0.7968 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.2142 | true fdr 0.7971 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.2122 | true fdr 0.7974 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0136 | est fdr 1.2103 | true fdr 0.7978 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.2119 | true fdr 0.7978 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.2099 | true fdr 0.7981 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0134 | est fdr 1.2115 | true fdr 0.7981 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.2096 | true fdr 0.7984 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.2112 | true fdr 0.7984 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.2093 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.2109 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.2125 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0131 | est fdr 1.2141 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2157 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.2173 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.2188 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.2204 | true fdr 0.7987 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.2185 | true fdr 0.7990 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.2201 | true fdr 0.7990 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2217 | true fdr 0.7990 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2197 | true fdr 0.7994 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2213 | true fdr 0.7994 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0123 | est fdr 1.2194 | true fdr 0.7997 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.2175 | true fdr 0.8000 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.2190 | true fdr 0.8000 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.2171 | true fdr 0.8003 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.2187 | true fdr 0.8003 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.2203 | true fdr 0.8003 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2219 | true fdr 0.8003 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2235 | true fdr 0.8003 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.2215 | true fdr 0.8006 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.2231 | true fdr 0.8006 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.2212 | true fdr 0.8009 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0113 | est fdr 1.2192 | true fdr 0.8013 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.2173 | true fdr 0.8016 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0111 | est fdr 1.2189 | true fdr 0.8016 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.2205 | true fdr 0.8016 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.2186 | true fdr 0.8019 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.2166 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.2182 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.2198 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.2214 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.2229 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.2245 | true fdr 0.8022 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.2226 | true fdr 0.8025 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.2241 | true fdr 0.8025 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.2257 | true fdr 0.8025 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.2238 | true fdr 0.8028 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.2219 | true fdr 0.8031 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.2234 | true fdr 0.8031 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.2215 | true fdr 0.8034 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0102 | est fdr 1.2231 | true fdr 0.8034 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.2212 | true fdr 0.8037 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.2193 | true fdr 0.8040 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.2208 | true fdr 0.8040 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.2224 | true fdr 0.8040 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0099 | est fdr 1.2240 | true fdr 0.8040 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.2220 | true fdr 0.8043 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.2236 | true fdr 0.8043 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.2252 | true fdr 0.8043 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.2233 | true fdr 0.8047 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2214 | true fdr 0.8050 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2195 | true fdr 0.8053 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0094 | est fdr 1.2176 | true fdr 0.8056 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.2191 | true fdr 0.8056 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.2173 | true fdr 0.8059 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.2154 | true fdr 0.8062 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.2135 | true fdr 0.8065 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.2117 | true fdr 0.8067 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.2098 | true fdr 0.8070 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0092 | est fdr 1.2080 | true fdr 0.8073 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.2095 | true fdr 0.8073 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0091 | est fdr 1.2110 | true fdr 0.8073 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0090 | est fdr 1.2125 | true fdr 0.8073 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.2141 | true fdr 0.8073 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0087 | est fdr 1.2122 | true fdr 0.8076 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.2137 | true fdr 0.8076 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.2119 | true fdr 0.8079 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2134 | true fdr 0.8079 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2116 | true fdr 0.8082 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2097 | true fdr 0.8085 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.2112 | true fdr 0.8085 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.2094 | true fdr 0.8088 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0083 | est fdr 1.2109 | true fdr 0.8088 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.2124 | true fdr 0.8088 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.2106 | true fdr 0.8091 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.2088 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.2103 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.2118 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.2133 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.2148 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2163 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0075 | est fdr 1.2179 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0074 | est fdr 1.2194 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.2209 | true fdr 0.8094 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.2190 | true fdr 0.8097 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.2205 | true fdr 0.8097 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.2187 | true fdr 0.8100 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.2169 | true fdr 0.8102 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0068 | est fdr 1.2150 | true fdr 0.8105 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.2165 | true fdr 0.8105 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.2180 | true fdr 0.8105 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.2162 | true fdr 0.8108 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.2144 | true fdr 0.8111 | true power 0.7875
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.2126 | true fdr 0.8099 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.2141 | true fdr 0.8099 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.2123 | true fdr 0.8102 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.2104 | true fdr 0.8104 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.2119 | true fdr 0.8104 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2134 | true fdr 0.8104 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2149 | true fdr 0.8104 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.2164 | true fdr 0.8104 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.2146 | true fdr 0.8107 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.2161 | true fdr 0.8107 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.2143 | true fdr 0.8110 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.2158 | true fdr 0.8110 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.2140 | true fdr 0.8113 | true power 0.7937
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.2122 | true fdr 0.8101 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2136 | true fdr 0.8101 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2119 | true fdr 0.8104 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.2133 | true fdr 0.8104 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.2115 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.2130 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2145 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.2160 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.2175 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.2189 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.2204 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.2219 | true fdr 0.8107 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.2201 | true fdr 0.8109 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.2216 | true fdr 0.8109 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0049 | est fdr 1.2198 | true fdr 0.8112 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.2212 | true fdr 0.8112 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0048 | est fdr 1.2227 | true fdr 0.8112 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2209 | true fdr 0.8115 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2224 | true fdr 0.8115 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2239 | true fdr 0.8115 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2221 | true fdr 0.8118 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.2203 | true fdr 0.8120 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.2217 | true fdr 0.8120 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2199 | true fdr 0.8123 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2182 | true fdr 0.8126 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2196 | true fdr 0.8126 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.2211 | true fdr 0.8126 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.2225 | true fdr 0.8126 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.2208 | true fdr 0.8129 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.2222 | true fdr 0.8129 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.2204 | true fdr 0.8131 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.2187 | true fdr 0.8134 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.2201 | true fdr 0.8134 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.2216 | true fdr 0.8134 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.2230 | true fdr 0.8134 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.2213 | true fdr 0.8137 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.2195 | true fdr 0.8140 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2209 | true fdr 0.8140 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2224 | true fdr 0.8140 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2238 | true fdr 0.8140 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0039 | est fdr 1.2221 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.2235 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.2250 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.2264 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.2279 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.2293 | true fdr 0.8142 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.2275 | true fdr 0.8145 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.2290 | true fdr 0.8145 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.2272 | true fdr 0.8148 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.2254 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0031 | est fdr 1.2269 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.2283 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.2298 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.2312 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2327 | true fdr 0.8150 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2309 | true fdr 0.8153 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2291 | true fdr 0.8156 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.2273 | true fdr 0.8158 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.2288 | true fdr 0.8158 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.2270 | true fdr 0.8161 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.2284 | true fdr 0.8161 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.2299 | true fdr 0.8161 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.2281 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2296 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2310 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2324 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0025 | est fdr 1.2339 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.2353 | true fdr 0.8164 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.2335 | true fdr 0.8166 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.2350 | true fdr 0.8166 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2332 | true fdr 0.8169 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2346 | true fdr 0.8169 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2361 | true fdr 0.8169 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.2343 | true fdr 0.8171 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.2325 | true fdr 0.8174 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.2308 | true fdr 0.8177 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.2322 | true fdr 0.8177 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.2336 | true fdr 0.8177 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.2350 | true fdr 0.8177 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.2333 | true fdr 0.8179 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.2347 | true fdr 0.8179 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.2361 | true fdr 0.8179 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.2376 | true fdr 0.8179 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.2390 | true fdr 0.8179 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.2372 | true fdr 0.8182 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.2386 | true fdr 0.8182 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.2401 | true fdr 0.8182 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2415 | true fdr 0.8182 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2397 | true fdr 0.8184 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2411 | true fdr 0.8184 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2426 | true fdr 0.8184 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2408 | true fdr 0.8187 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.2390 | true fdr 0.8190 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.2373 | true fdr 0.8192 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.2387 | true fdr 0.8192 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.2401 | true fdr 0.8192 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.2384 | true fdr 0.8195 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.2398 | true fdr 0.8195 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0007 | est fdr 1.2412 | true fdr 0.8195 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.2394 | true fdr 0.8197 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0006 | est fdr 1.2377 | true fdr 0.8200 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.2391 | true fdr 0.8200 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.2374 | true fdr 0.8202 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2356 | true fdr 0.8205 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.2339 | true fdr 0.8207 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.2353 | true fdr 0.8207 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.2367 | true fdr 0.8207 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.2350 | true fdr 0.8210 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.2332 | true fdr 0.8212 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0001 | est fdr 1.2315 | true fdr 0.8215 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.2329 | true fdr 0.8215 | true power 0.8000
07-10 07:16 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:16 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.2329 | true fdr 0.8215 | true power 0.8000
07-10 07:16 fdr_control  INFO     W_est is DAG
07-10 07:16 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:16 fdr_control  INFO     ==============================
07-10 07:16 __main__     INFO     knockoff: 10 | model: 0
07-10 07:16 utils        DEBUG    load W with seed 10_0 in simulated_data/v11/v40/W
07-10 07:20 fdr_control  INFO     ==============================
07-10 07:20 fdr_control  INFO     expected FDR 0.2
07-10 07:20 fdr_control  DEBUG    thresh 6.2161 | est fdr 2.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:20 fdr_control  DEBUG    thresh 2.9196 | est fdr 2.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:20 fdr_control  DEBUG    thresh 2.9064 | est fdr 3.0000 | true fdr 1.0000 | true power 0.0000
07-10 07:20 fdr_control  DEBUG    thresh 2.7236 | est fdr 1.5000 | true fdr 0.5000 | true power 0.0063
07-10 07:20 fdr_control  DEBUG    thresh 2.6198 | est fdr 1.0000 | true fdr 0.6667 | true power 0.0063
07-10 07:20 fdr_control  DEBUG    thresh 2.6023 | est fdr 0.7500 | true fdr 0.7500 | true power 0.0063
07-10 07:20 fdr_control  DEBUG    thresh 2.5494 | est fdr 1.0000 | true fdr 0.7500 | true power 0.0063
07-10 07:20 fdr_control  DEBUG    thresh 2.5322 | est fdr 0.8000 | true fdr 0.8000 | true power 0.0063
07-10 07:20 fdr_control  DEBUG    thresh 2.5308 | est fdr 0.6667 | true fdr 0.6667 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.4054 | est fdr 0.5714 | true fdr 0.7143 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.3855 | est fdr 0.5000 | true fdr 0.7500 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.3772 | est fdr 0.6250 | true fdr 0.7500 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.3697 | est fdr 0.5556 | true fdr 0.7778 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.1732 | est fdr 0.6667 | true fdr 0.7778 | true power 0.0125
07-10 07:20 fdr_control  DEBUG    thresh 2.1388 | est fdr 0.6000 | true fdr 0.7000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.1334 | est fdr 0.7000 | true fdr 0.7000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0988 | est fdr 0.8000 | true fdr 0.7000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0874 | est fdr 0.9000 | true fdr 0.7000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0662 | est fdr 1.0000 | true fdr 0.7000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0456 | est fdr 0.9091 | true fdr 0.7273 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0172 | est fdr 0.8333 | true fdr 0.7500 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 2.0111 | est fdr 0.7692 | true fdr 0.7692 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9987 | est fdr 0.7143 | true fdr 0.7857 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9957 | est fdr 0.7857 | true fdr 0.7857 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9922 | est fdr 0.7333 | true fdr 0.8000 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9529 | est fdr 0.6875 | true fdr 0.8125 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9390 | est fdr 0.6471 | true fdr 0.8235 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9262 | est fdr 0.6111 | true fdr 0.8333 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9138 | est fdr 0.6667 | true fdr 0.8333 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.9066 | est fdr 0.6316 | true fdr 0.8421 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8895 | est fdr 0.6842 | true fdr 0.8421 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8865 | est fdr 0.7368 | true fdr 0.8421 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8685 | est fdr 0.7895 | true fdr 0.8421 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8504 | est fdr 0.7500 | true fdr 0.8500 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8415 | est fdr 0.7143 | true fdr 0.8571 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8412 | est fdr 0.7619 | true fdr 0.8571 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8131 | est fdr 0.7273 | true fdr 0.8636 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.8046 | est fdr 0.7727 | true fdr 0.8636 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.7852 | est fdr 0.8182 | true fdr 0.8636 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.7846 | est fdr 0.8636 | true fdr 0.8636 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.7055 | est fdr 0.9091 | true fdr 0.8636 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.6843 | est fdr 0.8696 | true fdr 0.8696 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.6815 | est fdr 0.8333 | true fdr 0.8750 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.6704 | est fdr 0.8750 | true fdr 0.8750 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.6592 | est fdr 0.9167 | true fdr 0.8750 | true power 0.0187
07-10 07:20 fdr_control  DEBUG    thresh 1.6570 | est fdr 0.8800 | true fdr 0.8400 | true power 0.0250
07-10 07:20 fdr_control  DEBUG    thresh 1.6329 | est fdr 0.9200 | true fdr 0.8400 | true power 0.0250
07-10 07:20 fdr_control  DEBUG    thresh 1.6280 | est fdr 0.8846 | true fdr 0.8077 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.6097 | est fdr 0.9231 | true fdr 0.8077 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.6049 | est fdr 0.9615 | true fdr 0.8077 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.5439 | est fdr 0.9259 | true fdr 0.8148 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.5345 | est fdr 0.9630 | true fdr 0.8148 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.5314 | est fdr 0.9286 | true fdr 0.8214 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.5300 | est fdr 0.9643 | true fdr 0.8214 | true power 0.0312
07-10 07:20 fdr_control  DEBUG    thresh 1.5289 | est fdr 0.9310 | true fdr 0.7931 | true power 0.0375
07-10 07:20 fdr_control  DEBUG    thresh 1.5117 | est fdr 0.9000 | true fdr 0.8000 | true power 0.0375
07-10 07:20 fdr_control  DEBUG    thresh 1.5097 | est fdr 0.9333 | true fdr 0.8000 | true power 0.0375
07-10 07:20 fdr_control  DEBUG    thresh 1.5056 | est fdr 0.9032 | true fdr 0.7742 | true power 0.0437
07-10 07:20 fdr_control  DEBUG    thresh 1.5002 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4854 | est fdr 0.9062 | true fdr 0.7500 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4827 | est fdr 0.9375 | true fdr 0.7500 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4665 | est fdr 0.9091 | true fdr 0.7576 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4591 | est fdr 0.8824 | true fdr 0.7647 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4453 | est fdr 0.9118 | true fdr 0.7647 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4338 | est fdr 0.9412 | true fdr 0.7647 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4247 | est fdr 0.9143 | true fdr 0.7714 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4184 | est fdr 0.9429 | true fdr 0.7714 | true power 0.0500
07-10 07:20 fdr_control  DEBUG    thresh 1.4101 | est fdr 0.9167 | true fdr 0.7500 | true power 0.0563
07-10 07:20 fdr_control  DEBUG    thresh 1.4073 | est fdr 0.8919 | true fdr 0.7568 | true power 0.0563
07-10 07:20 fdr_control  DEBUG    thresh 1.4050 | est fdr 0.8684 | true fdr 0.7632 | true power 0.0563
07-10 07:20 fdr_control  DEBUG    thresh 1.4033 | est fdr 0.8462 | true fdr 0.7436 | true power 0.0625
07-10 07:20 fdr_control  DEBUG    thresh 1.4017 | est fdr 0.8250 | true fdr 0.7500 | true power 0.0625
07-10 07:20 fdr_control  DEBUG    thresh 1.3990 | est fdr 0.8500 | true fdr 0.7500 | true power 0.0625
07-10 07:20 fdr_control  DEBUG    thresh 1.3827 | est fdr 0.8750 | true fdr 0.7500 | true power 0.0625
07-10 07:20 fdr_control  DEBUG    thresh 1.3808 | est fdr 0.8537 | true fdr 0.7317 | true power 0.0688
07-10 07:20 fdr_control  DEBUG    thresh 1.3652 | est fdr 0.8780 | true fdr 0.7317 | true power 0.0688
07-10 07:20 fdr_control  DEBUG    thresh 1.3620 | est fdr 0.8571 | true fdr 0.7381 | true power 0.0688
07-10 07:20 fdr_control  DEBUG    thresh 1.3447 | est fdr 0.8372 | true fdr 0.7209 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.3300 | est fdr 0.8182 | true fdr 0.7273 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.3218 | est fdr 0.8409 | true fdr 0.7273 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.3177 | est fdr 0.8222 | true fdr 0.7333 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.3054 | est fdr 0.8444 | true fdr 0.7333 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2849 | est fdr 0.8667 | true fdr 0.7333 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2783 | est fdr 0.8478 | true fdr 0.7391 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2721 | est fdr 0.8696 | true fdr 0.7391 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2716 | est fdr 0.8511 | true fdr 0.7447 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2710 | est fdr 0.8723 | true fdr 0.7447 | true power 0.0750
07-10 07:20 fdr_control  DEBUG    thresh 1.2634 | est fdr 0.8542 | true fdr 0.7292 | true power 0.0813
07-10 07:20 fdr_control  DEBUG    thresh 1.2575 | est fdr 0.8367 | true fdr 0.7347 | true power 0.0813
07-10 07:20 fdr_control  DEBUG    thresh 1.2542 | est fdr 0.8200 | true fdr 0.7400 | true power 0.0813
07-10 07:20 fdr_control  DEBUG    thresh 1.2530 | est fdr 0.8039 | true fdr 0.7255 | true power 0.0875
07-10 07:20 fdr_control  DEBUG    thresh 1.2477 | est fdr 0.7885 | true fdr 0.7308 | true power 0.0875
07-10 07:20 fdr_control  DEBUG    thresh 1.2475 | est fdr 0.7736 | true fdr 0.7170 | true power 0.0938
07-10 07:20 fdr_control  DEBUG    thresh 1.2455 | est fdr 0.7593 | true fdr 0.7037 | true power 0.1000
07-10 07:20 fdr_control  DEBUG    thresh 1.2409 | est fdr 0.7778 | true fdr 0.7037 | true power 0.1000
07-10 07:20 fdr_control  DEBUG    thresh 1.2337 | est fdr 0.7636 | true fdr 0.7091 | true power 0.1000
07-10 07:20 fdr_control  DEBUG    thresh 1.2332 | est fdr 0.7818 | true fdr 0.7091 | true power 0.1000
07-10 07:20 fdr_control  DEBUG    thresh 1.2207 | est fdr 0.7679 | true fdr 0.7143 | true power 0.1000
07-10 07:20 fdr_control  DEBUG    thresh 1.2194 | est fdr 0.7544 | true fdr 0.7018 | true power 0.1062
07-10 07:20 fdr_control  DEBUG    thresh 1.2185 | est fdr 0.7414 | true fdr 0.6897 | true power 0.1125
07-10 07:20 fdr_control  DEBUG    thresh 1.2183 | est fdr 0.7288 | true fdr 0.6780 | true power 0.1187
07-10 07:20 fdr_control  DEBUG    thresh 1.1968 | est fdr 0.7167 | true fdr 0.6833 | true power 0.1187
07-10 07:20 fdr_control  DEBUG    thresh 1.1824 | est fdr 0.7049 | true fdr 0.6721 | true power 0.1250
07-10 07:20 fdr_control  DEBUG    thresh 1.1823 | est fdr 0.6935 | true fdr 0.6774 | true power 0.1250
07-10 07:20 fdr_control  DEBUG    thresh 1.1775 | est fdr 0.6825 | true fdr 0.6667 | true power 0.1313
07-10 07:20 fdr_control  DEBUG    thresh 1.1703 | est fdr 0.6719 | true fdr 0.6719 | true power 0.1313
07-10 07:20 fdr_control  DEBUG    thresh 1.1688 | est fdr 0.6615 | true fdr 0.6615 | true power 0.1375
07-10 07:20 fdr_control  DEBUG    thresh 1.1633 | est fdr 0.6515 | true fdr 0.6667 | true power 0.1375
07-10 07:20 fdr_control  DEBUG    thresh 1.1498 | est fdr 0.6418 | true fdr 0.6716 | true power 0.1375
07-10 07:20 fdr_control  DEBUG    thresh 1.1425 | est fdr 0.6567 | true fdr 0.6716 | true power 0.1375
07-10 07:20 fdr_control  DEBUG    thresh 1.1392 | est fdr 0.6471 | true fdr 0.6618 | true power 0.1437
07-10 07:20 fdr_control  DEBUG    thresh 1.1373 | est fdr 0.6377 | true fdr 0.6667 | true power 0.1437
07-10 07:20 fdr_control  DEBUG    thresh 1.1349 | est fdr 0.6286 | true fdr 0.6571 | true power 0.1500
07-10 07:20 fdr_control  DEBUG    thresh 1.1348 | est fdr 0.6429 | true fdr 0.6571 | true power 0.1500
07-10 07:20 fdr_control  DEBUG    thresh 1.1321 | est fdr 0.6338 | true fdr 0.6479 | true power 0.1562
07-10 07:20 fdr_control  DEBUG    thresh 1.1298 | est fdr 0.6479 | true fdr 0.6479 | true power 0.1562
07-10 07:20 fdr_control  DEBUG    thresh 1.1293 | est fdr 0.6620 | true fdr 0.6479 | true power 0.1562
07-10 07:20 fdr_control  DEBUG    thresh 1.1284 | est fdr 0.6761 | true fdr 0.6479 | true power 0.1562
07-10 07:20 fdr_control  DEBUG    thresh 1.1283 | est fdr 0.6901 | true fdr 0.6479 | true power 0.1562
07-10 07:20 fdr_control  DEBUG    thresh 1.1239 | est fdr 0.6806 | true fdr 0.6389 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1224 | est fdr 0.6944 | true fdr 0.6389 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1209 | est fdr 0.7083 | true fdr 0.6389 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1162 | est fdr 0.6986 | true fdr 0.6438 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1153 | est fdr 0.6892 | true fdr 0.6486 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1152 | est fdr 0.7027 | true fdr 0.6486 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.1085 | est fdr 0.7162 | true fdr 0.6486 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.0974 | est fdr 0.7297 | true fdr 0.6486 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.0864 | est fdr 0.7432 | true fdr 0.6486 | true power 0.1625
07-10 07:20 fdr_control  DEBUG    thresh 1.0847 | est fdr 0.7333 | true fdr 0.6400 | true power 0.1688
07-10 07:20 fdr_control  DEBUG    thresh 1.0788 | est fdr 0.7237 | true fdr 0.6316 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0697 | est fdr 0.7143 | true fdr 0.6364 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0684 | est fdr 0.7051 | true fdr 0.6410 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0662 | est fdr 0.7179 | true fdr 0.6410 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0653 | est fdr 0.7089 | true fdr 0.6456 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0626 | est fdr 0.7215 | true fdr 0.6456 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0564 | est fdr 0.7125 | true fdr 0.6500 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0519 | est fdr 0.7250 | true fdr 0.6500 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0459 | est fdr 0.7160 | true fdr 0.6543 | true power 0.1750
07-10 07:20 fdr_control  DEBUG    thresh 1.0279 | est fdr 0.7073 | true fdr 0.6463 | true power 0.1812
07-10 07:20 fdr_control  DEBUG    thresh 1.0204 | est fdr 0.7195 | true fdr 0.6463 | true power 0.1812
07-10 07:20 fdr_control  DEBUG    thresh 1.0183 | est fdr 0.7317 | true fdr 0.6463 | true power 0.1812
07-10 07:20 fdr_control  DEBUG    thresh 1.0157 | est fdr 0.7229 | true fdr 0.6386 | true power 0.1875
07-10 07:20 fdr_control  DEBUG    thresh 1.0153 | est fdr 0.7143 | true fdr 0.6310 | true power 0.1938
07-10 07:20 fdr_control  DEBUG    thresh 1.0151 | est fdr 0.7059 | true fdr 0.6353 | true power 0.1938
07-10 07:20 fdr_control  DEBUG    thresh 1.0049 | est fdr 0.7176 | true fdr 0.6353 | true power 0.1938
07-10 07:20 fdr_control  DEBUG    thresh 1.0048 | est fdr 0.7294 | true fdr 0.6353 | true power 0.1938
07-10 07:20 fdr_control  DEBUG    thresh 1.0046 | est fdr 0.7209 | true fdr 0.6279 | true power 0.2000
07-10 07:20 fdr_control  DEBUG    thresh 1.0015 | est fdr 0.7326 | true fdr 0.6279 | true power 0.2000
07-10 07:20 fdr_control  DEBUG    thresh 1.0013 | est fdr 0.7241 | true fdr 0.6322 | true power 0.2000
07-10 07:20 fdr_control  DEBUG    thresh 0.9942 | est fdr 0.7159 | true fdr 0.6250 | true power 0.2062
07-10 07:20 fdr_control  DEBUG    thresh 0.9916 | est fdr 0.7079 | true fdr 0.6292 | true power 0.2062
07-10 07:20 fdr_control  DEBUG    thresh 0.9855 | est fdr 0.7000 | true fdr 0.6222 | true power 0.2125
07-10 07:20 fdr_control  DEBUG    thresh 0.9802 | est fdr 0.6923 | true fdr 0.6154 | true power 0.2188
07-10 07:20 fdr_control  DEBUG    thresh 0.9712 | est fdr 0.6848 | true fdr 0.6196 | true power 0.2188
07-10 07:20 fdr_control  DEBUG    thresh 0.9704 | est fdr 0.6774 | true fdr 0.6237 | true power 0.2188
07-10 07:20 fdr_control  DEBUG    thresh 0.9530 | est fdr 0.6882 | true fdr 0.6237 | true power 0.2188
07-10 07:20 fdr_control  DEBUG    thresh 0.9521 | est fdr 0.6809 | true fdr 0.6277 | true power 0.2188
07-10 07:20 fdr_control  DEBUG    thresh 0.9431 | est fdr 0.6737 | true fdr 0.6211 | true power 0.2250
07-10 07:20 fdr_control  DEBUG    thresh 0.9426 | est fdr 0.6667 | true fdr 0.6146 | true power 0.2313
07-10 07:20 fdr_control  DEBUG    thresh 0.9408 | est fdr 0.6771 | true fdr 0.6146 | true power 0.2313
07-10 07:20 fdr_control  DEBUG    thresh 0.9370 | est fdr 0.6875 | true fdr 0.6146 | true power 0.2313
07-10 07:20 fdr_control  DEBUG    thresh 0.9198 | est fdr 0.6804 | true fdr 0.6082 | true power 0.2375
07-10 07:20 fdr_control  DEBUG    thresh 0.9170 | est fdr 0.6907 | true fdr 0.6082 | true power 0.2375
07-10 07:20 fdr_control  DEBUG    thresh 0.9166 | est fdr 0.7010 | true fdr 0.6082 | true power 0.2375
07-10 07:20 fdr_control  DEBUG    thresh 0.9159 | est fdr 0.6939 | true fdr 0.6020 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.9130 | est fdr 0.7041 | true fdr 0.6020 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.9081 | est fdr 0.6970 | true fdr 0.6061 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8945 | est fdr 0.6900 | true fdr 0.6100 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8895 | est fdr 0.7000 | true fdr 0.6100 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8818 | est fdr 0.6931 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8799 | est fdr 0.7030 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8799 | est fdr 0.7129 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8758 | est fdr 0.7228 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8719 | est fdr 0.7327 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8712 | est fdr 0.7426 | true fdr 0.6139 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8702 | est fdr 0.7353 | true fdr 0.6176 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8684 | est fdr 0.7451 | true fdr 0.6176 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8683 | est fdr 0.7549 | true fdr 0.6176 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8673 | est fdr 0.7476 | true fdr 0.6214 | true power 0.2437
07-10 07:20 fdr_control  DEBUG    thresh 0.8657 | est fdr 0.7404 | true fdr 0.6154 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8585 | est fdr 0.7333 | true fdr 0.6190 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8578 | est fdr 0.7429 | true fdr 0.6190 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8547 | est fdr 0.7524 | true fdr 0.6190 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8537 | est fdr 0.7619 | true fdr 0.6190 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8523 | est fdr 0.7547 | true fdr 0.6226 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8461 | est fdr 0.7477 | true fdr 0.6262 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8438 | est fdr 0.7570 | true fdr 0.6262 | true power 0.2500
07-10 07:20 fdr_control  DEBUG    thresh 0.8416 | est fdr 0.7500 | true fdr 0.6204 | true power 0.2562
07-10 07:20 fdr_control  DEBUG    thresh 0.8413 | est fdr 0.7431 | true fdr 0.6239 | true power 0.2562
07-10 07:20 fdr_control  DEBUG    thresh 0.8410 | est fdr 0.7523 | true fdr 0.6239 | true power 0.2562
07-10 07:20 fdr_control  DEBUG    thresh 0.8375 | est fdr 0.7455 | true fdr 0.6182 | true power 0.2625
07-10 07:20 fdr_control  DEBUG    thresh 0.8326 | est fdr 0.7387 | true fdr 0.6216 | true power 0.2625
07-10 07:20 fdr_control  DEBUG    thresh 0.8303 | est fdr 0.7477 | true fdr 0.6216 | true power 0.2625
07-10 07:20 fdr_control  DEBUG    thresh 0.8259 | est fdr 0.7411 | true fdr 0.6161 | true power 0.2687
07-10 07:20 fdr_control  DEBUG    thresh 0.8232 | est fdr 0.7500 | true fdr 0.6161 | true power 0.2687
07-10 07:20 fdr_control  DEBUG    thresh 0.8221 | est fdr 0.7589 | true fdr 0.6161 | true power 0.2687
07-10 07:20 fdr_control  DEBUG    thresh 0.8212 | est fdr 0.7679 | true fdr 0.6161 | true power 0.2687
07-10 07:20 fdr_control  DEBUG    thresh 0.8200 | est fdr 0.7768 | true fdr 0.6161 | true power 0.2687
07-10 07:20 fdr_control  DEBUG    thresh 0.8146 | est fdr 0.7699 | true fdr 0.6106 | true power 0.2750
07-10 07:20 fdr_control  DEBUG    thresh 0.8105 | est fdr 0.7632 | true fdr 0.6053 | true power 0.2812
07-10 07:20 fdr_control  DEBUG    thresh 0.8104 | est fdr 0.7565 | true fdr 0.6087 | true power 0.2812
07-10 07:20 fdr_control  DEBUG    thresh 0.8095 | est fdr 0.7500 | true fdr 0.6121 | true power 0.2812
07-10 07:20 fdr_control  DEBUG    thresh 0.8065 | est fdr 0.7436 | true fdr 0.6154 | true power 0.2812
07-10 07:20 fdr_control  DEBUG    thresh 0.8062 | est fdr 0.7373 | true fdr 0.6102 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.8053 | est fdr 0.7458 | true fdr 0.6102 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7940 | est fdr 0.7542 | true fdr 0.6102 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7937 | est fdr 0.7479 | true fdr 0.6134 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7929 | est fdr 0.7417 | true fdr 0.6167 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7928 | est fdr 0.7500 | true fdr 0.6167 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7900 | est fdr 0.7438 | true fdr 0.6198 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7893 | est fdr 0.7521 | true fdr 0.6198 | true power 0.2875
07-10 07:20 fdr_control  DEBUG    thresh 0.7873 | est fdr 0.7459 | true fdr 0.6148 | true power 0.2938
07-10 07:20 fdr_control  DEBUG    thresh 0.7866 | est fdr 0.7541 | true fdr 0.6148 | true power 0.2938
07-10 07:20 fdr_control  DEBUG    thresh 0.7850 | est fdr 0.7480 | true fdr 0.6179 | true power 0.2938
07-10 07:20 fdr_control  DEBUG    thresh 0.7844 | est fdr 0.7419 | true fdr 0.6129 | true power 0.3000
07-10 07:20 fdr_control  DEBUG    thresh 0.7802 | est fdr 0.7360 | true fdr 0.6160 | true power 0.3000
07-10 07:20 fdr_control  DEBUG    thresh 0.7784 | est fdr 0.7302 | true fdr 0.6111 | true power 0.3063
07-10 07:20 fdr_control  DEBUG    thresh 0.7765 | est fdr 0.7381 | true fdr 0.6111 | true power 0.3063
07-10 07:20 fdr_control  DEBUG    thresh 0.7760 | est fdr 0.7323 | true fdr 0.6142 | true power 0.3063
07-10 07:20 fdr_control  DEBUG    thresh 0.7749 | est fdr 0.7266 | true fdr 0.6094 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7715 | est fdr 0.7344 | true fdr 0.6094 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7703 | est fdr 0.7287 | true fdr 0.6124 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7696 | est fdr 0.7364 | true fdr 0.6124 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7680 | est fdr 0.7442 | true fdr 0.6124 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7679 | est fdr 0.7385 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7575 | est fdr 0.7462 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7572 | est fdr 0.7538 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7570 | est fdr 0.7615 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7472 | est fdr 0.7692 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7464 | est fdr 0.7769 | true fdr 0.6154 | true power 0.3125
07-10 07:20 fdr_control  DEBUG    thresh 0.7455 | est fdr 0.7710 | true fdr 0.6107 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7418 | est fdr 0.7652 | true fdr 0.6136 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7413 | est fdr 0.7727 | true fdr 0.6136 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7391 | est fdr 0.7669 | true fdr 0.6165 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7381 | est fdr 0.7744 | true fdr 0.6165 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7365 | est fdr 0.7820 | true fdr 0.6165 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7358 | est fdr 0.7761 | true fdr 0.6194 | true power 0.3187
07-10 07:20 fdr_control  DEBUG    thresh 0.7357 | est fdr 0.7704 | true fdr 0.6148 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7356 | est fdr 0.7647 | true fdr 0.6176 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7333 | est fdr 0.7721 | true fdr 0.6176 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7300 | est fdr 0.7794 | true fdr 0.6176 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7292 | est fdr 0.7868 | true fdr 0.6176 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7264 | est fdr 0.7941 | true fdr 0.6176 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7205 | est fdr 0.7883 | true fdr 0.6204 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7176 | est fdr 0.7826 | true fdr 0.6232 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7174 | est fdr 0.7899 | true fdr 0.6232 | true power 0.3250
07-10 07:20 fdr_control  DEBUG    thresh 0.7136 | est fdr 0.7842 | true fdr 0.6187 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.7127 | est fdr 0.7786 | true fdr 0.6214 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.7114 | est fdr 0.7857 | true fdr 0.6214 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.7022 | est fdr 0.7801 | true fdr 0.6241 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.6946 | est fdr 0.7872 | true fdr 0.6241 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.6892 | est fdr 0.7943 | true fdr 0.6241 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.6882 | est fdr 0.8014 | true fdr 0.6241 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.6875 | est fdr 0.8085 | true fdr 0.6241 | true power 0.3312
07-10 07:20 fdr_control  DEBUG    thresh 0.6847 | est fdr 0.8028 | true fdr 0.6197 | true power 0.3375
07-10 07:20 fdr_control  DEBUG    thresh 0.6828 | est fdr 0.8099 | true fdr 0.6197 | true power 0.3375
07-10 07:20 fdr_control  DEBUG    thresh 0.6808 | est fdr 0.8169 | true fdr 0.6197 | true power 0.3375
07-10 07:20 fdr_control  DEBUG    thresh 0.6805 | est fdr 0.8112 | true fdr 0.6224 | true power 0.3375
07-10 07:20 fdr_control  DEBUG    thresh 0.6784 | est fdr 0.8056 | true fdr 0.6181 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6784 | est fdr 0.8000 | true fdr 0.6207 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6775 | est fdr 0.8069 | true fdr 0.6207 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6773 | est fdr 0.8138 | true fdr 0.6207 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6764 | est fdr 0.8082 | true fdr 0.6233 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6750 | est fdr 0.8027 | true fdr 0.6259 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6718 | est fdr 0.8095 | true fdr 0.6259 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6707 | est fdr 0.8163 | true fdr 0.6259 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6678 | est fdr 0.8231 | true fdr 0.6259 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6672 | est fdr 0.8176 | true fdr 0.6284 | true power 0.3438
07-10 07:20 fdr_control  DEBUG    thresh 0.6671 | est fdr 0.8121 | true fdr 0.6242 | true power 0.3500
07-10 07:20 fdr_control  DEBUG    thresh 0.6586 | est fdr 0.8188 | true fdr 0.6242 | true power 0.3500
07-10 07:20 fdr_control  DEBUG    thresh 0.6579 | est fdr 0.8133 | true fdr 0.6200 | true power 0.3563
07-10 07:20 fdr_control  DEBUG    thresh 0.6552 | est fdr 0.8079 | true fdr 0.6225 | true power 0.3563
07-10 07:20 fdr_control  DEBUG    thresh 0.6522 | est fdr 0.8146 | true fdr 0.6225 | true power 0.3563
07-10 07:20 fdr_control  DEBUG    thresh 0.6503 | est fdr 0.8092 | true fdr 0.6184 | true power 0.3625
07-10 07:20 fdr_control  DEBUG    thresh 0.6420 | est fdr 0.8158 | true fdr 0.6184 | true power 0.3625
07-10 07:20 fdr_control  DEBUG    thresh 0.6393 | est fdr 0.8105 | true fdr 0.6209 | true power 0.3625
07-10 07:20 fdr_control  DEBUG    thresh 0.6388 | est fdr 0.8052 | true fdr 0.6234 | true power 0.3625
07-10 07:20 fdr_control  DEBUG    thresh 0.6360 | est fdr 0.8000 | true fdr 0.6194 | true power 0.3688
07-10 07:20 fdr_control  DEBUG    thresh 0.6358 | est fdr 0.8065 | true fdr 0.6194 | true power 0.3688
07-10 07:20 fdr_control  DEBUG    thresh 0.6358 | est fdr 0.8013 | true fdr 0.6154 | true power 0.3750
07-10 07:20 fdr_control  DEBUG    thresh 0.6313 | est fdr 0.7962 | true fdr 0.6178 | true power 0.3750
07-10 07:20 fdr_control  DEBUG    thresh 0.6309 | est fdr 0.8025 | true fdr 0.6178 | true power 0.3750
07-10 07:20 fdr_control  DEBUG    thresh 0.6309 | est fdr 0.8089 | true fdr 0.6178 | true power 0.3750
07-10 07:20 fdr_control  DEBUG    thresh 0.6277 | est fdr 0.8153 | true fdr 0.6178 | true power 0.3750
07-10 07:20 fdr_control  DEBUG    thresh 0.6262 | est fdr 0.8101 | true fdr 0.6139 | true power 0.3812
07-10 07:20 fdr_control  DEBUG    thresh 0.6248 | est fdr 0.8050 | true fdr 0.6101 | true power 0.3875
07-10 07:20 fdr_control  DEBUG    thresh 0.6247 | est fdr 0.8000 | true fdr 0.6125 | true power 0.3875
07-10 07:20 fdr_control  DEBUG    thresh 0.6169 | est fdr 0.7950 | true fdr 0.6149 | true power 0.3875
07-10 07:20 fdr_control  DEBUG    thresh 0.6151 | est fdr 0.8012 | true fdr 0.6149 | true power 0.3875
07-10 07:20 fdr_control  DEBUG    thresh 0.6098 | est fdr 0.7963 | true fdr 0.6111 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6097 | est fdr 0.8025 | true fdr 0.6111 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6080 | est fdr 0.7975 | true fdr 0.6135 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6074 | est fdr 0.8037 | true fdr 0.6135 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6064 | est fdr 0.7988 | true fdr 0.6159 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6024 | est fdr 0.8049 | true fdr 0.6159 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6016 | est fdr 0.8000 | true fdr 0.6182 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.6005 | est fdr 0.7952 | true fdr 0.6205 | true power 0.3937
07-10 07:20 fdr_control  DEBUG    thresh 0.5967 | est fdr 0.7904 | true fdr 0.6168 | true power 0.4000
07-10 07:20 fdr_control  DEBUG    thresh 0.5945 | est fdr 0.7857 | true fdr 0.6190 | true power 0.4000
07-10 07:20 fdr_control  DEBUG    thresh 0.5922 | est fdr 0.7917 | true fdr 0.6190 | true power 0.4000
07-10 07:20 fdr_control  DEBUG    thresh 0.5864 | est fdr 0.7870 | true fdr 0.6154 | true power 0.4062
07-10 07:20 fdr_control  DEBUG    thresh 0.5861 | est fdr 0.7824 | true fdr 0.6176 | true power 0.4062
07-10 07:20 fdr_control  DEBUG    thresh 0.5843 | est fdr 0.7778 | true fdr 0.6199 | true power 0.4062
07-10 07:20 fdr_control  DEBUG    thresh 0.5783 | est fdr 0.7733 | true fdr 0.6163 | true power 0.4125
07-10 07:20 fdr_control  DEBUG    thresh 0.5778 | est fdr 0.7688 | true fdr 0.6127 | true power 0.4188
07-10 07:20 fdr_control  DEBUG    thresh 0.5777 | est fdr 0.7746 | true fdr 0.6127 | true power 0.4188
07-10 07:20 fdr_control  DEBUG    thresh 0.5761 | est fdr 0.7701 | true fdr 0.6092 | true power 0.4250
07-10 07:20 fdr_control  DEBUG    thresh 0.5751 | est fdr 0.7657 | true fdr 0.6057 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5728 | est fdr 0.7714 | true fdr 0.6057 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5709 | est fdr 0.7771 | true fdr 0.6057 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5686 | est fdr 0.7727 | true fdr 0.6080 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5676 | est fdr 0.7784 | true fdr 0.6080 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5675 | est fdr 0.7841 | true fdr 0.6080 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5658 | est fdr 0.7797 | true fdr 0.6102 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5632 | est fdr 0.7753 | true fdr 0.6124 | true power 0.4313
07-10 07:20 fdr_control  DEBUG    thresh 0.5605 | est fdr 0.7709 | true fdr 0.6089 | true power 0.4375
07-10 07:20 fdr_control  DEBUG    thresh 0.5564 | est fdr 0.7765 | true fdr 0.6089 | true power 0.4375
07-10 07:20 fdr_control  DEBUG    thresh 0.5549 | est fdr 0.7821 | true fdr 0.6089 | true power 0.4375
07-10 07:20 fdr_control  DEBUG    thresh 0.5544 | est fdr 0.7778 | true fdr 0.6111 | true power 0.4375
07-10 07:20 fdr_control  DEBUG    thresh 0.5524 | est fdr 0.7833 | true fdr 0.6111 | true power 0.4375
07-10 07:20 fdr_control  DEBUG    thresh 0.5511 | est fdr 0.7790 | true fdr 0.6077 | true power 0.4437
07-10 07:20 fdr_control  DEBUG    thresh 0.5509 | est fdr 0.7747 | true fdr 0.6044 | true power 0.4500
07-10 07:20 fdr_control  DEBUG    thresh 0.5496 | est fdr 0.7705 | true fdr 0.6066 | true power 0.4500
07-10 07:20 fdr_control  DEBUG    thresh 0.5464 | est fdr 0.7663 | true fdr 0.6087 | true power 0.4500
07-10 07:20 fdr_control  DEBUG    thresh 0.5429 | est fdr 0.7622 | true fdr 0.6054 | true power 0.4562
07-10 07:20 fdr_control  DEBUG    thresh 0.5413 | est fdr 0.7676 | true fdr 0.6054 | true power 0.4562
07-10 07:20 fdr_control  DEBUG    thresh 0.5401 | est fdr 0.7634 | true fdr 0.6022 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5399 | est fdr 0.7688 | true fdr 0.6022 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5363 | est fdr 0.7742 | true fdr 0.6022 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5350 | est fdr 0.7796 | true fdr 0.6022 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5347 | est fdr 0.7849 | true fdr 0.6022 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5342 | est fdr 0.7807 | true fdr 0.6043 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5342 | est fdr 0.7861 | true fdr 0.6043 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5341 | est fdr 0.7819 | true fdr 0.6064 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5332 | est fdr 0.7872 | true fdr 0.6064 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5326 | est fdr 0.7831 | true fdr 0.6085 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5263 | est fdr 0.7884 | true fdr 0.6085 | true power 0.4625
07-10 07:20 fdr_control  DEBUG    thresh 0.5259 | est fdr 0.7842 | true fdr 0.6053 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5234 | est fdr 0.7895 | true fdr 0.6053 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5232 | est fdr 0.7947 | true fdr 0.6053 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5198 | est fdr 0.8000 | true fdr 0.6053 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5198 | est fdr 0.8053 | true fdr 0.6053 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5117 | est fdr 0.8010 | true fdr 0.6073 | true power 0.4688
07-10 07:20 fdr_control  DEBUG    thresh 0.5102 | est fdr 0.7969 | true fdr 0.6042 | true power 0.4750
07-10 07:20 fdr_control  DEBUG    thresh 0.5073 | est fdr 0.7927 | true fdr 0.6062 | true power 0.4750
07-10 07:20 fdr_control  DEBUG    thresh 0.5064 | est fdr 0.7887 | true fdr 0.6082 | true power 0.4750
07-10 07:20 fdr_control  DEBUG    thresh 0.5043 | est fdr 0.7846 | true fdr 0.6103 | true power 0.4750
07-10 07:20 fdr_control  DEBUG    thresh 0.5028 | est fdr 0.7806 | true fdr 0.6071 | true power 0.4813
07-10 07:20 fdr_control  DEBUG    thresh 0.5004 | est fdr 0.7766 | true fdr 0.6091 | true power 0.4813
07-10 07:20 fdr_control  DEBUG    thresh 0.4998 | est fdr 0.7817 | true fdr 0.6091 | true power 0.4813
07-10 07:20 fdr_control  DEBUG    thresh 0.4940 | est fdr 0.7868 | true fdr 0.6091 | true power 0.4813
07-10 07:20 fdr_control  DEBUG    thresh 0.4938 | est fdr 0.7828 | true fdr 0.6061 | true power 0.4875
07-10 07:20 fdr_control  DEBUG    thresh 0.4921 | est fdr 0.7879 | true fdr 0.6061 | true power 0.4875
07-10 07:20 fdr_control  DEBUG    thresh 0.4915 | est fdr 0.7929 | true fdr 0.6061 | true power 0.4875
07-10 07:20 fdr_control  DEBUG    thresh 0.4894 | est fdr 0.7980 | true fdr 0.6061 | true power 0.4875
07-10 07:20 fdr_control  DEBUG    thresh 0.4892 | est fdr 0.7940 | true fdr 0.6030 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4879 | est fdr 0.7900 | true fdr 0.6050 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4879 | est fdr 0.7861 | true fdr 0.6070 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4873 | est fdr 0.7822 | true fdr 0.6089 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4869 | est fdr 0.7871 | true fdr 0.6089 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4835 | est fdr 0.7921 | true fdr 0.6089 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4811 | est fdr 0.7882 | true fdr 0.6108 | true power 0.4938
07-10 07:20 fdr_control  DEBUG    thresh 0.4792 | est fdr 0.7843 | true fdr 0.6078 | true power 0.5000
07-10 07:20 fdr_control  DEBUG    thresh 0.4764 | est fdr 0.7805 | true fdr 0.6098 | true power 0.5000
07-10 07:20 fdr_control  DEBUG    thresh 0.4737 | est fdr 0.7767 | true fdr 0.6117 | true power 0.5000
07-10 07:20 fdr_control  DEBUG    thresh 0.4726 | est fdr 0.7729 | true fdr 0.6135 | true power 0.5000
07-10 07:20 fdr_control  DEBUG    thresh 0.4650 | est fdr 0.7692 | true fdr 0.6106 | true power 0.5062
07-10 07:20 fdr_control  DEBUG    thresh 0.4640 | est fdr 0.7656 | true fdr 0.6077 | true power 0.5125
07-10 07:20 fdr_control  DEBUG    thresh 0.4608 | est fdr 0.7619 | true fdr 0.6048 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4593 | est fdr 0.7583 | true fdr 0.6066 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4578 | est fdr 0.7547 | true fdr 0.6085 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4576 | est fdr 0.7594 | true fdr 0.6085 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4571 | est fdr 0.7642 | true fdr 0.6085 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4552 | est fdr 0.7606 | true fdr 0.6103 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4544 | est fdr 0.7570 | true fdr 0.6121 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4539 | est fdr 0.7535 | true fdr 0.6140 | true power 0.5188
07-10 07:20 fdr_control  DEBUG    thresh 0.4503 | est fdr 0.7500 | true fdr 0.6111 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4502 | est fdr 0.7546 | true fdr 0.6111 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4495 | est fdr 0.7593 | true fdr 0.6111 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4478 | est fdr 0.7639 | true fdr 0.6111 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4470 | est fdr 0.7685 | true fdr 0.6111 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4455 | est fdr 0.7650 | true fdr 0.6129 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4424 | est fdr 0.7696 | true fdr 0.6129 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4393 | est fdr 0.7661 | true fdr 0.6147 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4384 | est fdr 0.7626 | true fdr 0.6164 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4361 | est fdr 0.7671 | true fdr 0.6164 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4334 | est fdr 0.7717 | true fdr 0.6164 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4314 | est fdr 0.7763 | true fdr 0.6164 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4301 | est fdr 0.7808 | true fdr 0.6164 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4279 | est fdr 0.7773 | true fdr 0.6182 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4271 | est fdr 0.7738 | true fdr 0.6199 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4263 | est fdr 0.7783 | true fdr 0.6199 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4236 | est fdr 0.7828 | true fdr 0.6199 | true power 0.5250
07-10 07:20 fdr_control  DEBUG    thresh 0.4209 | est fdr 0.7793 | true fdr 0.6171 | true power 0.5312
07-10 07:20 fdr_control  DEBUG    thresh 0.4205 | est fdr 0.7758 | true fdr 0.6188 | true power 0.5312
07-10 07:20 fdr_control  DEBUG    thresh 0.4196 | est fdr 0.7803 | true fdr 0.6188 | true power 0.5312
07-10 07:20 fdr_control  DEBUG    thresh 0.4191 | est fdr 0.7768 | true fdr 0.6161 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4176 | est fdr 0.7812 | true fdr 0.6161 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4173 | est fdr 0.7857 | true fdr 0.6161 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4167 | est fdr 0.7822 | true fdr 0.6178 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4131 | est fdr 0.7867 | true fdr 0.6178 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4124 | est fdr 0.7832 | true fdr 0.6195 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4101 | est fdr 0.7876 | true fdr 0.6195 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4088 | est fdr 0.7920 | true fdr 0.6195 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4088 | est fdr 0.7885 | true fdr 0.6211 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4085 | est fdr 0.7930 | true fdr 0.6211 | true power 0.5375
07-10 07:20 fdr_control  DEBUG    thresh 0.4082 | est fdr 0.7895 | true fdr 0.6184 | true power 0.5437
07-10 07:20 fdr_control  DEBUG    thresh 0.4067 | est fdr 0.7939 | true fdr 0.6184 | true power 0.5437
07-10 07:20 fdr_control  DEBUG    thresh 0.4059 | est fdr 0.7982 | true fdr 0.6184 | true power 0.5437
07-10 07:20 fdr_control  DEBUG    thresh 0.4021 | est fdr 0.8026 | true fdr 0.6184 | true power 0.5437
07-10 07:20 fdr_control  DEBUG    thresh 0.3999 | est fdr 0.7991 | true fdr 0.6157 | true power 0.5500
07-10 07:20 fdr_control  DEBUG    thresh 0.3973 | est fdr 0.7957 | true fdr 0.6174 | true power 0.5500
07-10 07:20 fdr_control  DEBUG    thresh 0.3953 | est fdr 0.7922 | true fdr 0.6147 | true power 0.5563
07-10 07:20 fdr_control  DEBUG    thresh 0.3950 | est fdr 0.7888 | true fdr 0.6121 | true power 0.5625
07-10 07:20 fdr_control  DEBUG    thresh 0.3949 | est fdr 0.7931 | true fdr 0.6121 | true power 0.5625
07-10 07:20 fdr_control  DEBUG    thresh 0.3948 | est fdr 0.7974 | true fdr 0.6121 | true power 0.5625
07-10 07:20 fdr_control  DEBUG    thresh 0.3939 | est fdr 0.7940 | true fdr 0.6094 | true power 0.5687
07-10 07:20 fdr_control  DEBUG    thresh 0.3921 | est fdr 0.7983 | true fdr 0.6094 | true power 0.5687
07-10 07:20 fdr_control  DEBUG    thresh 0.3899 | est fdr 0.7949 | true fdr 0.6111 | true power 0.5687
07-10 07:20 fdr_control  DEBUG    thresh 0.3898 | est fdr 0.7915 | true fdr 0.6128 | true power 0.5687
07-10 07:20 fdr_control  DEBUG    thresh 0.3859 | est fdr 0.7881 | true fdr 0.6102 | true power 0.5750
07-10 07:20 fdr_control  DEBUG    thresh 0.3850 | est fdr 0.7848 | true fdr 0.6118 | true power 0.5750
07-10 07:20 fdr_control  DEBUG    thresh 0.3848 | est fdr 0.7815 | true fdr 0.6092 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3839 | est fdr 0.7857 | true fdr 0.6092 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3812 | est fdr 0.7824 | true fdr 0.6109 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3807 | est fdr 0.7866 | true fdr 0.6109 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3790 | est fdr 0.7908 | true fdr 0.6109 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3778 | est fdr 0.7875 | true fdr 0.6125 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3777 | est fdr 0.7917 | true fdr 0.6125 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3777 | est fdr 0.7884 | true fdr 0.6141 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3773 | est fdr 0.7925 | true fdr 0.6141 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3770 | est fdr 0.7893 | true fdr 0.6157 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3749 | est fdr 0.7934 | true fdr 0.6157 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3746 | est fdr 0.7975 | true fdr 0.6157 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3742 | est fdr 0.8017 | true fdr 0.6157 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3727 | est fdr 0.8058 | true fdr 0.6157 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3713 | est fdr 0.8025 | true fdr 0.6173 | true power 0.5813
07-10 07:20 fdr_control  DEBUG    thresh 0.3712 | est fdr 0.7992 | true fdr 0.6148 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3707 | est fdr 0.8033 | true fdr 0.6148 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3699 | est fdr 0.8000 | true fdr 0.6163 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3683 | est fdr 0.8041 | true fdr 0.6163 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3680 | est fdr 0.8082 | true fdr 0.6163 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3675 | est fdr 0.8122 | true fdr 0.6163 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3674 | est fdr 0.8089 | true fdr 0.6179 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3667 | est fdr 0.8130 | true fdr 0.6179 | true power 0.5875
07-10 07:20 fdr_control  DEBUG    thresh 0.3660 | est fdr 0.8097 | true fdr 0.6154 | true power 0.5938
07-10 07:20 fdr_control  DEBUG    thresh 0.3641 | est fdr 0.8065 | true fdr 0.6169 | true power 0.5938
07-10 07:20 fdr_control  DEBUG    thresh 0.3634 | est fdr 0.8105 | true fdr 0.6169 | true power 0.5938
07-10 07:20 fdr_control  DEBUG    thresh 0.3629 | est fdr 0.8072 | true fdr 0.6185 | true power 0.5938
07-10 07:20 fdr_control  DEBUG    thresh 0.3626 | est fdr 0.8040 | true fdr 0.6200 | true power 0.5938
07-10 07:20 fdr_control  DEBUG    thresh 0.3619 | est fdr 0.8008 | true fdr 0.6175 | true power 0.6000
07-10 07:20 fdr_control  DEBUG    thresh 0.3615 | est fdr 0.8048 | true fdr 0.6175 | true power 0.6000
07-10 07:20 fdr_control  DEBUG    thresh 0.3596 | est fdr 0.8088 | true fdr 0.6175 | true power 0.6000
07-10 07:20 fdr_control  DEBUG    thresh 0.3596 | est fdr 0.8056 | true fdr 0.6190 | true power 0.6000
07-10 07:20 fdr_control  DEBUG    thresh 0.3577 | est fdr 0.8024 | true fdr 0.6166 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3558 | est fdr 0.8063 | true fdr 0.6166 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3555 | est fdr 0.8103 | true fdr 0.6166 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3534 | est fdr 0.8142 | true fdr 0.6166 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3516 | est fdr 0.8182 | true fdr 0.6166 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3504 | est fdr 0.8150 | true fdr 0.6181 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3502 | est fdr 0.8189 | true fdr 0.6181 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3485 | est fdr 0.8157 | true fdr 0.6196 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3461 | est fdr 0.8125 | true fdr 0.6211 | true power 0.6062
07-10 07:20 fdr_control  DEBUG    thresh 0.3460 | est fdr 0.8093 | true fdr 0.6187 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3460 | est fdr 0.8132 | true fdr 0.6187 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3454 | est fdr 0.8171 | true fdr 0.6187 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3452 | est fdr 0.8140 | true fdr 0.6202 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3450 | est fdr 0.8108 | true fdr 0.6216 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3435 | est fdr 0.8147 | true fdr 0.6216 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3433 | est fdr 0.8115 | true fdr 0.6231 | true power 0.6125
07-10 07:20 fdr_control  DEBUG    thresh 0.3365 | est fdr 0.8084 | true fdr 0.6207 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3328 | est fdr 0.8053 | true fdr 0.6221 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3327 | est fdr 0.8023 | true fdr 0.6236 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3315 | est fdr 0.8061 | true fdr 0.6236 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3313 | est fdr 0.8099 | true fdr 0.6236 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3289 | est fdr 0.8137 | true fdr 0.6236 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3287 | est fdr 0.8106 | true fdr 0.6250 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3258 | est fdr 0.8075 | true fdr 0.6264 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3245 | est fdr 0.8113 | true fdr 0.6264 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3230 | est fdr 0.8151 | true fdr 0.6264 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3220 | est fdr 0.8120 | true fdr 0.6278 | true power 0.6188
07-10 07:20 fdr_control  DEBUG    thresh 0.3219 | est fdr 0.8090 | true fdr 0.6255 | true power 0.6250
07-10 07:20 fdr_control  DEBUG    thresh 0.3214 | est fdr 0.8060 | true fdr 0.6269 | true power 0.6250
07-10 07:20 fdr_control  DEBUG    thresh 0.3192 | est fdr 0.8097 | true fdr 0.6269 | true power 0.6250
07-10 07:20 fdr_control  DEBUG    thresh 0.3190 | est fdr 0.8067 | true fdr 0.6283 | true power 0.6250
07-10 07:20 fdr_control  DEBUG    thresh 0.3180 | est fdr 0.8037 | true fdr 0.6259 | true power 0.6312
07-10 07:20 fdr_control  DEBUG    thresh 0.3170 | est fdr 0.8007 | true fdr 0.6236 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3166 | est fdr 0.8044 | true fdr 0.6236 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3156 | est fdr 0.8081 | true fdr 0.6236 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3146 | est fdr 0.8118 | true fdr 0.6236 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3139 | est fdr 0.8088 | true fdr 0.6250 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3137 | est fdr 0.8125 | true fdr 0.6250 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3130 | est fdr 0.8162 | true fdr 0.6250 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3123 | est fdr 0.8199 | true fdr 0.6250 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3118 | est fdr 0.8168 | true fdr 0.6264 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3109 | est fdr 0.8205 | true fdr 0.6264 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3076 | est fdr 0.8175 | true fdr 0.6277 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3071 | est fdr 0.8212 | true fdr 0.6277 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3062 | est fdr 0.8248 | true fdr 0.6277 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3056 | est fdr 0.8218 | true fdr 0.6291 | true power 0.6375
07-10 07:20 fdr_control  DEBUG    thresh 0.3051 | est fdr 0.8188 | true fdr 0.6268 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3040 | est fdr 0.8159 | true fdr 0.6282 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3038 | est fdr 0.8129 | true fdr 0.6295 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3031 | est fdr 0.8100 | true fdr 0.6308 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3027 | est fdr 0.8071 | true fdr 0.6321 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3025 | est fdr 0.8107 | true fdr 0.6321 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.3010 | est fdr 0.8078 | true fdr 0.6335 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.8114 | true fdr 0.6335 | true power 0.6438
07-10 07:20 fdr_control  DEBUG    thresh 0.2996 | est fdr 0.8085 | true fdr 0.6348 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2968 | est fdr 0.8057 | true fdr 0.6360 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2968 | est fdr 0.8092 | true fdr 0.6360 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2962 | est fdr 0.8063 | true fdr 0.6373 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2960 | est fdr 0.8099 | true fdr 0.6373 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2954 | est fdr 0.8070 | true fdr 0.6386 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2953 | est fdr 0.8105 | true fdr 0.6386 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2919 | est fdr 0.8077 | true fdr 0.6399 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2912 | est fdr 0.8049 | true fdr 0.6411 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2878 | est fdr 0.8021 | true fdr 0.6424 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2870 | est fdr 0.8056 | true fdr 0.6424 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2855 | est fdr 0.8028 | true fdr 0.6436 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2846 | est fdr 0.8062 | true fdr 0.6436 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2843 | est fdr 0.8034 | true fdr 0.6448 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2838 | est fdr 0.8007 | true fdr 0.6460 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2835 | est fdr 0.7979 | true fdr 0.6473 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2828 | est fdr 0.8014 | true fdr 0.6473 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2811 | est fdr 0.7986 | true fdr 0.6485 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2806 | est fdr 0.8020 | true fdr 0.6485 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2802 | est fdr 0.8055 | true fdr 0.6485 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2802 | est fdr 0.8089 | true fdr 0.6485 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2794 | est fdr 0.8123 | true fdr 0.6485 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2787 | est fdr 0.8095 | true fdr 0.6497 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2782 | est fdr 0.8068 | true fdr 0.6508 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2779 | est fdr 0.8041 | true fdr 0.6520 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2779 | est fdr 0.8074 | true fdr 0.6520 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2776 | est fdr 0.8047 | true fdr 0.6532 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2776 | est fdr 0.8020 | true fdr 0.6544 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2773 | est fdr 0.8054 | true fdr 0.6544 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2770 | est fdr 0.8027 | true fdr 0.6555 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2763 | est fdr 0.8060 | true fdr 0.6555 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2744 | est fdr 0.8094 | true fdr 0.6555 | true power 0.6438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2741 | est fdr 0.8067 | true fdr 0.6533 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2716 | est fdr 0.8100 | true fdr 0.6533 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2714 | est fdr 0.8133 | true fdr 0.6533 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2700 | est fdr 0.8106 | true fdr 0.6545 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2698 | est fdr 0.8140 | true fdr 0.6545 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2688 | est fdr 0.8173 | true fdr 0.6545 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2688 | est fdr 0.8146 | true fdr 0.6556 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2681 | est fdr 0.8179 | true fdr 0.6556 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2676 | est fdr 0.8152 | true fdr 0.6568 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2675 | est fdr 0.8185 | true fdr 0.6568 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2654 | est fdr 0.8158 | true fdr 0.6579 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2635 | est fdr 0.8191 | true fdr 0.6579 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2627 | est fdr 0.8224 | true fdr 0.6579 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2611 | est fdr 0.8197 | true fdr 0.6590 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2603 | est fdr 0.8170 | true fdr 0.6601 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2601 | est fdr 0.8143 | true fdr 0.6612 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2584 | est fdr 0.8117 | true fdr 0.6623 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2580 | est fdr 0.8091 | true fdr 0.6634 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2580 | est fdr 0.8123 | true fdr 0.6634 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2578 | est fdr 0.8097 | true fdr 0.6645 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2558 | est fdr 0.8071 | true fdr 0.6656 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2558 | est fdr 0.8045 | true fdr 0.6667 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2548 | est fdr 0.8019 | true fdr 0.6677 | true power 0.6500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2540 | est fdr 0.7994 | true fdr 0.6656 | true power 0.6562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2539 | est fdr 0.7968 | true fdr 0.6635 | true power 0.6625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2539 | est fdr 0.7943 | true fdr 0.6614 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2521 | est fdr 0.7918 | true fdr 0.6625 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2518 | est fdr 0.7950 | true fdr 0.6625 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2515 | est fdr 0.7981 | true fdr 0.6625 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2510 | est fdr 0.7956 | true fdr 0.6635 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2505 | est fdr 0.7987 | true fdr 0.6635 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2502 | est fdr 0.8019 | true fdr 0.6635 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2498 | est fdr 0.7994 | true fdr 0.6646 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2496 | est fdr 0.7969 | true fdr 0.6656 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2495 | est fdr 0.8000 | true fdr 0.6656 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2494 | est fdr 0.7975 | true fdr 0.6667 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2479 | est fdr 0.7950 | true fdr 0.6677 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2463 | est fdr 0.7926 | true fdr 0.6687 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2459 | est fdr 0.7901 | true fdr 0.6698 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2456 | est fdr 0.7932 | true fdr 0.6698 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2435 | est fdr 0.7963 | true fdr 0.6698 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2427 | est fdr 0.7938 | true fdr 0.6708 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2426 | est fdr 0.7914 | true fdr 0.6718 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2414 | est fdr 0.7890 | true fdr 0.6728 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2402 | est fdr 0.7920 | true fdr 0.6728 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2402 | est fdr 0.7951 | true fdr 0.6728 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2394 | est fdr 0.7927 | true fdr 0.6738 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2394 | est fdr 0.7903 | true fdr 0.6748 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2393 | est fdr 0.7879 | true fdr 0.6758 | true power 0.6687
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2389 | est fdr 0.7855 | true fdr 0.6737 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2382 | est fdr 0.7831 | true fdr 0.6747 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2376 | est fdr 0.7808 | true fdr 0.6757 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2376 | est fdr 0.7784 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2373 | est fdr 0.7814 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2370 | est fdr 0.7844 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2364 | est fdr 0.7874 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2363 | est fdr 0.7904 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2361 | est fdr 0.7934 | true fdr 0.6766 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2361 | est fdr 0.7910 | true fdr 0.6776 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2359 | est fdr 0.7940 | true fdr 0.6776 | true power 0.6750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2358 | est fdr 0.7917 | true fdr 0.6756 | true power 0.6813
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2350 | est fdr 0.7946 | true fdr 0.6756 | true power 0.6813
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2343 | est fdr 0.7923 | true fdr 0.6736 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2332 | est fdr 0.7953 | true fdr 0.6736 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2331 | est fdr 0.7982 | true fdr 0.6736 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2330 | est fdr 0.7959 | true fdr 0.6746 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2327 | est fdr 0.7935 | true fdr 0.6755 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2326 | est fdr 0.7912 | true fdr 0.6765 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2322 | est fdr 0.7941 | true fdr 0.6765 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2318 | est fdr 0.7971 | true fdr 0.6765 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2312 | est fdr 0.8000 | true fdr 0.6765 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2304 | est fdr 0.7977 | true fdr 0.6774 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2286 | est fdr 0.7953 | true fdr 0.6784 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2284 | est fdr 0.7930 | true fdr 0.6793 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2274 | est fdr 0.7959 | true fdr 0.6793 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2273 | est fdr 0.7988 | true fdr 0.6793 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2267 | est fdr 0.7965 | true fdr 0.6802 | true power 0.6875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2245 | est fdr 0.7942 | true fdr 0.6783 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2243 | est fdr 0.7919 | true fdr 0.6792 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2223 | est fdr 0.7896 | true fdr 0.6801 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2220 | est fdr 0.7874 | true fdr 0.6810 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2215 | est fdr 0.7902 | true fdr 0.6810 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.7880 | true fdr 0.6819 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2214 | est fdr 0.7908 | true fdr 0.6819 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2207 | est fdr 0.7886 | true fdr 0.6829 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2198 | est fdr 0.7914 | true fdr 0.6829 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2197 | est fdr 0.7892 | true fdr 0.6838 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2197 | est fdr 0.7869 | true fdr 0.6847 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2190 | est fdr 0.7847 | true fdr 0.6856 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2186 | est fdr 0.7875 | true fdr 0.6856 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2185 | est fdr 0.7853 | true fdr 0.6864 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2181 | est fdr 0.7881 | true fdr 0.6864 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2180 | est fdr 0.7859 | true fdr 0.6873 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2172 | est fdr 0.7837 | true fdr 0.6882 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2144 | est fdr 0.7815 | true fdr 0.6891 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2137 | est fdr 0.7793 | true fdr 0.6899 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2130 | est fdr 0.7821 | true fdr 0.6899 | true power 0.6937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2123 | est fdr 0.7799 | true fdr 0.6880 | true power 0.7000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2122 | est fdr 0.7778 | true fdr 0.6861 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2119 | est fdr 0.7756 | true fdr 0.6870 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2117 | est fdr 0.7784 | true fdr 0.6870 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2116 | est fdr 0.7762 | true fdr 0.6878 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2113 | est fdr 0.7741 | true fdr 0.6887 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2077 | est fdr 0.7720 | true fdr 0.6896 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2073 | est fdr 0.7699 | true fdr 0.6904 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2071 | est fdr 0.7678 | true fdr 0.6913 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2067 | est fdr 0.7657 | true fdr 0.6921 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2054 | est fdr 0.7684 | true fdr 0.6921 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2039 | est fdr 0.7663 | true fdr 0.6929 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2033 | est fdr 0.7690 | true fdr 0.6929 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2028 | est fdr 0.7669 | true fdr 0.6938 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2027 | est fdr 0.7696 | true fdr 0.6938 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2026 | est fdr 0.7676 | true fdr 0.6946 | true power 0.7063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2025 | est fdr 0.7655 | true fdr 0.6927 | true power 0.7125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2013 | est fdr 0.7682 | true fdr 0.6927 | true power 0.7125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2003 | est fdr 0.7661 | true fdr 0.6935 | true power 0.7125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2002 | est fdr 0.7641 | true fdr 0.6917 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.2000 | est fdr 0.7620 | true fdr 0.6925 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1994 | est fdr 0.7600 | true fdr 0.6933 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1993 | est fdr 0.7627 | true fdr 0.6933 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1981 | est fdr 0.7653 | true fdr 0.6933 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1967 | est fdr 0.7680 | true fdr 0.6933 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1963 | est fdr 0.7707 | true fdr 0.6933 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1954 | est fdr 0.7686 | true fdr 0.6941 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1939 | est fdr 0.7666 | true fdr 0.6950 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1929 | est fdr 0.7646 | true fdr 0.6958 | true power 0.7188
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1926 | est fdr 0.7625 | true fdr 0.6939 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1925 | est fdr 0.7652 | true fdr 0.6939 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1915 | est fdr 0.7678 | true fdr 0.6939 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1913 | est fdr 0.7704 | true fdr 0.6939 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1913 | est fdr 0.7731 | true fdr 0.6939 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1899 | est fdr 0.7711 | true fdr 0.6947 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1899 | est fdr 0.7690 | true fdr 0.6955 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1894 | est fdr 0.7717 | true fdr 0.6955 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1887 | est fdr 0.7696 | true fdr 0.6963 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1885 | est fdr 0.7676 | true fdr 0.6971 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1876 | est fdr 0.7656 | true fdr 0.6979 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1874 | est fdr 0.7636 | true fdr 0.6987 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1866 | est fdr 0.7662 | true fdr 0.6987 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1857 | est fdr 0.7688 | true fdr 0.6987 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1856 | est fdr 0.7714 | true fdr 0.6987 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1847 | est fdr 0.7694 | true fdr 0.6995 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1837 | est fdr 0.7720 | true fdr 0.6995 | true power 0.7250
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1833 | est fdr 0.7700 | true fdr 0.6977 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1831 | est fdr 0.7726 | true fdr 0.6977 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1817 | est fdr 0.7752 | true fdr 0.6977 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1806 | est fdr 0.7732 | true fdr 0.6985 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1804 | est fdr 0.7712 | true fdr 0.6992 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1799 | est fdr 0.7738 | true fdr 0.6992 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1793 | est fdr 0.7718 | true fdr 0.7000 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1786 | est fdr 0.7744 | true fdr 0.7000 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1783 | est fdr 0.7724 | true fdr 0.7008 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1771 | est fdr 0.7749 | true fdr 0.7008 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1770 | est fdr 0.7775 | true fdr 0.7008 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1755 | est fdr 0.7755 | true fdr 0.7015 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1750 | est fdr 0.7781 | true fdr 0.7015 | true power 0.7312
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1748 | est fdr 0.7761 | true fdr 0.6997 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1748 | est fdr 0.7741 | true fdr 0.7005 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1732 | est fdr 0.7722 | true fdr 0.7013 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1731 | est fdr 0.7747 | true fdr 0.7013 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1723 | est fdr 0.7727 | true fdr 0.7020 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1714 | est fdr 0.7753 | true fdr 0.7020 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1712 | est fdr 0.7733 | true fdr 0.7028 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1709 | est fdr 0.7758 | true fdr 0.7028 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1699 | est fdr 0.7783 | true fdr 0.7028 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1699 | est fdr 0.7764 | true fdr 0.7035 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1695 | est fdr 0.7744 | true fdr 0.7043 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1694 | est fdr 0.7769 | true fdr 0.7043 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1682 | est fdr 0.7794 | true fdr 0.7043 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1680 | est fdr 0.7820 | true fdr 0.7043 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1675 | est fdr 0.7845 | true fdr 0.7043 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1658 | est fdr 0.7825 | true fdr 0.7050 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1657 | est fdr 0.7805 | true fdr 0.7057 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1645 | est fdr 0.7830 | true fdr 0.7057 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1635 | est fdr 0.7855 | true fdr 0.7057 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1633 | est fdr 0.7836 | true fdr 0.7065 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1630 | est fdr 0.7816 | true fdr 0.7072 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1619 | est fdr 0.7841 | true fdr 0.7072 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1616 | est fdr 0.7822 | true fdr 0.7079 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1607 | est fdr 0.7802 | true fdr 0.7086 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1587 | est fdr 0.7827 | true fdr 0.7086 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1585 | est fdr 0.7852 | true fdr 0.7086 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1585 | est fdr 0.7877 | true fdr 0.7086 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1578 | est fdr 0.7901 | true fdr 0.7086 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1571 | est fdr 0.7882 | true fdr 0.7094 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1569 | est fdr 0.7906 | true fdr 0.7094 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1556 | est fdr 0.7931 | true fdr 0.7094 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1554 | est fdr 0.7912 | true fdr 0.7101 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1553 | est fdr 0.7892 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1553 | est fdr 0.7917 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1537 | est fdr 0.7941 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1533 | est fdr 0.7966 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1533 | est fdr 0.7990 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1529 | est fdr 0.8015 | true fdr 0.7108 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1527 | est fdr 0.7995 | true fdr 0.7115 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1526 | est fdr 0.7976 | true fdr 0.7122 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1526 | est fdr 0.8000 | true fdr 0.7122 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1525 | est fdr 0.8024 | true fdr 0.7122 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1524 | est fdr 0.8049 | true fdr 0.7122 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1520 | est fdr 0.8029 | true fdr 0.7129 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1519 | est fdr 0.8054 | true fdr 0.7129 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1509 | est fdr 0.8034 | true fdr 0.7136 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1506 | est fdr 0.8015 | true fdr 0.7143 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1497 | est fdr 0.8039 | true fdr 0.7143 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1492 | est fdr 0.8063 | true fdr 0.7143 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1491 | est fdr 0.8043 | true fdr 0.7150 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1486 | est fdr 0.8068 | true fdr 0.7150 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1482 | est fdr 0.8092 | true fdr 0.7150 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1480 | est fdr 0.8116 | true fdr 0.7150 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1478 | est fdr 0.8096 | true fdr 0.7157 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1474 | est fdr 0.8120 | true fdr 0.7157 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1474 | est fdr 0.8101 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1472 | est fdr 0.8125 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1469 | est fdr 0.8149 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1465 | est fdr 0.8173 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1461 | est fdr 0.8197 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1459 | est fdr 0.8221 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1457 | est fdr 0.8245 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1444 | est fdr 0.8269 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1439 | est fdr 0.8293 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1436 | est fdr 0.8317 | true fdr 0.7163 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1434 | est fdr 0.8297 | true fdr 0.7170 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1433 | est fdr 0.8278 | true fdr 0.7177 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1432 | est fdr 0.8301 | true fdr 0.7177 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1431 | est fdr 0.8325 | true fdr 0.7177 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1427 | est fdr 0.8349 | true fdr 0.7177 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1426 | est fdr 0.8329 | true fdr 0.7184 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1425 | est fdr 0.8310 | true fdr 0.7190 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1414 | est fdr 0.8333 | true fdr 0.7190 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1412 | est fdr 0.8314 | true fdr 0.7197 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1409 | est fdr 0.8294 | true fdr 0.7204 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1390 | est fdr 0.8274 | true fdr 0.7210 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1385 | est fdr 0.8298 | true fdr 0.7210 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1379 | est fdr 0.8322 | true fdr 0.7210 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1375 | est fdr 0.8345 | true fdr 0.7210 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1373 | est fdr 0.8369 | true fdr 0.7210 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1365 | est fdr 0.8349 | true fdr 0.7217 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.8373 | true fdr 0.7217 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1361 | est fdr 0.8396 | true fdr 0.7217 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1356 | est fdr 0.8376 | true fdr 0.7224 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1355 | est fdr 0.8357 | true fdr 0.7230 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1351 | est fdr 0.8337 | true fdr 0.7237 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1349 | est fdr 0.8361 | true fdr 0.7237 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1339 | est fdr 0.8341 | true fdr 0.7243 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1336 | est fdr 0.8364 | true fdr 0.7243 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1331 | est fdr 0.8388 | true fdr 0.7243 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1330 | est fdr 0.8368 | true fdr 0.7249 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1326 | est fdr 0.8349 | true fdr 0.7256 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1319 | est fdr 0.8372 | true fdr 0.7256 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1318 | est fdr 0.8353 | true fdr 0.7262 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1310 | est fdr 0.8376 | true fdr 0.7262 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1306 | est fdr 0.8399 | true fdr 0.7262 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1287 | est fdr 0.8380 | true fdr 0.7269 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1282 | est fdr 0.8360 | true fdr 0.7275 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1272 | est fdr 0.8341 | true fdr 0.7281 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1268 | est fdr 0.8364 | true fdr 0.7281 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1266 | est fdr 0.8345 | true fdr 0.7287 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1262 | est fdr 0.8368 | true fdr 0.7287 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1260 | est fdr 0.8349 | true fdr 0.7294 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1260 | est fdr 0.8330 | true fdr 0.7300 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1259 | est fdr 0.8311 | true fdr 0.7306 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1257 | est fdr 0.8333 | true fdr 0.7306 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1256 | est fdr 0.8314 | true fdr 0.7312 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1252 | est fdr 0.8337 | true fdr 0.7312 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1251 | est fdr 0.8360 | true fdr 0.7312 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1251 | est fdr 0.8341 | true fdr 0.7318 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1248 | est fdr 0.8322 | true fdr 0.7324 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1246 | est fdr 0.8303 | true fdr 0.7330 | true power 0.7375
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1236 | est fdr 0.8284 | true fdr 0.7314 | true power 0.7438
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1234 | est fdr 0.8266 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1221 | est fdr 0.8288 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1214 | est fdr 0.8311 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1212 | est fdr 0.8333 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1212 | est fdr 0.8356 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1207 | est fdr 0.8378 | true fdr 0.7297 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1207 | est fdr 0.8360 | true fdr 0.7303 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1206 | est fdr 0.8382 | true fdr 0.7303 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1199 | est fdr 0.8404 | true fdr 0.7303 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1199 | est fdr 0.8386 | true fdr 0.7309 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1194 | est fdr 0.8408 | true fdr 0.7309 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1194 | est fdr 0.8430 | true fdr 0.7309 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1192 | est fdr 0.8453 | true fdr 0.7309 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1191 | est fdr 0.8434 | true fdr 0.7315 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1187 | est fdr 0.8415 | true fdr 0.7321 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1180 | est fdr 0.8396 | true fdr 0.7327 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1173 | est fdr 0.8378 | true fdr 0.7333 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1171 | est fdr 0.8359 | true fdr 0.7339 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1163 | est fdr 0.8341 | true fdr 0.7345 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1162 | est fdr 0.8322 | true fdr 0.7351 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1156 | est fdr 0.8344 | true fdr 0.7351 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1150 | est fdr 0.8366 | true fdr 0.7351 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1148 | est fdr 0.8348 | true fdr 0.7357 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1146 | est fdr 0.8370 | true fdr 0.7357 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1145 | est fdr 0.8392 | true fdr 0.7357 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1144 | est fdr 0.8374 | true fdr 0.7363 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1144 | est fdr 0.8355 | true fdr 0.7368 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1139 | est fdr 0.8337 | true fdr 0.7374 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1138 | est fdr 0.8319 | true fdr 0.7380 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1138 | est fdr 0.8341 | true fdr 0.7380 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1136 | est fdr 0.8322 | true fdr 0.7386 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1129 | est fdr 0.8304 | true fdr 0.7391 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1127 | est fdr 0.8286 | true fdr 0.7397 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1124 | est fdr 0.8268 | true fdr 0.7403 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1124 | est fdr 0.8290 | true fdr 0.7403 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1123 | est fdr 0.8272 | true fdr 0.7408 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1119 | est fdr 0.8254 | true fdr 0.7414 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1110 | est fdr 0.8276 | true fdr 0.7414 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1107 | est fdr 0.8297 | true fdr 0.7414 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1101 | est fdr 0.8319 | true fdr 0.7414 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1099 | est fdr 0.8301 | true fdr 0.7419 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1098 | est fdr 0.8323 | true fdr 0.7419 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1095 | est fdr 0.8344 | true fdr 0.7419 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1093 | est fdr 0.8366 | true fdr 0.7419 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1090 | est fdr 0.8387 | true fdr 0.7419 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1087 | est fdr 0.8369 | true fdr 0.7425 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1080 | est fdr 0.8351 | true fdr 0.7430 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1077 | est fdr 0.8373 | true fdr 0.7430 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1077 | est fdr 0.8394 | true fdr 0.7430 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1075 | est fdr 0.8415 | true fdr 0.7430 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1068 | est fdr 0.8437 | true fdr 0.7430 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1066 | est fdr 0.8419 | true fdr 0.7436 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1057 | est fdr 0.8401 | true fdr 0.7441 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1056 | est fdr 0.8422 | true fdr 0.7441 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1050 | est fdr 0.8443 | true fdr 0.7441 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1046 | est fdr 0.8426 | true fdr 0.7447 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1044 | est fdr 0.8408 | true fdr 0.7452 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1043 | est fdr 0.8429 | true fdr 0.7452 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1043 | est fdr 0.8450 | true fdr 0.7452 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1042 | est fdr 0.8432 | true fdr 0.7458 | true power 0.7500
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1041 | est fdr 0.8414 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1041 | est fdr 0.8436 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1041 | est fdr 0.8457 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1040 | est fdr 0.8478 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1034 | est fdr 0.8499 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1034 | est fdr 0.8520 | true fdr 0.7442 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1023 | est fdr 0.8502 | true fdr 0.7447 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1018 | est fdr 0.8523 | true fdr 0.7447 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1014 | est fdr 0.8544 | true fdr 0.7447 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1006 | est fdr 0.8565 | true fdr 0.7447 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1006 | est fdr 0.8547 | true fdr 0.7453 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1001 | est fdr 0.8568 | true fdr 0.7453 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.1000 | est fdr 0.8589 | true fdr 0.7453 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0997 | est fdr 0.8571 | true fdr 0.7458 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0995 | est fdr 0.8553 | true fdr 0.7463 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0992 | est fdr 0.8536 | true fdr 0.7469 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0991 | est fdr 0.8518 | true fdr 0.7474 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0984 | est fdr 0.8500 | true fdr 0.7479 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0983 | est fdr 0.8521 | true fdr 0.7479 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0981 | est fdr 0.8542 | true fdr 0.7479 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0978 | est fdr 0.8524 | true fdr 0.7484 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.8506 | true fdr 0.7490 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.8489 | true fdr 0.7495 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0977 | est fdr 0.8509 | true fdr 0.7495 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0974 | est fdr 0.8492 | true fdr 0.7500 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0964 | est fdr 0.8512 | true fdr 0.7500 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0963 | est fdr 0.8495 | true fdr 0.7505 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0962 | est fdr 0.8515 | true fdr 0.7505 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0959 | est fdr 0.8536 | true fdr 0.7505 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0955 | est fdr 0.8557 | true fdr 0.7505 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0954 | est fdr 0.8577 | true fdr 0.7505 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0950 | est fdr 0.8560 | true fdr 0.7510 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0950 | est fdr 0.8580 | true fdr 0.7510 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0949 | est fdr 0.8563 | true fdr 0.7515 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0947 | est fdr 0.8583 | true fdr 0.7515 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0945 | est fdr 0.8604 | true fdr 0.7515 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.8586 | true fdr 0.7520 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0943 | est fdr 0.8607 | true fdr 0.7520 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0941 | est fdr 0.8627 | true fdr 0.7520 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0939 | est fdr 0.8609 | true fdr 0.7526 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0938 | est fdr 0.8630 | true fdr 0.7526 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0936 | est fdr 0.8650 | true fdr 0.7526 | true power 0.7562
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0936 | est fdr 0.8633 | true fdr 0.7510 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0934 | est fdr 0.8653 | true fdr 0.7510 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0930 | est fdr 0.8635 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0928 | est fdr 0.8656 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0927 | est fdr 0.8676 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0926 | est fdr 0.8697 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0922 | est fdr 0.8717 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0919 | est fdr 0.8737 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0918 | est fdr 0.8758 | true fdr 0.7515 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0916 | est fdr 0.8740 | true fdr 0.7520 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0915 | est fdr 0.8722 | true fdr 0.7525 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0913 | est fdr 0.8704 | true fdr 0.7530 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0905 | est fdr 0.8725 | true fdr 0.7530 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0903 | est fdr 0.8707 | true fdr 0.7535 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0900 | est fdr 0.8727 | true fdr 0.7535 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0899 | est fdr 0.8710 | true fdr 0.7540 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0895 | est fdr 0.8730 | true fdr 0.7540 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0893 | est fdr 0.8750 | true fdr 0.7540 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0891 | est fdr 0.8770 | true fdr 0.7540 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0890 | est fdr 0.8790 | true fdr 0.7540 | true power 0.7625
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0890 | est fdr 0.8773 | true fdr 0.7525 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0889 | est fdr 0.8793 | true fdr 0.7525 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0888 | est fdr 0.8813 | true fdr 0.7525 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0885 | est fdr 0.8795 | true fdr 0.7530 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0883 | est fdr 0.8778 | true fdr 0.7535 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0882 | est fdr 0.8798 | true fdr 0.7535 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0880 | est fdr 0.8818 | true fdr 0.7535 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0877 | est fdr 0.8838 | true fdr 0.7535 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.8820 | true fdr 0.7540 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.8840 | true fdr 0.7540 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0871 | est fdr 0.8860 | true fdr 0.7540 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0868 | est fdr 0.8880 | true fdr 0.7540 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0867 | est fdr 0.8862 | true fdr 0.7545 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0863 | est fdr 0.8882 | true fdr 0.7545 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0862 | est fdr 0.8902 | true fdr 0.7545 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0860 | est fdr 0.8922 | true fdr 0.7545 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0853 | est fdr 0.8942 | true fdr 0.7545 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0848 | est fdr 0.8924 | true fdr 0.7550 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0844 | est fdr 0.8944 | true fdr 0.7550 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0839 | est fdr 0.8926 | true fdr 0.7555 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0838 | est fdr 0.8946 | true fdr 0.7555 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0837 | est fdr 0.8966 | true fdr 0.7555 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0832 | est fdr 0.8948 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0829 | est fdr 0.8968 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0827 | est fdr 0.8988 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0827 | est fdr 0.9008 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0821 | est fdr 0.9028 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0819 | est fdr 0.9048 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0818 | est fdr 0.9067 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0816 | est fdr 0.9087 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0815 | est fdr 0.9107 | true fdr 0.7560 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0808 | est fdr 0.9089 | true fdr 0.7564 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0807 | est fdr 0.9071 | true fdr 0.7569 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0799 | est fdr 0.9091 | true fdr 0.7569 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0796 | est fdr 0.9073 | true fdr 0.7574 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0794 | est fdr 0.9093 | true fdr 0.7574 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0793 | est fdr 0.9075 | true fdr 0.7579 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0790 | est fdr 0.9094 | true fdr 0.7579 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0786 | est fdr 0.9114 | true fdr 0.7579 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0784 | est fdr 0.9134 | true fdr 0.7579 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.9154 | true fdr 0.7579 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0777 | est fdr 0.9136 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0775 | est fdr 0.9155 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0775 | est fdr 0.9175 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0770 | est fdr 0.9194 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0770 | est fdr 0.9214 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0763 | est fdr 0.9234 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0762 | est fdr 0.9253 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0757 | est fdr 0.9273 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0756 | est fdr 0.9293 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0754 | est fdr 0.9312 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.9332 | true fdr 0.7583 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0753 | est fdr 0.9314 | true fdr 0.7588 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0748 | est fdr 0.9295 | true fdr 0.7593 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0747 | est fdr 0.9277 | true fdr 0.7598 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0747 | est fdr 0.9297 | true fdr 0.7598 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0742 | est fdr 0.9279 | true fdr 0.7602 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0734 | est fdr 0.9298 | true fdr 0.7602 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0731 | est fdr 0.9318 | true fdr 0.7602 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0726 | est fdr 0.9300 | true fdr 0.7607 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0724 | est fdr 0.9319 | true fdr 0.7607 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.9301 | true fdr 0.7612 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0719 | est fdr 0.9283 | true fdr 0.7616 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0716 | est fdr 0.9302 | true fdr 0.7616 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0713 | est fdr 0.9322 | true fdr 0.7616 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0713 | est fdr 0.9341 | true fdr 0.7616 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0713 | est fdr 0.9323 | true fdr 0.7621 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0711 | est fdr 0.9305 | true fdr 0.7625 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0710 | est fdr 0.9324 | true fdr 0.7625 | true power 0.7688
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0710 | est fdr 0.9306 | true fdr 0.7611 | true power 0.7750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0706 | est fdr 0.9288 | true fdr 0.7615 | true power 0.7750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0705 | est fdr 0.9271 | true fdr 0.7620 | true power 0.7750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0703 | est fdr 0.9253 | true fdr 0.7625 | true power 0.7750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0695 | est fdr 0.9235 | true fdr 0.7629 | true power 0.7750
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0692 | est fdr 0.9218 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0692 | est fdr 0.9237 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0690 | est fdr 0.9256 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0690 | est fdr 0.9275 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0688 | est fdr 0.9294 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0687 | est fdr 0.9313 | true fdr 0.7615 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0686 | est fdr 0.9295 | true fdr 0.7619 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0682 | est fdr 0.9314 | true fdr 0.7619 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0682 | est fdr 0.9333 | true fdr 0.7619 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0679 | est fdr 0.9352 | true fdr 0.7619 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0678 | est fdr 0.9371 | true fdr 0.7619 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0676 | est fdr 0.9354 | true fdr 0.7624 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0664 | est fdr 0.9336 | true fdr 0.7628 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0664 | est fdr 0.9318 | true fdr 0.7633 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0663 | est fdr 0.9337 | true fdr 0.7633 | true power 0.7812
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0663 | est fdr 0.9319 | true fdr 0.7618 | true power 0.7875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0658 | est fdr 0.9338 | true fdr 0.7618 | true power 0.7875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0657 | est fdr 0.9357 | true fdr 0.7618 | true power 0.7875
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0657 | est fdr 0.9340 | true fdr 0.7604 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0656 | est fdr 0.9358 | true fdr 0.7604 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0656 | est fdr 0.9341 | true fdr 0.7608 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0653 | est fdr 0.9360 | true fdr 0.7608 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0649 | est fdr 0.9342 | true fdr 0.7613 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0648 | est fdr 0.9325 | true fdr 0.7617 | true power 0.7937
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0647 | est fdr 0.9307 | true fdr 0.7603 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0639 | est fdr 0.9326 | true fdr 0.7603 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.9345 | true fdr 0.7603 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0637 | est fdr 0.9363 | true fdr 0.7603 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0629 | est fdr 0.9346 | true fdr 0.7607 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0629 | est fdr 0.9364 | true fdr 0.7607 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0625 | est fdr 0.9383 | true fdr 0.7607 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0624 | est fdr 0.9402 | true fdr 0.7607 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0623 | est fdr 0.9421 | true fdr 0.7607 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0619 | est fdr 0.9403 | true fdr 0.7612 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0618 | est fdr 0.9385 | true fdr 0.7616 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0613 | est fdr 0.9404 | true fdr 0.7616 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0612 | est fdr 0.9423 | true fdr 0.7616 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0610 | est fdr 0.9441 | true fdr 0.7616 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0606 | est fdr 0.9424 | true fdr 0.7621 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0604 | est fdr 0.9442 | true fdr 0.7621 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0598 | est fdr 0.9425 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0598 | est fdr 0.9443 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0591 | est fdr 0.9462 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0591 | est fdr 0.9481 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.9499 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0584 | est fdr 0.9518 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0582 | est fdr 0.9536 | true fdr 0.7625 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0579 | est fdr 0.9519 | true fdr 0.7630 | true power 0.8000
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0574 | est fdr 0.9501 | true fdr 0.7616 | true power 0.8063
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0574 | est fdr 0.9483 | true fdr 0.7601 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0574 | est fdr 0.9466 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.9484 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0569 | est fdr 0.9503 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0565 | est fdr 0.9521 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0564 | est fdr 0.9540 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0562 | est fdr 0.9558 | true fdr 0.7606 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0558 | est fdr 0.9540 | true fdr 0.7610 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0558 | est fdr 0.9523 | true fdr 0.7615 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.9541 | true fdr 0.7615 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0557 | est fdr 0.9560 | true fdr 0.7615 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0555 | est fdr 0.9542 | true fdr 0.7619 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0552 | est fdr 0.9560 | true fdr 0.7619 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0550 | est fdr 0.9543 | true fdr 0.7623 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0548 | est fdr 0.9526 | true fdr 0.7628 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0547 | est fdr 0.9544 | true fdr 0.7628 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0546 | est fdr 0.9562 | true fdr 0.7628 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0546 | est fdr 0.9580 | true fdr 0.7628 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0544 | est fdr 0.9599 | true fdr 0.7628 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0543 | est fdr 0.9581 | true fdr 0.7632 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0540 | est fdr 0.9599 | true fdr 0.7632 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0539 | est fdr 0.9617 | true fdr 0.7632 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0539 | est fdr 0.9636 | true fdr 0.7632 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0538 | est fdr 0.9654 | true fdr 0.7632 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0538 | est fdr 0.9636 | true fdr 0.7636 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.9619 | true fdr 0.7641 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0537 | est fdr 0.9601 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0536 | est fdr 0.9620 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0535 | est fdr 0.9638 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0534 | est fdr 0.9656 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0533 | est fdr 0.9674 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0532 | est fdr 0.9692 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0531 | est fdr 0.9710 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0531 | est fdr 0.9728 | true fdr 0.7645 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0531 | est fdr 0.9711 | true fdr 0.7649 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0528 | est fdr 0.9729 | true fdr 0.7649 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0525 | est fdr 0.9747 | true fdr 0.7649 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0524 | est fdr 0.9729 | true fdr 0.7653 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0523 | est fdr 0.9747 | true fdr 0.7653 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0522 | est fdr 0.9765 | true fdr 0.7653 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0519 | est fdr 0.9783 | true fdr 0.7653 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0518 | est fdr 0.9766 | true fdr 0.7658 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0517 | est fdr 0.9784 | true fdr 0.7658 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.9766 | true fdr 0.7662 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.9784 | true fdr 0.7662 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0516 | est fdr 0.9767 | true fdr 0.7666 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0515 | est fdr 0.9749 | true fdr 0.7670 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0512 | est fdr 0.9767 | true fdr 0.7670 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0509 | est fdr 0.9785 | true fdr 0.7670 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0509 | est fdr 0.9803 | true fdr 0.7670 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.9785 | true fdr 0.7674 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0508 | est fdr 0.9768 | true fdr 0.7679 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0505 | est fdr 0.9786 | true fdr 0.7679 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0505 | est fdr 0.9804 | true fdr 0.7679 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0504 | est fdr 0.9821 | true fdr 0.7679 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0502 | est fdr 0.9804 | true fdr 0.7683 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0497 | est fdr 0.9822 | true fdr 0.7683 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0496 | est fdr 0.9840 | true fdr 0.7683 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0494 | est fdr 0.9822 | true fdr 0.7687 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0494 | est fdr 0.9805 | true fdr 0.7691 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0494 | est fdr 0.9822 | true fdr 0.7691 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0492 | est fdr 0.9840 | true fdr 0.7691 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0491 | est fdr 0.9823 | true fdr 0.7695 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0490 | est fdr 0.9805 | true fdr 0.7699 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0490 | est fdr 0.9823 | true fdr 0.7699 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0488 | est fdr 0.9806 | true fdr 0.7703 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0484 | est fdr 0.9788 | true fdr 0.7707 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0483 | est fdr 0.9771 | true fdr 0.7711 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0479 | est fdr 0.9789 | true fdr 0.7711 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0473 | est fdr 0.9772 | true fdr 0.7715 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0472 | est fdr 0.9789 | true fdr 0.7715 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.9807 | true fdr 0.7715 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0471 | est fdr 0.9824 | true fdr 0.7715 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0467 | est fdr 0.9842 | true fdr 0.7715 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.9825 | true fdr 0.7719 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0465 | est fdr 0.9842 | true fdr 0.7719 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0463 | est fdr 0.9825 | true fdr 0.7723 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0458 | est fdr 0.9808 | true fdr 0.7727 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.9791 | true fdr 0.7731 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0457 | est fdr 0.9808 | true fdr 0.7731 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0455 | est fdr 0.9825 | true fdr 0.7731 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0453 | est fdr 0.9843 | true fdr 0.7731 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0452 | est fdr 0.9860 | true fdr 0.7731 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0452 | est fdr 0.9843 | true fdr 0.7735 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0451 | est fdr 0.9861 | true fdr 0.7735 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0449 | est fdr 0.9878 | true fdr 0.7735 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0448 | est fdr 0.9895 | true fdr 0.7735 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0447 | est fdr 0.9878 | true fdr 0.7739 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0441 | est fdr 0.9861 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0440 | est fdr 0.9878 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0438 | est fdr 0.9896 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.9913 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0437 | est fdr 0.9931 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0436 | est fdr 0.9948 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0435 | est fdr 0.9965 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0432 | est fdr 0.9983 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.0000 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0431 | est fdr 1.0017 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0430 | est fdr 1.0035 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0429 | est fdr 1.0052 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0428 | est fdr 1.0069 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.0087 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0427 | est fdr 1.0104 | true fdr 0.7743 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0426 | est fdr 1.0087 | true fdr 0.7747 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0426 | est fdr 1.0069 | true fdr 0.7751 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0424 | est fdr 1.0087 | true fdr 0.7751 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0421 | est fdr 1.0104 | true fdr 0.7751 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0420 | est fdr 1.0121 | true fdr 0.7751 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0417 | est fdr 1.0104 | true fdr 0.7755 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0416 | est fdr 1.0121 | true fdr 0.7755 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0413 | est fdr 1.0138 | true fdr 0.7755 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0413 | est fdr 1.0155 | true fdr 0.7755 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0412 | est fdr 1.0173 | true fdr 0.7755 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0409 | est fdr 1.0155 | true fdr 0.7759 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0408 | est fdr 1.0172 | true fdr 0.7759 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0407 | est fdr 1.0155 | true fdr 0.7762 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0403 | est fdr 1.0172 | true fdr 0.7762 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0402 | est fdr 1.0155 | true fdr 0.7766 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0401 | est fdr 1.0137 | true fdr 0.7770 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0400 | est fdr 1.0120 | true fdr 0.7774 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0397 | est fdr 1.0137 | true fdr 0.7774 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.0154 | true fdr 0.7774 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0396 | est fdr 1.0171 | true fdr 0.7774 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0395 | est fdr 1.0154 | true fdr 0.7778 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0394 | est fdr 1.0171 | true fdr 0.7778 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.0154 | true fdr 0.7782 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.0171 | true fdr 0.7782 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0392 | est fdr 1.0188 | true fdr 0.7782 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0388 | est fdr 1.0170 | true fdr 0.7785 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0387 | est fdr 1.0153 | true fdr 0.7789 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0170 | true fdr 0.7789 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0153 | true fdr 0.7793 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0170 | true fdr 0.7793 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0187 | true fdr 0.7793 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0384 | est fdr 1.0204 | true fdr 0.7793 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0383 | est fdr 1.0186 | true fdr 0.7797 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0379 | est fdr 1.0169 | true fdr 0.7800 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.0152 | true fdr 0.7804 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.0169 | true fdr 0.7804 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0376 | est fdr 1.0152 | true fdr 0.7808 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0375 | est fdr 1.0135 | true fdr 0.7811 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.0152 | true fdr 0.7811 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0374 | est fdr 1.0134 | true fdr 0.7815 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.0151 | true fdr 0.7815 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0372 | est fdr 1.0168 | true fdr 0.7815 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0371 | est fdr 1.0151 | true fdr 0.7819 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.0134 | true fdr 0.7822 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.0117 | true fdr 0.7826 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0370 | est fdr 1.0100 | true fdr 0.7830 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0366 | est fdr 1.0083 | true fdr 0.7833 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0365 | est fdr 1.0100 | true fdr 0.7833 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0364 | est fdr 1.0117 | true fdr 0.7833 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0363 | est fdr 1.0133 | true fdr 0.7833 | true power 0.8125
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0363 | est fdr 1.0116 | true fdr 0.7820 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.0133 | true fdr 0.7820 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.0150 | true fdr 0.7820 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0357 | est fdr 1.0166 | true fdr 0.7820 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0356 | est fdr 1.0150 | true fdr 0.7824 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.0166 | true fdr 0.7824 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.0149 | true fdr 0.7828 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.0166 | true fdr 0.7828 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0355 | est fdr 1.0182 | true fdr 0.7828 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0354 | est fdr 1.0166 | true fdr 0.7831 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0354 | est fdr 1.0182 | true fdr 0.7831 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0353 | est fdr 1.0165 | true fdr 0.7835 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0353 | est fdr 1.0149 | true fdr 0.7838 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.0165 | true fdr 0.7838 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.0182 | true fdr 0.7838 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0349 | est fdr 1.0198 | true fdr 0.7838 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0348 | est fdr 1.0181 | true fdr 0.7842 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0347 | est fdr 1.0198 | true fdr 0.7842 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0346 | est fdr 1.0214 | true fdr 0.7842 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0345 | est fdr 1.0197 | true fdr 0.7845 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.0214 | true fdr 0.7845 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.0230 | true fdr 0.7845 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.0247 | true fdr 0.7845 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0344 | est fdr 1.0263 | true fdr 0.7845 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0343 | est fdr 1.0246 | true fdr 0.7849 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.0263 | true fdr 0.7849 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0341 | est fdr 1.0279 | true fdr 0.7849 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0337 | est fdr 1.0296 | true fdr 0.7849 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0334 | est fdr 1.0312 | true fdr 0.7849 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.0295 | true fdr 0.7852 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.0311 | true fdr 0.7852 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0332 | est fdr 1.0328 | true fdr 0.7852 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0329 | est fdr 1.0344 | true fdr 0.7852 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0328 | est fdr 1.0361 | true fdr 0.7852 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0327 | est fdr 1.0344 | true fdr 0.7856 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0327 | est fdr 1.0327 | true fdr 0.7859 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0322 | est fdr 1.0343 | true fdr 0.7859 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.0359 | true fdr 0.7859 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0321 | est fdr 1.0376 | true fdr 0.7859 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0319 | est fdr 1.0392 | true fdr 0.7859 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.0375 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0315 | est fdr 1.0392 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0313 | est fdr 1.0408 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0311 | est fdr 1.0424 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0310 | est fdr 1.0440 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0310 | est fdr 1.0457 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0309 | est fdr 1.0473 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0307 | est fdr 1.0489 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0304 | est fdr 1.0506 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0297 | est fdr 1.0522 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0295 | est fdr 1.0538 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0295 | est fdr 1.0555 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0292 | est fdr 1.0571 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0291 | est fdr 1.0587 | true fdr 0.7863 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0288 | est fdr 1.0570 | true fdr 0.7866 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.0553 | true fdr 0.7870 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0287 | est fdr 1.0569 | true fdr 0.7870 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0284 | est fdr 1.0552 | true fdr 0.7873 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.0535 | true fdr 0.7877 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0283 | est fdr 1.0551 | true fdr 0.7877 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0281 | est fdr 1.0534 | true fdr 0.7880 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0280 | est fdr 1.0550 | true fdr 0.7880 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0278 | est fdr 1.0566 | true fdr 0.7880 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0277 | est fdr 1.0583 | true fdr 0.7880 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0274 | est fdr 1.0599 | true fdr 0.7880 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.0582 | true fdr 0.7884 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.0598 | true fdr 0.7884 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0273 | est fdr 1.0581 | true fdr 0.7887 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0272 | est fdr 1.0597 | true fdr 0.7887 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0269 | est fdr 1.0613 | true fdr 0.7887 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0268 | est fdr 1.0629 | true fdr 0.7887 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0266 | est fdr 1.0612 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0265 | est fdr 1.0628 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0264 | est fdr 1.0644 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0262 | est fdr 1.0660 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.0676 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.0692 | true fdr 0.7890 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0260 | est fdr 1.0675 | true fdr 0.7894 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0258 | est fdr 1.0691 | true fdr 0.7894 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0255 | est fdr 1.0707 | true fdr 0.7894 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0253 | est fdr 1.0723 | true fdr 0.7894 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0249 | est fdr 1.0740 | true fdr 0.7894 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.0722 | true fdr 0.7897 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.0738 | true fdr 0.7897 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0247 | est fdr 1.0754 | true fdr 0.7897 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.0737 | true fdr 0.7901 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.0753 | true fdr 0.7901 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0246 | est fdr 1.0736 | true fdr 0.7904 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0244 | est fdr 1.0752 | true fdr 0.7904 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0242 | est fdr 1.0768 | true fdr 0.7904 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0241 | est fdr 1.0784 | true fdr 0.7904 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0240 | est fdr 1.0800 | true fdr 0.7904 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0238 | est fdr 1.0783 | true fdr 0.7907 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.0766 | true fdr 0.7911 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.0781 | true fdr 0.7911 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0236 | est fdr 1.0797 | true fdr 0.7911 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0233 | est fdr 1.0780 | true fdr 0.7914 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0232 | est fdr 1.0763 | true fdr 0.7917 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0231 | est fdr 1.0779 | true fdr 0.7917 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0231 | est fdr 1.0795 | true fdr 0.7917 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.0811 | true fdr 0.7917 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0230 | est fdr 1.0827 | true fdr 0.7917 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.0810 | true fdr 0.7921 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0229 | est fdr 1.0825 | true fdr 0.7921 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0228 | est fdr 1.0841 | true fdr 0.7921 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0222 | est fdr 1.0824 | true fdr 0.7924 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0220 | est fdr 1.0840 | true fdr 0.7924 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0220 | est fdr 1.0823 | true fdr 0.7927 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0219 | est fdr 1.0839 | true fdr 0.7927 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0219 | est fdr 1.0854 | true fdr 0.7927 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0218 | est fdr 1.0837 | true fdr 0.7930 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0217 | est fdr 1.0853 | true fdr 0.7930 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.0869 | true fdr 0.7930 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.0885 | true fdr 0.7930 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.0868 | true fdr 0.7934 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0215 | est fdr 1.0883 | true fdr 0.7934 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0214 | est fdr 1.0899 | true fdr 0.7934 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.0915 | true fdr 0.7934 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0213 | est fdr 1.0898 | true fdr 0.7937 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.0913 | true fdr 0.7937 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.0896 | true fdr 0.7940 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.0879 | true fdr 0.7943 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0211 | est fdr 1.0862 | true fdr 0.7947 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0210 | est fdr 1.0845 | true fdr 0.7950 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0209 | est fdr 1.0828 | true fdr 0.7953 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0207 | est fdr 1.0844 | true fdr 0.7953 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0207 | est fdr 1.0859 | true fdr 0.7953 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.0875 | true fdr 0.7953 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0205 | est fdr 1.0891 | true fdr 0.7953 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0204 | est fdr 1.0874 | true fdr 0.7956 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0203 | est fdr 1.0889 | true fdr 0.7956 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0202 | est fdr 1.0905 | true fdr 0.7956 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0201 | est fdr 1.0920 | true fdr 0.7956 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.0903 | true fdr 0.7960 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0198 | est fdr 1.0886 | true fdr 0.7963 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.0870 | true fdr 0.7966 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.0885 | true fdr 0.7966 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0197 | est fdr 1.0901 | true fdr 0.7966 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0194 | est fdr 1.0916 | true fdr 0.7966 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0193 | est fdr 1.0899 | true fdr 0.7969 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.0882 | true fdr 0.7972 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0192 | est fdr 1.0898 | true fdr 0.7972 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0881 | true fdr 0.7975 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0864 | true fdr 0.7978 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0880 | true fdr 0.7978 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0188 | est fdr 1.0863 | true fdr 0.7982 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.0846 | true fdr 0.7985 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.0829 | true fdr 0.7988 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0187 | est fdr 1.0845 | true fdr 0.7988 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0186 | est fdr 1.0828 | true fdr 0.7991 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0185 | est fdr 1.0812 | true fdr 0.7994 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0185 | est fdr 1.0827 | true fdr 0.7994 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0184 | est fdr 1.0842 | true fdr 0.7994 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0183 | est fdr 1.0826 | true fdr 0.7997 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0182 | est fdr 1.0841 | true fdr 0.7997 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.0856 | true fdr 0.7997 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0181 | est fdr 1.0840 | true fdr 0.8000 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0180 | est fdr 1.0855 | true fdr 0.8000 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.0870 | true fdr 0.8000 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.0854 | true fdr 0.8003 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0178 | est fdr 1.0837 | true fdr 0.8006 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0176 | est fdr 1.0852 | true fdr 0.8006 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0175 | est fdr 1.0868 | true fdr 0.8006 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0174 | est fdr 1.0883 | true fdr 0.8006 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.0866 | true fdr 0.8009 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.0850 | true fdr 0.8012 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0173 | est fdr 1.0865 | true fdr 0.8012 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0172 | est fdr 1.0848 | true fdr 0.8015 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0170 | est fdr 1.0864 | true fdr 0.8015 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0169 | est fdr 1.0879 | true fdr 0.8015 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.0862 | true fdr 0.8018 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0168 | est fdr 1.0846 | true fdr 0.8021 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.0861 | true fdr 0.8021 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0167 | est fdr 1.0845 | true fdr 0.8024 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0166 | est fdr 1.0860 | true fdr 0.8024 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0165 | est fdr 1.0843 | true fdr 0.8027 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0164 | est fdr 1.0827 | true fdr 0.8030 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0163 | est fdr 1.0811 | true fdr 0.8033 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0161 | est fdr 1.0826 | true fdr 0.8033 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0160 | est fdr 1.0841 | true fdr 0.8033 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.0825 | true fdr 0.8036 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.0808 | true fdr 0.8039 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0159 | est fdr 1.0823 | true fdr 0.8039 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.0807 | true fdr 0.8042 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0158 | est fdr 1.0822 | true fdr 0.8042 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0155 | est fdr 1.0806 | true fdr 0.8045 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0154 | est fdr 1.0790 | true fdr 0.8048 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0151 | est fdr 1.0774 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.0789 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0150 | est fdr 1.0804 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0149 | est fdr 1.0818 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0147 | est fdr 1.0833 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0143 | est fdr 1.0848 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0142 | est fdr 1.0863 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0141 | est fdr 1.0878 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0140 | est fdr 1.0893 | true fdr 0.8051 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.0877 | true fdr 0.8053 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.0861 | true fdr 0.8056 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.0844 | true fdr 0.8059 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0137 | est fdr 1.0828 | true fdr 0.8062 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.0812 | true fdr 0.8065 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0135 | est fdr 1.0827 | true fdr 0.8065 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0133 | est fdr 1.0842 | true fdr 0.8065 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0132 | est fdr 1.0857 | true fdr 0.8065 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0841 | true fdr 0.8068 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0130 | est fdr 1.0855 | true fdr 0.8068 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0129 | est fdr 1.0870 | true fdr 0.8068 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0128 | est fdr 1.0885 | true fdr 0.8068 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.0869 | true fdr 0.8071 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0127 | est fdr 1.0853 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.0868 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0126 | est fdr 1.0882 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.0897 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.0912 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0125 | est fdr 1.0926 | true fdr 0.8074 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0124 | est fdr 1.0910 | true fdr 0.8076 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0925 | true fdr 0.8076 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0940 | true fdr 0.8076 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0121 | est fdr 1.0924 | true fdr 0.8079 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.0908 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0120 | est fdr 1.0922 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.0937 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0119 | est fdr 1.0952 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0118 | est fdr 1.0966 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0117 | est fdr 1.0981 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0116 | est fdr 1.0996 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0115 | est fdr 1.1010 | true fdr 0.8082 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0114 | est fdr 1.0994 | true fdr 0.8085 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0114 | est fdr 1.0978 | true fdr 0.8088 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0962 | true fdr 0.8090 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0946 | true fdr 0.8093 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0961 | true fdr 0.8093 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0975 | true fdr 0.8093 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0990 | true fdr 0.8093 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0110 | est fdr 1.0974 | true fdr 0.8096 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.0958 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.0972 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0109 | est fdr 1.0987 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.1001 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0108 | est fdr 1.1016 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0107 | est fdr 1.1030 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0106 | est fdr 1.1045 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.1060 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0105 | est fdr 1.1074 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.1089 | true fdr 0.8099 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0104 | est fdr 1.1072 | true fdr 0.8101 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.1056 | true fdr 0.8104 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0103 | est fdr 1.1071 | true fdr 0.8104 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.1055 | true fdr 0.8107 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0101 | est fdr 1.1069 | true fdr 0.8107 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0100 | est fdr 1.1084 | true fdr 0.8107 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0098 | est fdr 1.1068 | true fdr 0.8110 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.1082 | true fdr 0.8110 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0097 | est fdr 1.1097 | true fdr 0.8110 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0096 | est fdr 1.1111 | true fdr 0.8110 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0095 | est fdr 1.1095 | true fdr 0.8112 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0093 | est fdr 1.1110 | true fdr 0.8112 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0089 | est fdr 1.1094 | true fdr 0.8115 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0086 | est fdr 1.1108 | true fdr 0.8115 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0085 | est fdr 1.1122 | true fdr 0.8115 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.1106 | true fdr 0.8118 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0084 | est fdr 1.1121 | true fdr 0.8118 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.1135 | true fdr 0.8118 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0082 | est fdr 1.1119 | true fdr 0.8121 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.1103 | true fdr 0.8123 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0081 | est fdr 1.1117 | true fdr 0.8123 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0080 | est fdr 1.1102 | true fdr 0.8126 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0079 | est fdr 1.1116 | true fdr 0.8126 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.1130 | true fdr 0.8126 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0078 | est fdr 1.1144 | true fdr 0.8126 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.1129 | true fdr 0.8129 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0076 | est fdr 1.1143 | true fdr 0.8129 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.1157 | true fdr 0.8129 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.1171 | true fdr 0.8129 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0073 | est fdr 1.1186 | true fdr 0.8129 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0072 | est fdr 1.1170 | true fdr 0.8131 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.1184 | true fdr 0.8131 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.1198 | true fdr 0.8131 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0071 | est fdr 1.1213 | true fdr 0.8131 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.1197 | true fdr 0.8134 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.1211 | true fdr 0.8134 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0070 | est fdr 1.1225 | true fdr 0.8134 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.1209 | true fdr 0.8137 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0069 | est fdr 1.1193 | true fdr 0.8139 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0067 | est fdr 1.1207 | true fdr 0.8139 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.1222 | true fdr 0.8139 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0066 | est fdr 1.1206 | true fdr 0.8142 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.1190 | true fdr 0.8144 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0065 | est fdr 1.1174 | true fdr 0.8147 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0064 | est fdr 1.1158 | true fdr 0.8150 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.1172 | true fdr 0.8150 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0063 | est fdr 1.1157 | true fdr 0.8152 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0062 | est fdr 1.1171 | true fdr 0.8152 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0061 | est fdr 1.1185 | true fdr 0.8152 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0060 | est fdr 1.1169 | true fdr 0.8155 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0059 | est fdr 1.1183 | true fdr 0.8155 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0058 | est fdr 1.1197 | true fdr 0.8155 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0057 | est fdr 1.1211 | true fdr 0.8155 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.1195 | true fdr 0.8158 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0056 | est fdr 1.1180 | true fdr 0.8160 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0055 | est fdr 1.1164 | true fdr 0.8163 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0054 | est fdr 1.1148 | true fdr 0.8165 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.1133 | true fdr 0.8168 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.1117 | true fdr 0.8170 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0053 | est fdr 1.1131 | true fdr 0.8170 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.1116 | true fdr 0.8173 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.1130 | true fdr 0.8173 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0052 | est fdr 1.1144 | true fdr 0.8173 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.1128 | true fdr 0.8175 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0051 | est fdr 1.1113 | true fdr 0.8178 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.1097 | true fdr 0.8181 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.1082 | true fdr 0.8183 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0050 | est fdr 1.1096 | true fdr 0.8183 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0047 | est fdr 1.1110 | true fdr 0.8183 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0046 | est fdr 1.1123 | true fdr 0.8183 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.1108 | true fdr 0.8186 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0045 | est fdr 1.1122 | true fdr 0.8186 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0044 | est fdr 1.1136 | true fdr 0.8186 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.1120 | true fdr 0.8188 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.1105 | true fdr 0.8191 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0043 | est fdr 1.1119 | true fdr 0.8191 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.1133 | true fdr 0.8191 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.1117 | true fdr 0.8193 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0042 | est fdr 1.1131 | true fdr 0.8193 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.1145 | true fdr 0.8193 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0041 | est fdr 1.1159 | true fdr 0.8193 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.1143 | true fdr 0.8196 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0040 | est fdr 1.1157 | true fdr 0.8196 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.1171 | true fdr 0.8196 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0038 | est fdr 1.1185 | true fdr 0.8196 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.1169 | true fdr 0.8198 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0037 | est fdr 1.1183 | true fdr 0.8198 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.1197 | true fdr 0.8198 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0035 | est fdr 1.1181 | true fdr 0.8201 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.1166 | true fdr 0.8203 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.1151 | true fdr 0.8205 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0034 | est fdr 1.1164 | true fdr 0.8205 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0033 | est fdr 1.1149 | true fdr 0.8208 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0032 | est fdr 1.1134 | true fdr 0.8210 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.1119 | true fdr 0.8213 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.1132 | true fdr 0.8213 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0030 | est fdr 1.1117 | true fdr 0.8215 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0029 | est fdr 1.1102 | true fdr 0.8218 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.1087 | true fdr 0.8220 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0028 | est fdr 1.1072 | true fdr 0.8223 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0027 | est fdr 1.1057 | true fdr 0.8225 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0026 | est fdr 1.1070 | true fdr 0.8225 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0024 | est fdr 1.1084 | true fdr 0.8225 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0023 | est fdr 1.1098 | true fdr 0.8225 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.1111 | true fdr 0.8225 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0022 | est fdr 1.1096 | true fdr 0.8227 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.1110 | true fdr 0.8227 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.1123 | true fdr 0.8227 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.1137 | true fdr 0.8227 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0021 | est fdr 1.1122 | true fdr 0.8230 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0020 | est fdr 1.1135 | true fdr 0.8230 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.1120 | true fdr 0.8232 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0018 | est fdr 1.1134 | true fdr 0.8232 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.1119 | true fdr 0.8235 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0017 | est fdr 1.1104 | true fdr 0.8237 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.1089 | true fdr 0.8239 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.1074 | true fdr 0.8242 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0016 | est fdr 1.1059 | true fdr 0.8244 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0015 | est fdr 1.1044 | true fdr 0.8246 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.1058 | true fdr 0.8246 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.1071 | true fdr 0.8246 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0014 | est fdr 1.1056 | true fdr 0.8249 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.1041 | true fdr 0.8251 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0013 | est fdr 1.1027 | true fdr 0.8253 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0012 | est fdr 1.1012 | true fdr 0.8256 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.1025 | true fdr 0.8256 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.1039 | true fdr 0.8256 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0011 | est fdr 1.1052 | true fdr 0.8256 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.1037 | true fdr 0.8258 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0010 | est fdr 1.1023 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.1036 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.1049 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0009 | est fdr 1.1062 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0008 | est fdr 1.1076 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.1089 | true fdr 0.8260 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.1074 | true fdr 0.8263 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0005 | est fdr 1.1088 | true fdr 0.8263 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.1073 | true fdr 0.8265 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.1086 | true fdr 0.8265 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.1071 | true fdr 0.8267 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0004 | est fdr 1.1057 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0003 | est fdr 1.1070 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.1083 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.1096 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.1110 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0002 | est fdr 1.1123 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.1136 | true fdr 0.8269 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.1121 | true fdr 0.8272 | true power 0.8187
07-10 07:20 utils_dagma  DEBUG    B_est should be a DAG
07-10 07:20 fdr_control  DEBUG    thresh 0.0000 | est fdr 1.1121 | true fdr 0.8272 | true power 0.8187
07-10 07:20 fdr_control  INFO     W_est is DAG
07-10 07:20 fdr_control  INFO     expected fdr 0.2 | sel thresh inf | est fdr 1.0000 | true fdr 0.0000 | true power 0.0000
07-10 07:20 fdr_control  INFO     ==============================
07-10 07:20 __main__     INFO     expected fdr 0.2 | fdr 0.0000±0.0000 | power 0.0000±0.0000
