# ins_dec (module)

### Author : Anindya Kishore Choudhury (69748292+anindyakchoudhury@users.noreply.github.com)

## TOP IO
<img src="./ins_dec_top.svg">

## Description

Write a markdown documentation for this systemverilog module:

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
|A|input|logic||this is the input logic|
|B|output|logic||this is the output logic|
