[ActiveSupport MAP]
Device = LFE3-70E;
Package = FPBGA672;
Performance = 8;
LUTS_avail = 66528;
LUTS_used = 8275;
FF_avail = 50276;
FF_used = 2025;
INPUT_LVCMOS33 = 5;
OUTPUT_LVCMOS33 = 35;
BIDI_LVCMOS33 = 1;
IO_avail = 380;
IO_used = 41;
Serdes_avail = 2;
Serdes_used = 0;
PLL_avail = 10;
PLL_used = 7;
EBR_avail = 240;
EBR_used = 40;
;
; start of DSP statistics
MULT18X18C = 8;
MULT9X9C = 0;
ALU54A = 0;
ALU24A = 0;
DSP_MULT_avail = 256;
DSP_MULT_used = 16;
DSP_ALU_avail = 128;
DSP_ALU_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_7_0;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_0_7;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_1_6;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_2_5;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_4_3;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_5_2;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_6_1;
Type = DP16KC;
Width_A = 4;
Depth_A = 4096;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_INIT_FILE = ep32q.hex;
MEM_LPC_FILE = pmi_ram_dqEnhep32qssdn32124096p1057aae6__PMIS__4096__32__32H;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_13_0;
Type = DP16KC;
Width_B = 3;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_0_27;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_1_26;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_2_25;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_3_24;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_4_23;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_5_22;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_6_21;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_7_20;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_8_19;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_9_18;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_10_17;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_11_16;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_12_15;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_13_14;
Type = DP16KC;
Width_B = 3;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_0_13;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_1_12;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_2_11;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_3_10;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_4_9;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_5_8;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_6_7;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_7_6;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_8_5;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_9_4;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_10_3;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_11_2;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_12_1;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr120124096120124096p13ba9b59__PMIP__4096__120__120B;
Instance_Name = top_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr16641664p1317f998_0_0_0;
Type = DP16KC;
Width_B = 1;
Depth_A = 64;
Depth_B = 64;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr16641664p1317f998__PMIP__64__1__1B;
Instance_Name = top_reveal_coretop_instance/core0/trig_u/te_1/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr26642664p13180330_0_0_0;
Type = DP16KC;
Width_B = 2;
Depth_A = 64;
Depth_B = 64;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr26642664p13180330__PMIP__64__2__2B;
Instance_Name = top_reveal_coretop_instance/core0/trig_u/te_2/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr26642664p13180330_0_0_0_0;
Type = DP16KC;
Width_B = 2;
Depth_A = 64;
Depth_B = 64;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr26642664p13180330_0__PMIP__64__2__2B;
Instance_Name = top_reveal_coretop_instance/core0/trig_u/te_3/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr26642664p13180330_1_0_0_0;
Type = DP16KC;
Width_B = 2;
Depth_A = 64;
Depth_B = 64;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr26642664p13180330_1__PMIP__64__2__2B;
; End EBR Section
; Begin PLL Section
Instance_Name = TOPvideo/uclock34/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 80.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 4;
CLKOP_Divider = 8;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uclock800x600/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 80.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 4;
CLKOP_Divider = 8;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uclock1680x/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 140.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 7;
CLKOP_Divider = 4;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uclock1400x1050/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 120.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 6;
CLKOP_Divider = 8;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uclock640x480/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 25.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 4;
CLKFB_Divider = 1;
CLKOP_Divider = 32;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uclock/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 157.5000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 40;
CLKFB_Divider = 63;
CLKOP_Divider = 4;
CLKOK_Divider = 12;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = TOPvideo/uPll/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 100.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 4;
CLKOP_Divider = 8;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
; End PLL Section
