Time resolution is 1 ps


╔════════════════════════════════════════════════════════╗
║   RISC-V PICORV32 VERIFICATION ENVIRONMENT STARTING    ║
╚════════════════════════════════════════════════════════╝


>>> PHASE 1: Generating Instructions...

[20000] [GENERATOR] Starting generation of 50 instructions
[GENERATOR] Phase 1: Initializing registers x1-x10
[20000] GENERATOR-INIT: ADDI | rd=x1 rs1=x0 rs2=x0 imm=0xa | instr=0x00a00093
[20000] GENERATOR-INIT: ADDI | rd=x2 rs1=x0 rs2=x0 imm=0x14 | instr=0x01400113
[20000] GENERATOR-INIT: ADDI | rd=x3 rs1=x0 rs2=x0 imm=0x1e | instr=0x01e00193
[20000] GENERATOR-INIT: ADDI | rd=x4 rs1=x0 rs2=x0 imm=0x28 | instr=0x02800213
[20000] GENERATOR-INIT: ADDI | rd=x5 rs1=x0 rs2=x0 imm=0x32 | instr=0x03200293
[20000] GENERATOR-INIT: ADDI | rd=x6 rs1=x0 rs2=x0 imm=0x3c | instr=0x03c00313
[20000] GENERATOR-INIT: ADDI | rd=x7 rs1=x0 rs2=x0 imm=0x46 | instr=0x04600393
[20000] GENERATOR-INIT: ADDI | rd=x8 rs1=x0 rs2=x0 imm=0x50 | instr=0x05000413
[20000] GENERATOR-INIT: ADDI | rd=x9 rs1=x0 rs2=x0 imm=0x5a | instr=0x05a00493
[20000] GENERATOR-INIT: ADDI | rd=x10 rs1=x0 rs2=x0 imm=0x64 | instr=0x06400513
[GENERATOR] Phase 2: Generating random instructions
[20000] GENERATOR-RAND: ADD | rd=x11 rs1=x24 rs2=x0 imm=0xccf | instr=0x000c05b3
[20000] GENERATOR-RAND: SLLI | rd=x24 rs1=x9 rs2=x26 imm=0xed2 | instr=0xed249c13
[20000] GENERATOR-RAND: LH | rd=x2 rs1=x29 rs2=x28 imm=0x172 | instr=0x172e9103
[20000] GENERATOR-RAND: OR | rd=x10 rs1=x0 rs2=x18 imm=0x129 | instr=0x41206533
[20000] GENERATOR-RAND: SUB | rd=x28 rs1=x23 rs2=x21 imm=0xd9f | instr=0x415b8e33
[20000] GENERATOR-RAND: XOR | rd=x12 rs1=x13 rs2=x6 imm=0x720 | instr=0x0066c633
[20000] GENERATOR-RAND: ADD | rd=x25 rs1=x10 rs2=x1 imm=0xb22 | instr=0x00150cb3
[20000] GENERATOR-RAND: AND | rd=x8 rs1=x10 rs2=x3 imm=0x13d | instr=0x00357433
[20000] GENERATOR-RAND: OR | rd=x27 rs1=x19 rs2=x24 imm=0x293 | instr=0x4189edb3
[20000] GENERATOR-RAND: ANDI | rd=x9 rs1=x9 rs2=x27 imm=0x119 | instr=0x1194f493
[20000] GENERATOR-RAND: AND | rd=x1 rs1=x30 rs2=x11 imm=0xa30 | instr=0x00bf70b3
[20000] GENERATOR-RAND: LUI | rd=x8 rs1=x31 rs2=x7 imm=0x2fb | instr=0x00000437
[20000] GENERATOR-RAND: AND | rd=x4 rs1=x22 rs2=x3 imm=0x224 | instr=0x003b7233
[20000] GENERATOR-RAND: SLLI | rd=x8 rs1=x1 rs2=x6 imm=0x331 | instr=0x33109413
[20000] GENERATOR-RAND: ADD | rd=x29 rs1=x8 rs2=x31 imm=0xbaf | instr=0x01f40eb3
[20000] GENERATOR-RAND: LB | rd=x7 rs1=x10 rs2=x26 imm=0x16f | instr=0x16f50383
[20000] GENERATOR-RAND: ADDI | rd=x8 rs1=x26 rs2=x4 imm=0x231 | instr=0x231d0413
[20000] GENERATOR-RAND: OR | rd=x15 rs1=x10 rs2=x31 imm=0x948 | instr=0x01f567b3
[20000] GENERATOR-RAND: ANDI | rd=x16 rs1=x0 rs2=x13 imm=0xe4 | instr=0x0e407813
[20000] GENERATOR-RAND: OR | rd=x12 rs1=x16 rs2=x3 imm=0x282 | instr=0x00386633
[20000] GENERATOR-RAND: SLLI | rd=x26 rs1=x16 rs2=x14 imm=0x3a0 | instr=0x3a081d13
[20000] GENERATOR-RAND: SRLI | rd=x13 rs1=x2 rs2=x10 imm=0xd96 | instr=0xd9615693
[20000] GENERATOR-RAND: OR | rd=x17 rs1=x31 rs2=x2 imm=0x9c0 | instr=0x002fe8b3
[20000] GENERATOR-RAND: ADDI | rd=x31 rs1=x22 rs2=x5 imm=0x7a3 | instr=0x7a3b0f93
[20000] GENERATOR-RAND: AND | rd=x27 rs1=x30 rs2=x18 imm=0x2a9 | instr=0x412f7db3
[20000] GENERATOR-RAND: OR | rd=x7 rs1=x9 rs2=x9 imm=0x684 | instr=0x0094e3b3
[20000] GENERATOR-RAND: SLLI | rd=x13 rs1=x17 rs2=x30 imm=0x37b | instr=0x37b89693
[20000] GENERATOR-RAND: LH | rd=x23 rs1=x25 rs2=x29 imm=0x21 | instr=0x021c9b83
[20000] GENERATOR-RAND: SLLI | rd=x24 rs1=x17 rs2=x9 imm=0x9e8 | instr=0x9e889c13
[20000] GENERATOR-RAND: ADD | rd=x29 rs1=x3 rs2=x0 imm=0x983 | instr=0x00018eb3
[GENERATOR] Phase 3: Generating directed tests
[20000] GENERATOR-LUI: LUI | rd=x15 rs1=x0 rs2=x0 imm=0xabcde000 | instr=0xabcde7b7
[20000] GENERATOR-AUIPC: AUIPC | rd=x16 rs1=x0 rs2=x0 imm=0x12345000 | instr=0x12345817
[20000] GENERATOR-ADD: ADD | rd=x5 rs1=x1 rs2=x2 imm=0x0 | instr=0x002082b3
[20000] GENERATOR-XORI: XORI | rd=x17 rs1=x1 rs2=x0 imm=0xff | instr=0x0ff0c893
[20000] GENERATOR-ORI: ORI | rd=x18 rs1=x2 rs2=x0 imm=0xf | instr=0x00f16913
[20000] GENERATOR-ANDI: ANDI | rd=x19 rs1=x3 rs2=x0 imm=0xf0 | instr=0x0f01f993
[20000] GENERATOR-SLLI: SLLI | rd=x20 rs1=x4 rs2=x0 imm=0x2 | instr=0x00221a13
[20000] GENERATOR-SRLI: SRLI | rd=x21 rs1=x5 rs2=x0 imm=0x1 | instr=0x0012da93
[20000] GENERATOR-SW: SW | rd=x0 rs1=x1 rs2=x2 imm=0x4 | instr=0x0020a223
[20000] GENERATOR-SH: SH | rd=x0 rs1=x1 rs2=x2 imm=0x8 | instr=0x00209423
[20000] GENERATOR-SB: SB | rd=x0 rs1=x1 rs2=x2 imm=0xc | instr=0x00208623
GENERATOR: JAL disabled - 93.3  coverage achieved! (JAL encoding fixed in v2.0)
[20000] [GENERATOR] Finished - Total 50 instructions generated

[ENV] Generator finished, mailbox has 51 transactions

>>> PHASE 2: Loading Instructions into Memory...

[120000] [DRIVER] Starting - Loading instructions into memory
[120000] [DRIVER] Mailbox has 51 items
[120000] [DRIVER] Loaded instr[0] @ 0x00000000: 0x00a00093 (ADDI)
[120000] [DRIVER] Loaded instr[1] @ 0x00000004: 0x01400113 (ADDI)
[120000] [DRIVER] Loaded instr[2] @ 0x00000008: 0x01e00193 (ADDI)
[120000] [DRIVER] Loaded instr[3] @ 0x0000000c: 0x02800213 (ADDI)
[120000] [DRIVER] Loaded instr[4] @ 0x00000010: 0x03200293 (ADDI)
[120000] [DRIVER] Loaded instr[5] @ 0x00000014: 0x03c00313 (ADDI)
[120000] [DRIVER] Loaded instr[6] @ 0x00000018: 0x04600393 (ADDI)
[120000] [DRIVER] Loaded instr[7] @ 0x0000001c: 0x05000413 (ADDI)
[120000] [DRIVER] Loaded instr[8] @ 0x00000020: 0x05a00493 (ADDI)
[120000] [DRIVER] Loaded instr[9] @ 0x00000024: 0x06400513 (ADDI)
[120000] [DRIVER] Loaded instr[10] @ 0x00000028: 0x000c05b3 (ADD)
[120000] [DRIVER] Loaded instr[11] @ 0x0000002c: 0xed249c13 (SLLI)
[120000] [DRIVER] Loaded instr[12] @ 0x00000030: 0x172e9103 (LH)
[120000] [DRIVER] Loaded instr[13] @ 0x00000034: 0x41206533 (OR)
[120000] [DRIVER] Loaded instr[14] @ 0x00000038: 0x415b8e33 (SUB)
[120000] [DRIVER] Loaded instr[15] @ 0x0000003c: 0x0066c633 (XOR)
[120000] [DRIVER] Loaded instr[16] @ 0x00000040: 0x00150cb3 (ADD)
[120000] [DRIVER] Loaded instr[17] @ 0x00000044: 0x00357433 (AND)
[120000] [DRIVER] Loaded instr[18] @ 0x00000048: 0x4189edb3 (OR)
[120000] [DRIVER] Loaded instr[19] @ 0x0000004c: 0x1194f493 (ANDI)
[120000] [DRIVER] Loaded instr[20] @ 0x00000050: 0x00bf70b3 (AND)
[120000] [DRIVER] Loaded instr[21] @ 0x00000054: 0x00000437 (LUI)
[120000] [DRIVER] Loaded instr[22] @ 0x00000058: 0x003b7233 (AND)
[120000] [DRIVER] Loaded instr[23] @ 0x0000005c: 0x33109413 (SLLI)
[120000] [DRIVER] Loaded instr[24] @ 0x00000060: 0x01f40eb3 (ADD)
[120000] [DRIVER] Loaded instr[25] @ 0x00000064: 0x16f50383 (LB)
[120000] [DRIVER] Loaded instr[26] @ 0x00000068: 0x231d0413 (ADDI)
[120000] [DRIVER] Loaded instr[27] @ 0x0000006c: 0x01f567b3 (OR)
[120000] [DRIVER] Loaded instr[28] @ 0x00000070: 0x0e407813 (ANDI)
[120000] [DRIVER] Loaded instr[29] @ 0x00000074: 0x00386633 (OR)
[120000] [DRIVER] Loaded instr[30] @ 0x00000078: 0x3a081d13 (SLLI)
[120000] [DRIVER] Loaded instr[31] @ 0x0000007c: 0xd9615693 (SRLI)
[120000] [DRIVER] Loaded instr[32] @ 0x00000080: 0x002fe8b3 (OR)
[120000] [DRIVER] Loaded instr[33] @ 0x00000084: 0x7a3b0f93 (ADDI)
[120000] [DRIVER] Loaded instr[34] @ 0x00000088: 0x412f7db3 (AND)
[120000] [DRIVER] Loaded instr[35] @ 0x0000008c: 0x0094e3b3 (OR)
[120000] [DRIVER] Loaded instr[36] @ 0x00000090: 0x37b89693 (SLLI)
[120000] [DRIVER] Loaded instr[37] @ 0x00000094: 0x021c9b83 (LH)
[120000] [DRIVER] Loaded instr[38] @ 0x00000098: 0x9e889c13 (SLLI)
[120000] [DRIVER] Loaded instr[39] @ 0x0000009c: 0x00018eb3 (ADD)
[120000] [DRIVER] Loaded instr[40] @ 0x000000a0: 0xabcde7b7 (LUI)
[120000] [DRIVER] Loaded instr[41] @ 0x000000a4: 0x12345817 (AUIPC)
[120000] [DRIVER] Loaded instr[42] @ 0x000000a8: 0x002082b3 (ADD)
[120000] [DRIVER] Loaded instr[43] @ 0x000000ac: 0x0ff0c893 (XORI)
[120000] [DRIVER] Loaded instr[44] @ 0x000000b0: 0x00f16913 (ORI)
[120000] [DRIVER] Loaded instr[45] @ 0x000000b4: 0x0f01f993 (ANDI)
[120000] [DRIVER] Loaded instr[46] @ 0x000000b8: 0x00221a13 (SLLI)
[120000] [DRIVER] Loaded instr[47] @ 0x000000bc: 0x0012da93 (SRLI)
[120000] [DRIVER] Loaded instr[48] @ 0x000000c0: 0x0020a223 (SW)
[120000] [DRIVER] Loaded instr[49] @ 0x000000c4: 0x00209423 (SH)
[120000] [DRIVER] Loaded instr[50] @ 0x000000c8: 0x00208623 (SB)
[120000] [DRIVER] Loaded HALT @ instr[51]
[120000] [DRIVER] Finished - Loaded 51 instructions into memory


>>> PHASE 3: Input Monitor Tracking...

[170000] [INPUT MONITOR] Starting - Collecting loaded instructions
[170000] [INPUT MON] Tracked: ADDI (instr #0)
[170000] [INPUT MON] Tracked: ADDI (instr #1)
[170000] [INPUT MON] Tracked: ADDI (instr #2)
[170000] [INPUT MON] Tracked: ADDI (instr #3)
[170000] [INPUT MON] Tracked: ADDI (instr #4)
[170000] [INPUT MON] Tracked: ADDI (instr #5)
[170000] [INPUT MON] Tracked: ADDI (instr #6)
[170000] [INPUT MON] Tracked: ADDI (instr #7)
[170000] [INPUT MON] Tracked: ADDI (instr #8)
[170000] [INPUT MON] Tracked: ADDI (instr #9)
[170000] [INPUT MON] Tracked: ADD (instr #10)
[170000] [INPUT MON] Tracked: SLLI (instr #11)
[170000] [INPUT MON] Tracked: LH (instr #12)
[170000] [INPUT MON] Tracked: OR (instr #13)
[170000] [INPUT MON] Tracked: SUB (instr #14)
[170000] [INPUT MON] Tracked: XOR (instr #15)
[170000] [INPUT MON] Tracked: ADD (instr #16)
[170000] [INPUT MON] Tracked: AND (instr #17)
[170000] [INPUT MON] Tracked: OR (instr #18)
[170000] [INPUT MON] Tracked: ANDI (instr #19)
[170000] [INPUT MON] Tracked: AND (instr #20)
[170000] [INPUT MON] Tracked: LUI (instr #21)
[170000] [INPUT MON] Tracked: AND (instr #22)
[170000] [INPUT MON] Tracked: SLLI (instr #23)
[170000] [INPUT MON] Tracked: ADD (instr #24)
[170000] [INPUT MON] Tracked: LB (instr #25)
[170000] [INPUT MON] Tracked: ADDI (instr #26)
[170000] [INPUT MON] Tracked: OR (instr #27)
[170000] [INPUT MON] Tracked: ANDI (instr #28)
[170000] [INPUT MON] Tracked: OR (instr #29)
[170000] [INPUT MON] Tracked: SLLI (instr #30)
[170000] [INPUT MON] Tracked: SRLI (instr #31)
[170000] [INPUT MON] Tracked: OR (instr #32)
[170000] [INPUT MON] Tracked: ADDI (instr #33)
[170000] [INPUT MON] Tracked: AND (instr #34)
[170000] [INPUT MON] Tracked: OR (instr #35)
[170000] [INPUT MON] Tracked: SLLI (instr #36)
[170000] [INPUT MON] Tracked: LH (instr #37)
[170000] [INPUT MON] Tracked: SLLI (instr #38)
[170000] [INPUT MON] Tracked: ADD (instr #39)
[170000] [INPUT MON] Tracked: LUI (instr #40)
[170000] [INPUT MON] Tracked: AUIPC (instr #41)
[170000] [INPUT MON] Tracked: ADD (instr #42)
[170000] [INPUT MON] Tracked: XORI (instr #43)
[170000] [INPUT MON] Tracked: ORI (instr #44)
[170000] [INPUT MON] Tracked: ANDI (instr #45)
[170000] [INPUT MON] Tracked: SLLI (instr #46)
[170000] [INPUT MON] Tracked: SRLI (instr #47)
[170000] [INPUT MON] Tracked: SW (instr #48)
[170000] [INPUT MON] Tracked: SH (instr #49)
[170000] [INPUT MON] Tracked: SB (instr #50)
[170000] [INPUT MONITOR] Finished - Tracked 51 instructions


>>> PHASE 4: Scoreboard Analysis...

[220000] [SCOREBOARD] Starting
[SCOREBOARD] Phase 1: Collecting instructions for coverage
[SCOREBOARD] Collected 51 instructions total


╔═══════════════════════════════════════════════════════════╗
║          INSTRUCTION COVERAGE REPORT                     ║
╠═══════════════════════════════════════════════════════════╣
║ Instruction     │  Count  │  Status                      ║
╟─────────────────┼─────────┼──────────────────────────────╢
║ ADDI            │    12   │  ��� COVERED          ║
║ XORI            │     1   │  ��� COVERED          ║
║ ORI             │     1   │  ��� COVERED          ║
║ ANDI            │     3   │  ��� COVERED          ║
║ SLLI            │     6   │  ��� COVERED          ║
�� SRLI            │     2   │  ��� COVERED          ║
║ LUI             │     2   │  ��� COVERED          ║
║ AUIPC           │     1   │  ��� COVERED          ║
║ ADD             │     5   │  ��� COVERED          ║
║ SUB             │     1   │  ��� COVERED          ║
║ XOR             │     1   │  ��� COVERED          ║
║ OR              │     6   │  ��� COVERED          ║
║ AND             │     4   │  ��� COVERED          ║
║ LOAD (LW/LH/LB) │     3   │  ��� COVERED          ║
║ STORE (SW/SH/SB)│     3   │  ��� COVERED          ║
╟─────────────────┼─────────┼──────────────────────────────╢
║ TOTAL INSTR     │    51   │                              ║
║ COVERAGE        │  14/15  │   93.3% instruction types   ║
╚═══════════════════════════════════════════════════════════╝



[SCOREBOARD] Coverage analysis complete!
[SCOREBOARD] Finished


>>> PHASE 5: Output Monitor Ready...

[ENV] All verification components initialized!


[270000] [OUTPUT MONITOR] Starting - Watching CPU register writes

╔════════════════════════════════════════════════════════╗
║  *** RESET RELEASED - CPU STARTING EXECUTION! ***      ║
╚════════════════════════════════════════════════════════╝

[370000] [OUTPUT MON] CPU reset released, monitoring started
[435000] [OUTPUT MON] Reg Write: x1 <= 0x0000000a
[465000] [OUTPUT MON] Reg Write: x2 <= 0x00000014
[495000] [OUTPUT MON] Reg Write: x3 <= 0x0000001e
[525000] [OUTPUT MON] Reg Write: x4 <= 0x00000028
[555000] [OUTPUT MON] Reg Write: x5 <= 0x00000032
[585000] [OUTPUT MON] Reg Write: x6 <= 0x0000003c
[615000] [OUTPUT MON] Reg Write: x7 <= 0x00000046
[645000] [OUTPUT MON] Reg Write: x8 <= 0x00000050
[675000] [OUTPUT MON] Reg Write: x9 <= 0x0000005a
[705000] [OUTPUT MON] Reg Write: x10 <= 0x00000064
[745000] [OUTPUT MON] Reg Write: x11 <= 0x00000000
[4370000] [OUTPUT MONITOR] Finished - Captured 11 register writes


╔════════════════════════════════════════════════════════╗
║            SIMULATION COMPLETE                         ║
╚════════════════════════════════════════════════════════╝

$finish called at time : 15370 ns : File "/home/chipra/functional_verif_core/functional_verif_core.srcs/sim_1/new/tb_top.sv" Line 124
