Nb_FPGA,Module,REG%,REG,LUT%,LUT,RAMLUT%,RAMLUT,LUT6%,LUT6,MUXCY%,MUXCY,BRAM%,BRAM,URAM%,URAM,DSP%,DSP,IOs,Path
1,design,100%,876,100%,1029, 0%,0,100%,165,100%,203,100%,2, 0%,0, 0%,0,12205,design
1,f08_fx_macro,99%,865,79%,804, 0%,0,73%,119,95%,191,100%,2, 0%,0, 0%,0,253,design.zkprctrl
1,fx_macro_xclk2_DEVICE_7_0,99%,865,79%,804, 0%,0,73%,119,95%,191,100%,2, 0%,0, 0%,0,465,design.zkprctrl.wrapper
1,fx_macro_xclk2_DEVICE_7_lib_f...(1)*,57%,495,41%,420, 0%,0,30%,49,44%,89,50%,1, 0%,0, 0%,0,107,design.zkprctrl.wrapper.fib_bridge_rx
1,fib_bridge_rx_SIZE_7_MUX_6_MU...(2)*,57%,495,41%,420, 0%,0,30%,49,44%,89,50%,1, 0%,0, 0%,0,107,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0
1,srb_bridge_1a29418e,38%,331,23%,235, 0%,0,33%,54,45%,90,50%,1, 0%,0, 0%,0,315,design.zkprctrl.wrapper.srb_bridge
1,fib_bridge_rx_SIZE_7_MUX_6_MU...(3)*,26%,224,12%,122, 0%,0, 5%,8,38%,77,50%,1, 0%,0, 0%,0,112,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0
1,srb_bridge_fib2srb_fifo_2565820,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,79,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0
1,fifo1023x36_fwft_core_fifo_ge...(4)*,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,119,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0.BU2
1,fifo1023x36_fwft_core_fifo_ge...(5)*,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,119,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0.BU2
1,fifo1023x36_fwft_core_c55eb15,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_core_c55eb15,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_87a5636,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_fifo_async_0.fifo1023x36_fwft_0
1,fifo1023x36_fwft_87a5636,22%,188, 8%,82, 0%,0, 5%,7,24%,48,50%,1, 0%,0, 0%,0,80,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib2srb_fifo_0.fifo1023x36_fwft_0
1,socket_lvds_sys_slave_SIZE_7_...(6)*, 9%,77,15%,149, 0%,0,17%,27, 6%,12, 0%,0, 0%,0, 0%,0,116,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0
1,fib_bridge_rx_SIZE_7_MUX_6_MU...(7)*, 9%,77,15%,149, 0%,0,17%,27, 6%,12, 0%,0, 0%,0, 0%,0,116,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0
1,srb_bridge_fib_slave_554d5e5, 1%,4, 7%,67, 0%,0,19%,30,15%,29, 0%,0, 0%,0, 0%,0,201,design.zkprctrl.wrapper.srb_bridge.srb_bridge_fib_slave_0
1,srb_bridge_srb_908094,12%,99, 5%,49, 0%,0,10%,16, 7%,13, 0%,0, 0%,0, 0%,0,199,design.zkprctrl.wrapper.srb_bridge.srb_bridge_srb_0
1,f08_ddr3_ctrl_empty_128x512_1, 0%,0,10%,96, 0%,0,14%,23, 3%,6, 0%,0, 0%,0, 0%,0,169,design.ddr3_ctrl_empty_128x512_1
1,f08_ddr3_ctrl_empty_128x512_0, 0%,0,10%,96, 0%,0,14%,23, 3%,6, 0%,0, 0%,0, 0%,0,169,design.ddr3_ctrl_empty_128x512_0
1,ddr3_ctrl_empty_sodimm_512x27...(8)*, 0%,0, 4%,32, 0%,0,14%,23, 3%,6, 0%,0, 0%,0, 0%,0,191,design.ddr3_ctrl_empty_128x512_1.wrapper
1,ddr3_ctrl_empty_sodimm_512x27...(9)*, 0%,0, 4%,32, 0%,0,14%,23, 3%,6, 0%,0, 0%,0, 0%,0,191,design.ddr3_ctrl_empty_128x512_0.wrapper
1,socket_lvds_sys_slave_SIZE_7_...(10)*, 3%,18, 9%,87, 0%,0, 2%,2, 6%,12, 0%,0, 0%,0, 0%,0,63,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_out_0
1,socket_lvds_gp_out_SIZE_7_MUX...(11)*, 3%,18, 9%,87, 0%,0, 2%,2, 6%,12, 0%,0, 0%,0, 0%,0,63,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_out_0.u_xst_wrapper_0
1,sysclk_mxfx_xclk2_xclk_width_...(12)*, 5%,36, 4%,39, 0%,0, 7%,11, 3%,6, 0%,0, 0%,0, 0%,0,135,design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0
1,sysclk_mxfx_xclk2_10b7bb1f, 5%,36, 4%,39, 0%,0, 7%,11, 3%,6, 0%,0, 0%,0, 0%,0,135,design.zkprctrl.wrapper.sysclk_mxfx
1,socket_lvds_sys_slave_SIZE_4_...(13)*, 5%,38, 4%,39, 0%,0, 8%,13, 0%,0, 0%,0, 0%,0, 0%,0,3,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_sys_slave_reset_0
1,fib_bridge_rx_SIZE_7_MUX_6_MU...(14)*, 2%,16, 4%,36, 0%,0, 8%,13, 0%,0, 0%,0, 0%,0, 0%,0,16,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_arbiter_0
1,fib_arbiter_NB_PORTS_6_a3e35fc, 2%,16, 4%,36, 0%,0, 8%,13, 0%,0, 0%,0, 0%,0, 0%,0,16,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_arbiter_0.u_xst_wrapper_0
1,sysclk_mxfx_xclk_width_1_DEVI...(15)*, 1%,7, 3%,27, 0%,0, 7%,11, 3%,6, 0%,0, 0%,0, 0%,0,122,design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_registers_dut_0
1,socket_lvds_sys_slave_SIZE_7_...(16)*, 3%,21, 3%,23, 0%,0, 8%,12, 0%,0, 0%,0, 0%,0, 0%,0,54,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0
1,socket_lvds_gp_in_SIZE_7_MUX_...(17)*, 3%,21, 3%,23, 0%,0, 8%,12, 0%,0, 0%,0, 0%,0, 0%,0,54,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0.u_xst_wrapper_0
1,fib_bridge_rx_SIZE_7_MUX_6_MU...(18)*, 8%,68, 4%,35, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,102,design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.fib_bridge_rx_sfib_0
1,srb_idcode_22ea7b2, 0%,0, 5%,43, 0%,0, 4%,5, 3%,6, 0%,0, 0%,0, 0%,0,147,design.zkprctrl.wrapper.srb_idcode
