verilog work ../../lvds_1ch.v
verilog work ../example_design/lvds_1ch_exdes.v
