---

    # 
  # 
  # ======== Result =========
  # 
  # best option name IVF32768,PQ16
  # nprobe: 29
  # QPS 4254.5432443931195
  # stage_option_list
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 512.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 17628.09
  #         LUT: 19071.63
  #         DSP48E: 0
  #         
  # QPS: 4267.381961166824
  # Cycles per query: 32807
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 351.0
  #         URAM: 40
  #         FF: 64425
  #         LUT: 46529
  #         DSP48E: 270
  #         
  # QPS: 5444.928438083385
  # Cycles per query: 25712
  # PE_NUM_TABLE_CONSTRUCTION: 5
  # Stage 5:
  # 
  #         HBM_bank: 10.0
  #         BRAM_18K: 105.0
  #         URAM: 0.0
  #         FF: 29405.0
  #         LUT: 27356.666666666668
  #         DSP48E: 150.0
  #         
  # QPS: 4714.439655172414
  # Cycles per query: 29696
  # HBM_CHANNEL_NUM: 10
  # STAGE5_COMP_PE_NUM: 5
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 22.0
  #         URAM: 0
  #         FF: 23657.699999999997
  #         LUT: 24891.9
  #         DSP48E: 0
  #         
  # QPS: 6899.950714637753
  # Cycles per query: 20290
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 97749
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 925.0
  #         URAM: 552.0
  #         FF: 643458.79
  #         LUT: 454920.19666666666
  #         DSP48E: 1352.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 485.0
  #         URAM: 552.0
  #         FF: 319314.79
  #         LUT: 261159.19666666666
  #         DSP48E: 1348.0
  #         
  # Per Stage Utilization rate (Total = FPGA):
  # 
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '53.333333333333336%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.6760896078792341%', 'LUT': '1.4629073085419735%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '8.705357142857142%', 'DSP48E': '2.992021276595745%', 'FF': '2.470890095729013%', 'LUT': '3.5690506872852232%', 'URAM': '4.166666666666666%'}
  # Stage 5: {'BRAM_18K': '2.604166666666667%', 'DSP48E': '1.6622340425531914%', 'FF': '1.127769084437899%', 'LUT': '2.0984188348879074%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.5456349206349206%', 'DSP48E': '0.0%', 'FF': '0.9073430596465389%', 'LUT': '1.9093565905743741%', 'URAM': '0.0%'}
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # 
  # Stage 2: {'BRAM_18K': '0.2061855670103093%', 'DSP48E': '68.84272997032642%', 'FF': '57.68570882670359%', 'LUT': '54.87457528938384%', 'URAM': '92.7536231884058%'}
  # LUT only:
  # Stage 2: 54.87457528938384%
  # Stage 3: {'BRAM_18K': '1.2371134020618557%', 'DSP48E': '0.0%', 'FF': '5.520599280728588%', 'LUT': '7.302683667059323%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 7.302683667059323%
  # Stage 4: {'BRAM_18K': '72.37113402061856%', 'DSP48E': '20.02967359050445%', 'FF': '20.17601502266776%', 'LUT': '17.816336010325454%', 'URAM': '7.246376811594203%'}
  # LUT only:
  # Stage 4: 17.816336010325454%
  # Stage 5: {'BRAM_18K': '21.649484536082475%', 'DSP48E': '11.127596439169139%', 'FF': '9.208781090283981%', 'LUT': '10.475092210359202%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 10.475092210359202%
  # Stage 6: {'BRAM_18K': '4.536082474226804%', 'DSP48E': '0.0%', 'FF': '7.4088957796160955%', 'LUT': '9.53131282287219%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 9.53131282287219%
  # Total Utilization rate:
  # {'BRAM_18K': '22.941468253968253%', 'DSP48E': '14.9822695035461%', 'FF': '24.678555703853707%', 'LUT': '34.8950813594338%', 'URAM': '57.49999999999999%'}


  # Constants
  NLIST: 32768
  NPROBE: 29
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: <--OPQ_unroll_factor--> # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 5

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 10 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 5

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
