

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu Aug  1 01:47:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  982815|  982815|  982815|  982815|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+------------+--------+--------+--------+--------+---------+
        |                        |            |     Latency     |     Interval    | Pipeline|
        |        Instance        |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +------------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_924       |conv_1      |    8156|    8156|    8156|    8156|   none  |
        |grp_dense_out_fu_978    |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_990       |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_1002  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_1010  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_1018        |flat        |     861|     861|     861|     861|   none  |
        +------------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    2408|    2408|        86|          -|          -|    28|    no    |
        | + Loop 1.1   |      84|      84|         3|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    382|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     50|    7037|  15321|    0|
|Memory           |       86|      -|    1888|    422|    0|
|Multiplexer      |        -|      -|       -|   1682|    -|
|Register         |        -|      -|     329|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       89|     50|    9254|  17807|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       31|     22|       8|     33|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fadd_32ns_32nkbM_U83  |cnn_fadd_32ns_32nkbM  |        0|      2|   227|   403|    0|
    |cnn_fcmp_32ns_32nmb6_U85  |cnn_fcmp_32ns_32nmb6  |        0|      0|    66|   239|    0|
    |cnn_fmul_32ns_32nlbW_U84  |cnn_fmul_32ns_32nlbW  |        0|      3|   128|   320|    0|
    |grp_conv_1_fu_924         |conv_1                |        0|     26|  3791|  7710|    0|
    |grp_conv_2_fu_990         |conv_2                |        2|      5|   743|  1570|    0|
    |grp_dense_out_fu_978      |dense_out             |        1|     14|  1493|  3440|    0|
    |grp_flat_fu_1018          |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_1002    |max_pool_1            |        0|      0|   239|   695|    0|
    |grp_max_pool_2_fu_1010    |max_pool_2            |        0|      0|   230|   660|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        3|     50|  7037| 15321|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_1_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_2_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_3_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_4_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_5_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_6_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_7_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_8_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_9_U   |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_10_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_11_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_12_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_13_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_14_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_15_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_16_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_17_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_18_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_19_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_20_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_21_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_22_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_23_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_24_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_25_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_26_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_input_27_U  |cnn_conv_1_input_0   |        0|  64|  14|    0|     28|   32|     1|          896|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U     |cnn_dense_1_bias     |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |cnn_dense_1_weights  |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                     |       86|1888| 422|    0|  30250| 1248|    39|       968000|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_1308_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_1174_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_1180_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln28_fu_1131_p2     |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_1143_p2          |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1247_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_1070_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_1076_p2        |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_1088_p2          |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_1267_p2          |     +    |      0|  0|  15|           6|           1|
    |j_fu_1163_p2            |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_1302_p2     |     -    |      0|  0|  12|          12|          12|
    |and_ln19_1_fu_1354_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_1226_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_1261_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_1157_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_1214_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1336_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1342_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_1208_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_1064_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_1082_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_1241_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_1137_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1348_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_1220_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 382|         214|          98|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  185|         42|    1|         42|
    |conv_1_input_0_address0   |   15|          3|    5|         15|
    |conv_1_input_0_ce0        |   15|          3|    1|          3|
    |conv_1_input_0_ce1        |    9|          2|    1|          2|
    |conv_1_input_10_address0  |   15|          3|    5|         15|
    |conv_1_input_10_ce0       |   15|          3|    1|          3|
    |conv_1_input_10_ce1       |    9|          2|    1|          2|
    |conv_1_input_11_address0  |   15|          3|    5|         15|
    |conv_1_input_11_ce0       |   15|          3|    1|          3|
    |conv_1_input_11_ce1       |    9|          2|    1|          2|
    |conv_1_input_12_address0  |   15|          3|    5|         15|
    |conv_1_input_12_ce0       |   15|          3|    1|          3|
    |conv_1_input_12_ce1       |    9|          2|    1|          2|
    |conv_1_input_13_address0  |   15|          3|    5|         15|
    |conv_1_input_13_ce0       |   15|          3|    1|          3|
    |conv_1_input_13_ce1       |    9|          2|    1|          2|
    |conv_1_input_14_address0  |   15|          3|    5|         15|
    |conv_1_input_14_ce0       |   15|          3|    1|          3|
    |conv_1_input_14_ce1       |    9|          2|    1|          2|
    |conv_1_input_15_address0  |   15|          3|    5|         15|
    |conv_1_input_15_ce0       |   15|          3|    1|          3|
    |conv_1_input_15_ce1       |    9|          2|    1|          2|
    |conv_1_input_16_address0  |   15|          3|    5|         15|
    |conv_1_input_16_ce0       |   15|          3|    1|          3|
    |conv_1_input_16_ce1       |    9|          2|    1|          2|
    |conv_1_input_17_address0  |   15|          3|    5|         15|
    |conv_1_input_17_ce0       |   15|          3|    1|          3|
    |conv_1_input_17_ce1       |    9|          2|    1|          2|
    |conv_1_input_18_address0  |   15|          3|    5|         15|
    |conv_1_input_18_ce0       |   15|          3|    1|          3|
    |conv_1_input_18_ce1       |    9|          2|    1|          2|
    |conv_1_input_19_address0  |   15|          3|    5|         15|
    |conv_1_input_19_ce0       |   15|          3|    1|          3|
    |conv_1_input_19_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_address0   |   15|          3|    5|         15|
    |conv_1_input_1_ce0        |   15|          3|    1|          3|
    |conv_1_input_1_ce1        |    9|          2|    1|          2|
    |conv_1_input_20_address0  |   15|          3|    5|         15|
    |conv_1_input_20_ce0       |   15|          3|    1|          3|
    |conv_1_input_20_ce1       |    9|          2|    1|          2|
    |conv_1_input_21_address0  |   15|          3|    5|         15|
    |conv_1_input_21_ce0       |   15|          3|    1|          3|
    |conv_1_input_21_ce1       |    9|          2|    1|          2|
    |conv_1_input_22_address0  |   15|          3|    5|         15|
    |conv_1_input_22_ce0       |   15|          3|    1|          3|
    |conv_1_input_22_ce1       |    9|          2|    1|          2|
    |conv_1_input_23_address0  |   15|          3|    5|         15|
    |conv_1_input_23_ce0       |   15|          3|    1|          3|
    |conv_1_input_23_ce1       |    9|          2|    1|          2|
    |conv_1_input_24_address0  |   15|          3|    5|         15|
    |conv_1_input_24_ce0       |   15|          3|    1|          3|
    |conv_1_input_24_ce1       |    9|          2|    1|          2|
    |conv_1_input_25_address0  |   15|          3|    5|         15|
    |conv_1_input_25_ce0       |   15|          3|    1|          3|
    |conv_1_input_25_ce1       |    9|          2|    1|          2|
    |conv_1_input_26_address0  |   15|          3|    5|         15|
    |conv_1_input_26_ce0       |   15|          3|    1|          3|
    |conv_1_input_26_ce1       |    9|          2|    1|          2|
    |conv_1_input_27_address0  |   15|          3|    5|         15|
    |conv_1_input_27_ce0       |   15|          3|    1|          3|
    |conv_1_input_27_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_address0   |   15|          3|    5|         15|
    |conv_1_input_2_ce0        |   15|          3|    1|          3|
    |conv_1_input_2_ce1        |    9|          2|    1|          2|
    |conv_1_input_3_address0   |   15|          3|    5|         15|
    |conv_1_input_3_ce0        |   15|          3|    1|          3|
    |conv_1_input_3_ce1        |    9|          2|    1|          2|
    |conv_1_input_4_address0   |   15|          3|    5|         15|
    |conv_1_input_4_ce0        |   15|          3|    1|          3|
    |conv_1_input_4_ce1        |    9|          2|    1|          2|
    |conv_1_input_5_address0   |   15|          3|    5|         15|
    |conv_1_input_5_ce0        |   15|          3|    1|          3|
    |conv_1_input_5_ce1        |    9|          2|    1|          2|
    |conv_1_input_6_address0   |   15|          3|    5|         15|
    |conv_1_input_6_ce0        |   15|          3|    1|          3|
    |conv_1_input_6_ce1        |    9|          2|    1|          2|
    |conv_1_input_7_address0   |   15|          3|    5|         15|
    |conv_1_input_7_ce0        |   15|          3|    1|          3|
    |conv_1_input_7_ce1        |    9|          2|    1|          2|
    |conv_1_input_8_address0   |   15|          3|    5|         15|
    |conv_1_input_8_ce0        |   15|          3|    1|          3|
    |conv_1_input_8_ce1        |    9|          2|    1|          2|
    |conv_1_input_9_address0   |   15|          3|    5|         15|
    |conv_1_input_9_ce0        |   15|          3|    1|          3|
    |conv_1_input_9_ce1        |    9|          2|    1|          2|
    |conv_1_out_address0       |   15|          3|   12|         36|
    |conv_1_out_ce0            |   15|          3|    1|          3|
    |conv_1_out_we0            |    9|          2|    1|          2|
    |conv_2_out_address0       |   15|          3|   11|         33|
    |conv_2_out_ce0            |   15|          3|    1|          3|
    |conv_2_out_we0            |    9|          2|    1|          2|
    |dense_1_out_address0      |   15|          3|    6|         18|
    |dense_2_out_address0      |   15|          3|    5|         15|
    |dense_2_out_ce0           |   15|          3|    1|          3|
    |flat_array_address0       |   15|          3|    9|         27|
    |flat_array_ce0            |   15|          3|    1|          3|
    |flat_array_we0            |    9|          2|    1|          2|
    |grp_fu_1026_p0            |   15|          3|   32|         96|
    |grp_fu_1026_p1            |   21|          4|   32|        128|
    |grp_fu_1034_p0            |   15|          3|   32|         96|
    |grp_fu_1034_p1            |   15|          3|   32|         96|
    |i_0_i30_reg_890           |    9|          2|    5|         10|
    |i_0_i_reg_845             |    9|          2|    6|         12|
    |i_0_reg_810               |    9|          2|    5|         10|
    |ix_in_0_reg_798           |    9|          2|   10|         20|
    |ix_in_1_reg_822           |    9|          2|   10|         20|
    |j_0_i34_reg_913           |    9|          2|    6|         12|
    |j_0_i_reg_868             |    9|          2|    9|         18|
    |j_0_reg_833               |    9|          2|    5|         10|
    |max_pool_1_out_address0   |   15|          3|   10|         30|
    |max_pool_1_out_ce0        |   15|          3|    1|          3|
    |max_pool_1_out_we0        |    9|          2|    1|          2|
    |max_pool_2_out_address0   |   15|          3|    9|         27|
    |max_pool_2_out_ce0        |   15|          3|    1|          3|
    |max_pool_2_out_we0        |    9|          2|    1|          2|
    |phi_mul_reg_879           |    9|          2|   15|         30|
    |sum_0_i33_reg_901         |    9|          2|   32|         64|
    |sum_0_i_reg_856           |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 1682|        350|  533|       1502|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1427                  |  15|   0|   15|          0|
    |ap_CS_fsm                            |  41|   0|   41|          0|
    |grp_conv_1_fu_924_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv_2_fu_990_ap_start_reg       |   1|   0|    1|          0|
    |grp_dense_out_fu_978_ap_start_reg    |   1|   0|    1|          0|
    |grp_flat_fu_1018_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_1002_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_1010_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i30_reg_890                      |   5|   0|    5|          0|
    |i_0_i_reg_845                        |   6|   0|    6|          0|
    |i_0_reg_810                          |   5|   0|    5|          0|
    |i_1_reg_1403                         |   6|   0|    6|          0|
    |i_2_reg_1465                         |   5|   0|    5|          0|
    |i_reg_1372                           |   5|   0|    5|          0|
    |ix_in_0_reg_798                      |  10|   0|   10|          0|
    |ix_in_1_reg_822                      |  10|   0|   10|          0|
    |ix_in_reg_1377                       |  10|   0|   10|          0|
    |j_0_i34_reg_913                      |   6|   0|    6|          0|
    |j_0_i_reg_868                        |   9|   0|    9|          0|
    |j_0_reg_833                          |   5|   0|    5|          0|
    |j_1_reg_1385                         |   5|   0|    5|          0|
    |j_2_reg_1484                         |   6|   0|    6|          0|
    |j_reg_1422                           |   9|   0|    9|          0|
    |phi_mul_reg_879                      |  15|   0|   15|          0|
    |reg_1048                             |  32|   0|   32|          0|
    |reg_1059                             |  32|   0|   32|          0|
    |sum_0_i33_reg_901                    |  32|   0|   32|          0|
    |sum_0_i_reg_856                      |  32|   0|   32|          0|
    |zext_ln13_3_reg_1476                 |   5|   0|   12|          7|
    |zext_ln13_reg_1414                   |   6|   0|   15|          9|
    |zext_ln14_4_reg_1470                 |   5|   0|   64|         59|
    |zext_ln14_reg_1408                   |   6|   0|   64|         58|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 329|   0|  462|        133|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 28 
16 --> 17 23 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 16 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 15 
28 --> 41 29 
29 --> 30 36 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 29 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 28 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%conv_1_input_0 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%conv_1_input_1 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%conv_1_input_2 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%conv_1_input_3 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%conv_1_input_4 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%conv_1_input_5 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%conv_1_input_6 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%conv_1_input_7 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%conv_1_input_8 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 53 'alloca' 'conv_1_input_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%conv_1_input_9 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 54 'alloca' 'conv_1_input_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%conv_1_input_10 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 55 'alloca' 'conv_1_input_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%conv_1_input_11 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 56 'alloca' 'conv_1_input_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%conv_1_input_12 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 57 'alloca' 'conv_1_input_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%conv_1_input_13 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 58 'alloca' 'conv_1_input_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%conv_1_input_14 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 59 'alloca' 'conv_1_input_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%conv_1_input_15 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 60 'alloca' 'conv_1_input_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%conv_1_input_16 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 61 'alloca' 'conv_1_input_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%conv_1_input_17 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 62 'alloca' 'conv_1_input_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%conv_1_input_18 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 63 'alloca' 'conv_1_input_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%conv_1_input_19 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 64 'alloca' 'conv_1_input_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%conv_1_input_20 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 65 'alloca' 'conv_1_input_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%conv_1_input_21 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 66 'alloca' 'conv_1_input_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%conv_1_input_22 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 67 'alloca' 'conv_1_input_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%conv_1_input_23 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 68 'alloca' 'conv_1_input_23' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%conv_1_input_24 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 69 'alloca' 'conv_1_input_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%conv_1_input_25 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 70 'alloca' 'conv_1_input_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%conv_1_input_26 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 71 'alloca' 'conv_1_input_26' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%conv_1_input_27 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 72 'alloca' 'conv_1_input_27' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 77 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 78 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 79 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 81 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 83 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 84 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x float]* %conv_1_input_0, [28 x float]* %conv_1_input_1, [28 x float]* %conv_1_input_2, [28 x float]* %conv_1_input_3, [28 x float]* %conv_1_input_4, [28 x float]* %conv_1_input_5, [28 x float]* %conv_1_input_6, [28 x float]* %conv_1_input_7, [28 x float]* %conv_1_input_8, [28 x float]* %conv_1_input_9, [28 x float]* %conv_1_input_10, [28 x float]* %conv_1_input_11, [28 x float]* %conv_1_input_12, [28 x float]* %conv_1_input_13, [28 x float]* %conv_1_input_14, [28 x float]* %conv_1_input_15, [28 x float]* %conv_1_input_16, [28 x float]* %conv_1_input_17, [28 x float]* %conv_1_input_18, [28 x float]* %conv_1_input_19, [28 x float]* %conv_1_input_20, [28 x float]* %conv_1_input_21, [28 x float]* %conv_1_input_22, [28 x float]* %conv_1_input_23, [28 x float]* %conv_1_input_24, [28 x float]* %conv_1_input_25, [28 x float]* %conv_1_input_26, [28 x float]* %conv_1_input_27, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 85 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %4 ]" [cnn/cnn.cpp:28]   --->   Operation 86 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %4 ]"   --->   Operation 87 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 89 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 90 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 92 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 93 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 94 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 96 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %j_0 to i64" [cnn/cnn.cpp:27]   --->   Operation 97 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [28 x float]* %conv_1_input_0, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 98 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_input_1_addr = getelementptr [28 x float]* %conv_1_input_1, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 99 'getelementptr' 'conv_1_input_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_input_2_addr = getelementptr [28 x float]* %conv_1_input_2, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 100 'getelementptr' 'conv_1_input_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_input_3_addr = getelementptr [28 x float]* %conv_1_input_3, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 101 'getelementptr' 'conv_1_input_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_input_4_addr = getelementptr [28 x float]* %conv_1_input_4, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 102 'getelementptr' 'conv_1_input_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_input_5_addr = getelementptr [28 x float]* %conv_1_input_5, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 103 'getelementptr' 'conv_1_input_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_input_6_addr = getelementptr [28 x float]* %conv_1_input_6, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 104 'getelementptr' 'conv_1_input_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_input_7_addr = getelementptr [28 x float]* %conv_1_input_7, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 105 'getelementptr' 'conv_1_input_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_input_8_addr = getelementptr [28 x float]* %conv_1_input_8, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 106 'getelementptr' 'conv_1_input_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_input_9_addr = getelementptr [28 x float]* %conv_1_input_9, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 107 'getelementptr' 'conv_1_input_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_input_10_add = getelementptr [28 x float]* %conv_1_input_10, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'conv_1_input_10_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_input_11_add = getelementptr [28 x float]* %conv_1_input_11, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 109 'getelementptr' 'conv_1_input_11_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_input_12_add = getelementptr [28 x float]* %conv_1_input_12, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 110 'getelementptr' 'conv_1_input_12_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_input_13_add = getelementptr [28 x float]* %conv_1_input_13, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 111 'getelementptr' 'conv_1_input_13_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_input_14_add = getelementptr [28 x float]* %conv_1_input_14, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 112 'getelementptr' 'conv_1_input_14_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_input_15_add = getelementptr [28 x float]* %conv_1_input_15, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 113 'getelementptr' 'conv_1_input_15_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_input_16_add = getelementptr [28 x float]* %conv_1_input_16, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 114 'getelementptr' 'conv_1_input_16_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_input_17_add = getelementptr [28 x float]* %conv_1_input_17, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 115 'getelementptr' 'conv_1_input_17_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_input_18_add = getelementptr [28 x float]* %conv_1_input_18, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 116 'getelementptr' 'conv_1_input_18_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_input_19_add = getelementptr [28 x float]* %conv_1_input_19, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 117 'getelementptr' 'conv_1_input_19_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_input_20_add = getelementptr [28 x float]* %conv_1_input_20, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 118 'getelementptr' 'conv_1_input_20_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_input_21_add = getelementptr [28 x float]* %conv_1_input_21, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 119 'getelementptr' 'conv_1_input_21_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_input_22_add = getelementptr [28 x float]* %conv_1_input_22, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 120 'getelementptr' 'conv_1_input_22_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_input_23_add = getelementptr [28 x float]* %conv_1_input_23, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 121 'getelementptr' 'conv_1_input_23_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%conv_1_input_24_add = getelementptr [28 x float]* %conv_1_input_24, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 122 'getelementptr' 'conv_1_input_24_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_input_25_add = getelementptr [28 x float]* %conv_1_input_25, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 123 'getelementptr' 'conv_1_input_25_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%conv_1_input_26_add = getelementptr [28 x float]* %conv_1_input_26, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 124 'getelementptr' 'conv_1_input_26_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_1_input_27_add = getelementptr [28 x float]* %conv_1_input_27, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 125 'getelementptr' 'conv_1_input_27_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.42ns)   --->   "switch i5 %i_0, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [cnn/cnn.cpp:27]   --->   Operation 126 'switch' <Predicate = true> <Delay = 1.42>
ST_4 : Operation 127 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_26_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 127 'store' <Predicate = (i_0 == 26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 128 'br' <Predicate = (i_0 == 26)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_25_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = (i_0 == 25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 130 'br' <Predicate = (i_0 == 25)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_24_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 131 'store' <Predicate = (i_0 == 24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 132 'br' <Predicate = (i_0 == 24)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_23_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 133 'store' <Predicate = (i_0 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 134 'br' <Predicate = (i_0 == 23)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_22_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 135 'store' <Predicate = (i_0 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 136 'br' <Predicate = (i_0 == 22)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_21_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 137 'store' <Predicate = (i_0 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 138 'br' <Predicate = (i_0 == 21)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_20_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 139 'store' <Predicate = (i_0 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 140 'br' <Predicate = (i_0 == 20)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_19_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 141 'store' <Predicate = (i_0 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 142 'br' <Predicate = (i_0 == 19)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_18_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 143 'store' <Predicate = (i_0 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 144 'br' <Predicate = (i_0 == 18)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_17_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 145 'store' <Predicate = (i_0 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 146 'br' <Predicate = (i_0 == 17)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_16_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 147 'store' <Predicate = (i_0 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 148 'br' <Predicate = (i_0 == 16)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_15_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 149 'store' <Predicate = (i_0 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 150 'br' <Predicate = (i_0 == 15)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_14_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 151 'store' <Predicate = (i_0 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 152 'br' <Predicate = (i_0 == 14)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_13_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 153 'store' <Predicate = (i_0 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 154 'br' <Predicate = (i_0 == 13)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_12_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 155 'store' <Predicate = (i_0 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 156 'br' <Predicate = (i_0 == 12)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_11_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 157 'store' <Predicate = (i_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 158 'br' <Predicate = (i_0 == 11)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_10_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 159 'store' <Predicate = (i_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 160 'br' <Predicate = (i_0 == 10)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_9_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 161 'store' <Predicate = (i_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 162 'br' <Predicate = (i_0 == 9)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_8_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 163 'store' <Predicate = (i_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 164 'br' <Predicate = (i_0 == 8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_7_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 165 'store' <Predicate = (i_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 166 'br' <Predicate = (i_0 == 7)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_6_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 167 'store' <Predicate = (i_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 168 'br' <Predicate = (i_0 == 6)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_5_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 169 'store' <Predicate = (i_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 170 'br' <Predicate = (i_0 == 5)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_4_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 171 'store' <Predicate = (i_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 172 'br' <Predicate = (i_0 == 4)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 173 'store' <Predicate = (i_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 174 'br' <Predicate = (i_0 == 3)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 175 'store' <Predicate = (i_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 176 'br' <Predicate = (i_0 == 2)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 177 'store' <Predicate = (i_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 178 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 179 'store' <Predicate = (i_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 180 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_27_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 181 'store' <Predicate = (i_0 == 31) | (i_0 == 30) | (i_0 == 29) | (i_0 == 28) | (i_0 == 27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 182 'br' <Predicate = (i_0 == 31) | (i_0 == 30) | (i_0 == 29) | (i_0 == 28) | (i_0 == 27)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 183 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 183 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x float]* %conv_1_input_0, [28 x float]* %conv_1_input_1, [28 x float]* %conv_1_input_2, [28 x float]* %conv_1_input_3, [28 x float]* %conv_1_input_4, [28 x float]* %conv_1_input_5, [28 x float]* %conv_1_input_6, [28 x float]* %conv_1_input_7, [28 x float]* %conv_1_input_8, [28 x float]* %conv_1_input_9, [28 x float]* %conv_1_input_10, [28 x float]* %conv_1_input_11, [28 x float]* %conv_1_input_12, [28 x float]* %conv_1_input_13, [28 x float]* %conv_1_input_14, [28 x float]* %conv_1_input_15, [28 x float]* %conv_1_input_16, [28 x float]* %conv_1_input_17, [28 x float]* %conv_1_input_18, [28 x float]* %conv_1_input_19, [28 x float]* %conv_1_input_20, [28 x float]* %conv_1_input_21, [28 x float]* %conv_1_input_22, [28 x float]* %conv_1_input_23, [28 x float]* %conv_1_input_24, [28 x float]* %conv_1_input_25, [28 x float]* %conv_1_input_26, [28 x float]* %conv_1_input_27, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 186 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 1.76>
ST_14 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 194 [1/1] (1.76ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 194 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 11> <Delay = 1.82>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 195 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 196 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 198 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 201 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 202 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 203 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.76ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 204 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_15 : Operation 205 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 205 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 16 <SV = 12> <Delay = 5.19>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %7 ]"   --->   Operation 206 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %7 ]"   --->   Operation 207 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %7 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 208 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 209 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 211 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %7" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 213 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 214 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 215 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 216 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 217 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 218 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 219 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 219 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_16 : Operation 220 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 220 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 221 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 222 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 222 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 17 <SV = 13> <Delay = 15.6>
ST_17 : Operation 223 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 223 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_17 : Operation 224 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 224 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_17 : Operation 225 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 225 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 12.3>
ST_18 : Operation 226 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 226 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 10.5>
ST_19 : Operation 227 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 227 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 10.5>
ST_20 : Operation 228 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 228 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 10.5>
ST_21 : Operation 229 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 229 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 10.5>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 230 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 231 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 13.7>
ST_23 : Operation 233 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 233 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_23 : Operation 234 [4/4] (10.5ns)   --->   "%tmp_i_42 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 234 'fadd' 'tmp_i_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 10.5>
ST_24 : Operation 235 [3/4] (10.5ns)   --->   "%tmp_i_42 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 235 'fadd' 'tmp_i_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 10.5>
ST_25 : Operation 236 [2/4] (10.5ns)   --->   "%tmp_i_42 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 236 'fadd' 'tmp_i_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 15.9>
ST_26 : Operation 237 [1/4] (10.5ns)   --->   "%tmp_i_42 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 237 'fadd' 'tmp_i_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_42, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 238 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 9.66>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 239 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_42 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 240 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 241 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 242 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 243 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 244 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 244 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 245 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_42, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 246 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 247 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_42" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 248 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_27 : Operation 250 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 250 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 251 [1/1] (0.00ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 12> <Delay = 1.78>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%i_0_i30 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 252 'phi' 'i_0_i30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i30, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 253 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 254 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i30, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 255 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 257 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 258 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i30 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 259 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i30 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 260 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 261 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_28 : Operation 262 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 262 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 13> <Delay = 7.04>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%sum_0_i33 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %9 ]"   --->   Operation 263 'phi' 'sum_0_i33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%j_0_i34 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %9 ]"   --->   Operation 264 'phi' 'j_0_i34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i34, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 265 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 266 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i34, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 267 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %9" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i34 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 269 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i34, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 270 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_9 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 271 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i34, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 272 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_10 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 273 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 274 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 275 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 275 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 276 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 277 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 278 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 279 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 279 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_29 : Operation 280 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 280 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 281 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 282 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 282 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 30 <SV = 14> <Delay = 15.6>
ST_30 : Operation 283 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 283 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_30 : Operation 284 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 284 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_30 : Operation 285 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 285 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 12.3>
ST_31 : Operation 286 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 286 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 10.5>
ST_32 : Operation 287 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 287 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 10.5>
ST_33 : Operation 288 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 288 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 10.5>
ST_34 : Operation 289 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 289 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 10.5>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 290 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 291 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 291 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 14> <Delay = 13.7>
ST_36 : Operation 293 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 293 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_36 : Operation 294 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 294 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 10.5>
ST_37 : Operation 295 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 295 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 10.5>
ST_38 : Operation 296 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 296 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 15.9>
ST_39 : Operation 297 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 297 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 298 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 8.73>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 299 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 300 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 301 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 302 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 303 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_7, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 303 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 304 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 304 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 305 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 306 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 306 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_8" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 307 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 308 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 309 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 309 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 310 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 13> <Delay = 0.00>
ST_41 : Operation 312 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 312 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 313 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 313 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000000000000]
conv_1_input_0       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_1       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_2       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_3       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_4       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_5       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_6       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_7       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_8       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_9       (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_10      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_11      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_12      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_13      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_14      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_15      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_16      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_17      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_18      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_19      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_20      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_21      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_22      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_23      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_24      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_25      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_26      (alloca           ) [ 001111100000000000000000000000000000000000]
conv_1_input_27      (alloca           ) [ 001111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000000000000000]
br_ln23              (br               ) [ 011111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 001111000000000000000000000000000000000000]
i_0                  (phi              ) [ 001010000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 001111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000]
i                    (add              ) [ 011111000000000000000000000000000000000000]
br_ln23              (br               ) [ 000000000000000000000000000000000000000000]
ix_in                (add              ) [ 011111000000000000000000000000000000000000]
br_ln25              (br               ) [ 001111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 000111000000000000000000000000000000000000]
j_0                  (phi              ) [ 000110000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 001111000000000000000000000000000000000000]
empty_39             (speclooptripcount) [ 000000000000000000000000000000000000000000]
j_1                  (add              ) [ 001111000000000000000000000000000000000000]
br_ln25              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 000000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 000010000000000000000000000000000000000000]
br_ln0               (br               ) [ 011111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 000000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 000000000000000000000000000000000000000000]
conv_1_input_0_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_1_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_2_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_3_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_4_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_5_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_6_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_7_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_8_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_9_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_10_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_11_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_12_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_13_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_14_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_15_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_16_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_17_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_18_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_19_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_20_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_21_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_22_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_23_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_24_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_25_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_26_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
conv_1_input_27_add  (getelementptr    ) [ 000000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000000000000000000000000000000000000]
add_ln28             (add              ) [ 001111000000000000000000000000000000000000]
br_ln25              (br               ) [ 001111000000000000000000000000000000000000]
call_ln33            (call             ) [ 000000000000000000000000000000000000000000]
call_ln38            (call             ) [ 000000000000000000000000000000000000000000]
call_ln43            (call             ) [ 000000000000000000000000000000000000000000]
call_ln48            (call             ) [ 000000000000000000000000000000000000000000]
call_ln53            (call             ) [ 000000000000000000000000000000000000000000]
br_ln9               (br               ) [ 000000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 000000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 000000000000000111111111111100000000000000]
empty_40             (speclooptripcount) [ 000000000000000000000000000000000000000000]
i_1                  (add              ) [ 000000000000001111111111111100000000000000]
br_ln9               (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_12_i             (specregionbegin  ) [ 000000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 000000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 000000000000000011111110000000000000000000]
br_ln13              (br               ) [ 000000000000000111111111111100000000000000]
br_ln9               (br               ) [ 000000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 000000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 000000000000000010000000000000000000000000]
phi_mul              (phi              ) [ 000000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 000000000000000111111111111100000000000000]
empty_41             (speclooptripcount) [ 000000000000000000000000000000000000000000]
j                    (add              ) [ 000000000000000111111111111100000000000000]
br_ln13              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 000000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 000000000000000111111111111100000000000000]
add_ln14             (add              ) [ 000000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 000000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 000000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 000000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 000000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 000000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 000000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 000000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 000000000000000000000000000000000000000000]
sum                  (fadd             ) [ 000000000000000111111111111100000000000000]
br_ln13              (br               ) [ 000000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 000000000000000000000000111000000000000000]
tmp_i_42             (fadd             ) [ 000000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln19              (or               ) [ 000000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 000000000000000000000000000000000000000000]
and_ln19             (and              ) [ 000000000000000000000000000000000000000000]
select_ln19          (select           ) [ 000000000000000000000000000000000000000000]
store_ln17           (store            ) [ 000000000000000000000000000000000000000000]
empty_43             (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln9               (br               ) [ 000000000000001111111111111100000000000000]
i_0_i30              (phi              ) [ 000000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 000000000000000000000000000011111111111110]
empty_44             (speclooptripcount) [ 000000000000000000000000000000000000000000]
i_2                  (add              ) [ 000000000000000100000000000011111111111110]
br_ln9               (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 000000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 000000000000000000000000000001111111111110]
zext_ln13_3          (zext             ) [ 000000000000000000000000000001111111000000]
br_ln13              (br               ) [ 000000000000000000000000000011111111111110]
sum_0_i33            (phi              ) [ 000000000000000000000000000001111111111100]
j_0_i34              (phi              ) [ 000000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 000000000000000000000000000011111111111110]
empty_45             (speclooptripcount) [ 000000000000000000000000000000000000000000]
j_2                  (add              ) [ 000000000000000000000000000011111111111110]
br_ln13              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 000000000000000000000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 000000000000000000000000000000000000000000]
tmp_10               (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 000000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 000000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 000000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 000000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 000000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 000000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 000000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 000000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 000000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 000000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 000000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 000000000000000000000000000011111111111110]
br_ln13              (br               ) [ 000000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 000000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 000000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_7                (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 000000000000000000000000000000000000000000]
tmp_8                (fcmp             ) [ 000000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 000000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 000000000000000000000000000000000000000000]
store_ln17           (store            ) [ 000000000000000000000000000000000000000000]
empty_46             (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln9               (br               ) [ 000000000000000100000000000011111111111110]
call_ln66            (call             ) [ 000000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="flat_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_1_weights">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_1_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_1_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_2_weights">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_2_bias">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_2_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_out_weights">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_out_bias">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="conv_1_input_0_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_1_input_1_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_1_input_2_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_1_input_3_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_1_input_4_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv_1_input_5_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_1_input_6_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_1_input_7_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_1_input_8_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_1_input_9_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_9/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_1_input_10_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv_1_input_11_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_11/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_1_input_12_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_12/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_1_input_13_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_13/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_1_input_14_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_14/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_1_input_15_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_15/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_1_input_16_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_16/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_1_input_17_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_17/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_1_input_18_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_18/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv_1_input_19_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_19/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_1_input_20_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_20/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_1_input_21_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_21/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_1_input_22_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_22/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv_1_input_23_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_23/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_1_input_24_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_24/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv_1_input_25_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_25/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv_1_input_26_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_26/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv_1_input_27_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_27/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="cnn_input_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv_1_input_0_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_addr/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="conv_1_input_1_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_addr/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="conv_1_input_2_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_addr/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="conv_1_input_3_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_3_addr/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="conv_1_input_4_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_4_addr/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="conv_1_input_5_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_5_addr/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="conv_1_input_6_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_6_addr/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="conv_1_input_7_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_7_addr/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="conv_1_input_8_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_8_addr/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="conv_1_input_9_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_9_addr/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="conv_1_input_10_add_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_10_add/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="conv_1_input_11_add_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_11_add/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="conv_1_input_12_add_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_12_add/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="conv_1_input_13_add_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_13_add/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="conv_1_input_14_add_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_14_add/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="conv_1_input_15_add_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_15_add/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="conv_1_input_16_add_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_16_add/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="conv_1_input_17_add_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_17_add/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="conv_1_input_18_add_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_18_add/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="conv_1_input_19_add_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_19_add/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="conv_1_input_20_add_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_20_add/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="conv_1_input_21_add_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_21_add/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="conv_1_input_22_add_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_22_add/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="conv_1_input_23_add_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_23_add/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="conv_1_input_24_add_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_24_add/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="conv_1_input_25_add_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_25_add/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="conv_1_input_26_add_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_26_add/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="conv_1_input_27_add_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_27_add/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln27_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln27_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln27_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln27_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln27_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln27_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln27_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln27_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln27_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln27_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln27_access_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln27_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln27_access_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln27_access_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln27_access_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln27_access_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln27_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln27_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln27_access_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln27_access_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln27_access_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln27_access_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln27_access_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln27_access_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln27_access_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln27_access_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="682" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln27_access_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln27_access_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="dense_1_weights_addr_gep_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="0" index="2" bw="15" slack="0"/>
<pin id="703" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="flat_array_addr_gep_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="9" slack="0"/>
<pin id="710" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/16 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_access_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/16 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_access_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/16 "/>
</bind>
</comp>

<comp id="725" class="1004" name="dense_1_bias_addr_gep_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="1"/>
<pin id="729" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/16 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_access_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/16 "/>
</bind>
</comp>

<comp id="738" class="1004" name="dense_1_out_addr_gep_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="6"/>
<pin id="742" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/27 "/>
</bind>
</comp>

<comp id="745" class="1004" name="grp_access_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/27 dense_1_out_load/29 "/>
</bind>
</comp>

<comp id="751" class="1004" name="dense_2_weights_addr_gep_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="0" index="2" bw="12" slack="0"/>
<pin id="755" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/29 "/>
</bind>
</comp>

<comp id="758" class="1004" name="dense_1_out_addr_1_gep_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="0" index="2" bw="6" slack="0"/>
<pin id="762" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/29 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_access_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="770" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/29 "/>
</bind>
</comp>

<comp id="772" class="1004" name="dense_2_bias_addr_gep_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="5" slack="1"/>
<pin id="776" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/29 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_access_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/29 "/>
</bind>
</comp>

<comp id="785" class="1004" name="dense_2_out_addr_gep_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="5" slack="6"/>
<pin id="789" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/40 "/>
</bind>
</comp>

<comp id="792" class="1004" name="store_ln17_access_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="796" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/40 "/>
</bind>
</comp>

<comp id="798" class="1005" name="ix_in_0_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="1"/>
<pin id="800" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="802" class="1004" name="ix_in_0_phi_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="2" bw="10" slack="0"/>
<pin id="806" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="807" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="i_0_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="1"/>
<pin id="812" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="814" class="1004" name="i_0_phi_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="817" dir="0" index="2" bw="5" slack="0"/>
<pin id="818" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="819" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="ix_in_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="2"/>
<pin id="824" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="825" class="1004" name="ix_in_1_phi_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="828" dir="0" index="2" bw="10" slack="1"/>
<pin id="829" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="830" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="j_0_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="1"/>
<pin id="835" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="837" class="1004" name="j_0_phi_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="840" dir="0" index="2" bw="5" slack="0"/>
<pin id="841" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="842" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="i_0_i_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="1"/>
<pin id="847" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="849" class="1004" name="i_0_i_phi_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="852" dir="0" index="2" bw="6" slack="0"/>
<pin id="853" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="854" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/15 "/>
</bind>
</comp>

<comp id="856" class="1005" name="sum_0_i_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="860" class="1004" name="sum_0_i_phi_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="863" dir="0" index="2" bw="32" slack="1"/>
<pin id="864" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="865" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/16 "/>
</bind>
</comp>

<comp id="868" class="1005" name="j_0_i_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="1"/>
<pin id="870" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="872" class="1004" name="j_0_i_phi_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="875" dir="0" index="2" bw="9" slack="0"/>
<pin id="876" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="877" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/16 "/>
</bind>
</comp>

<comp id="879" class="1005" name="phi_mul_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="1"/>
<pin id="881" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="883" class="1004" name="phi_mul_phi_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="886" dir="0" index="2" bw="15" slack="0"/>
<pin id="887" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="888" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/16 "/>
</bind>
</comp>

<comp id="890" class="1005" name="i_0_i30_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="1"/>
<pin id="892" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="894" class="1004" name="i_0_i30_phi_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="897" dir="0" index="2" bw="1" slack="1"/>
<pin id="898" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="899" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i30/28 "/>
</bind>
</comp>

<comp id="901" class="1005" name="sum_0_i33_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i33 (phireg) "/>
</bind>
</comp>

<comp id="905" class="1004" name="sum_0_i33_phi_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="908" dir="0" index="2" bw="32" slack="1"/>
<pin id="909" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="910" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i33/29 "/>
</bind>
</comp>

<comp id="913" class="1005" name="j_0_i34_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="1"/>
<pin id="915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i34 (phireg) "/>
</bind>
</comp>

<comp id="917" class="1004" name="j_0_i34_phi_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="922" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i34/29 "/>
</bind>
</comp>

<comp id="924" class="1004" name="grp_conv_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="0" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="927" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="928" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="929" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="930" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="931" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="932" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="933" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="934" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="935" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="936" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="937" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="938" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="939" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="940" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="941" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="942" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="943" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="944" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="945" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="946" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="947" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="29" bw="32" slack="0"/>
<pin id="955" dir="0" index="30" bw="32" slack="0"/>
<pin id="956" dir="0" index="31" bw="32" slack="0"/>
<pin id="957" dir="0" index="32" bw="32" slack="0"/>
<pin id="958" dir="0" index="33" bw="32" slack="0"/>
<pin id="959" dir="0" index="34" bw="32" slack="0"/>
<pin id="960" dir="0" index="35" bw="32" slack="0"/>
<pin id="961" dir="0" index="36" bw="32" slack="0"/>
<pin id="962" dir="0" index="37" bw="32" slack="0"/>
<pin id="963" dir="0" index="38" bw="32" slack="0"/>
<pin id="964" dir="0" index="39" bw="32" slack="0"/>
<pin id="965" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="grp_dense_out_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="0" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="0" index="2" bw="32" slack="0"/>
<pin id="982" dir="0" index="3" bw="32" slack="0"/>
<pin id="983" dir="0" index="4" bw="32" slack="0"/>
<pin id="984" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/28 "/>
</bind>
</comp>

<comp id="990" class="1004" name="grp_conv_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="0" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="0" index="2" bw="32" slack="0"/>
<pin id="994" dir="0" index="3" bw="32" slack="0"/>
<pin id="995" dir="0" index="4" bw="32" slack="0"/>
<pin id="996" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/9 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="grp_max_pool_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="0" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="0" index="2" bw="32" slack="0"/>
<pin id="1006" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="grp_max_pool_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="0" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="0" index="2" bw="32" slack="0"/>
<pin id="1014" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/11 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="grp_flat_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="0" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="0"/>
<pin id="1021" dir="0" index="2" bw="32" slack="0"/>
<pin id="1022" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="grp_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/19 tmp_i_42/23 sum_1/32 tmp_i1/36 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="grp_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/17 tmp_7_i/30 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="grp_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/26 tmp_8/39 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="1053" class="1005" name="reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_42 tmp_i1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="icmp_ln23_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="0"/>
<pin id="1066" dir="0" index="1" bw="5" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="i_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="ix_in_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="0" index="1" bw="6" slack="0"/>
<pin id="1079" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="icmp_ln25_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="5" slack="0"/>
<pin id="1084" dir="0" index="1" bw="5" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="j_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln27_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="10" slack="0"/>
<pin id="1096" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln27_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="1"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="add_ln28_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="10" slack="2"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="icmp_ln9_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="6" slack="0"/>
<pin id="1139" dir="0" index="1" bw="6" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/15 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="i_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="6" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="zext_ln14_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="6" slack="0"/>
<pin id="1151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/15 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="zext_ln13_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="6" slack="0"/>
<pin id="1155" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/15 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="icmp_ln13_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="9" slack="0"/>
<pin id="1159" dir="0" index="1" bw="9" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/16 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="j_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="zext_ln14_5_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="9" slack="0"/>
<pin id="1171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/16 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="add_ln14_4_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="15" slack="0"/>
<pin id="1176" dir="0" index="1" bw="7" slack="0"/>
<pin id="1177" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/16 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln14_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="6" slack="1"/>
<pin id="1182" dir="0" index="1" bw="15" slack="0"/>
<pin id="1183" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/16 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln14_7_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="15" slack="0"/>
<pin id="1187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/16 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="bitcast_ln19_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/27 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="0"/>
<pin id="1197" dir="0" index="2" bw="6" slack="0"/>
<pin id="1198" dir="0" index="3" bw="6" slack="0"/>
<pin id="1199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln19_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="0"/>
<pin id="1206" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/27 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="icmp_ln19_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="0"/>
<pin id="1210" dir="0" index="1" bw="8" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/27 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="icmp_ln19_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="23" slack="0"/>
<pin id="1216" dir="0" index="1" bw="23" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/27 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="or_ln19_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/27 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="and_ln19_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/27 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="select_ln19_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="0"/>
<pin id="1235" dir="0" index="2" bw="32" slack="1"/>
<pin id="1236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/27 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="icmp_ln9_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="5" slack="0"/>
<pin id="1243" dir="0" index="1" bw="5" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/28 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="i_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="5" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/28 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="zext_ln14_4_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="0"/>
<pin id="1255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/28 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="zext_ln13_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="5" slack="0"/>
<pin id="1259" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/28 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="icmp_ln13_1_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="6" slack="0"/>
<pin id="1263" dir="0" index="1" bw="6" slack="0"/>
<pin id="1264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/29 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="j_2_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/29 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="zext_ln14_6_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="6" slack="0"/>
<pin id="1275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/29 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_9_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="11" slack="0"/>
<pin id="1280" dir="0" index="1" bw="6" slack="0"/>
<pin id="1281" dir="0" index="2" bw="1" slack="0"/>
<pin id="1282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/29 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln14_8_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="11" slack="0"/>
<pin id="1288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/29 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_10_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="7" slack="0"/>
<pin id="1292" dir="0" index="1" bw="6" slack="0"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/29 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="zext_ln14_9_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="7" slack="0"/>
<pin id="1300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/29 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="sub_ln14_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="11" slack="0"/>
<pin id="1304" dir="0" index="1" bw="7" slack="0"/>
<pin id="1305" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/29 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="add_ln14_3_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="12" slack="0"/>
<pin id="1310" dir="0" index="1" bw="5" slack="1"/>
<pin id="1311" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/29 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="sext_ln14_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="12" slack="0"/>
<pin id="1315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/29 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="bitcast_ln19_1_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/40 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_7_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="0"/>
<pin id="1325" dir="0" index="2" bw="6" slack="0"/>
<pin id="1326" dir="0" index="3" bw="6" slack="0"/>
<pin id="1327" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/40 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="trunc_ln19_1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/40 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="icmp_ln19_2_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="0"/>
<pin id="1338" dir="0" index="1" bw="8" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/40 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="icmp_ln19_3_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="23" slack="0"/>
<pin id="1344" dir="0" index="1" bw="23" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/40 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="or_ln19_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/40 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="and_ln19_1_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/40 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="select_ln19_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="0"/>
<pin id="1362" dir="0" index="1" bw="32" slack="0"/>
<pin id="1363" dir="0" index="2" bw="32" slack="1"/>
<pin id="1364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/40 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="i_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="0"/>
<pin id="1374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1377" class="1005" name="ix_in_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="10" slack="0"/>
<pin id="1379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1385" class="1005" name="j_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="5" slack="0"/>
<pin id="1387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="cnn_input_addr_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="10" slack="1"/>
<pin id="1392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1395" class="1005" name="add_ln28_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="10" slack="1"/>
<pin id="1397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="i_1_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="6" slack="0"/>
<pin id="1405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="zext_ln14_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="64" slack="1"/>
<pin id="1410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="zext_ln13_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="15" slack="1"/>
<pin id="1416" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="j_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="9" slack="0"/>
<pin id="1424" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln14_4_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="15" slack="0"/>
<pin id="1429" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="dense_1_weights_addr_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="15" slack="1"/>
<pin id="1434" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1437" class="1005" name="flat_array_addr_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="9" slack="1"/>
<pin id="1439" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1442" class="1005" name="dense_1_bias_addr_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="6" slack="1"/>
<pin id="1444" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1447" class="1005" name="flat_array_load_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1452" class="1005" name="dense_1_weights_load_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1457" class="1005" name="dense_1_bias_load_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1465" class="1005" name="i_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="5" slack="0"/>
<pin id="1467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="zext_ln14_4_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="64" slack="1"/>
<pin id="1472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="zext_ln13_3_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="12" slack="1"/>
<pin id="1478" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="j_2_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="6" slack="0"/>
<pin id="1486" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="dense_2_weights_addr_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="11" slack="1"/>
<pin id="1491" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1494" class="1005" name="dense_1_out_addr_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="6" slack="1"/>
<pin id="1496" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="dense_2_bias_addr_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="5" slack="1"/>
<pin id="1501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1504" class="1005" name="dense_1_out_load_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1509" class="1005" name="dense_2_weights_load_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1514" class="1005" name="dense_2_bias_load_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="90" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="90" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="90" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="90" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="90" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="90" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="90" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="90" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="329" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="491" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="515"><net_src comp="329" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="485" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="329" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="479" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="529"><net_src comp="329" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="473" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="536"><net_src comp="329" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="467" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="329" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="461" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="550"><net_src comp="329" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="455" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="557"><net_src comp="329" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="449" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="564"><net_src comp="329" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="443" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="571"><net_src comp="329" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="437" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="329" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="431" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="585"><net_src comp="329" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="425" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="329" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="419" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="329" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="413" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="606"><net_src comp="329" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="407" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="329" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="401" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="329" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="395" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="627"><net_src comp="329" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="389" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="329" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="383" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="329" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="377" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="329" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="649"><net_src comp="371" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="329" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="365" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="662"><net_src comp="329" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="359" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="669"><net_src comp="329" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="670"><net_src comp="353" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="676"><net_src comp="329" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="347" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="683"><net_src comp="329" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="341" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="690"><net_src comp="329" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="335" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="697"><net_src comp="329" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="497" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="704"><net_src comp="38" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="36" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="724"><net_src comp="699" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="40" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="90" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="743"><net_src comp="42" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="750"><net_src comp="738" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="756"><net_src comp="44" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="90" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="42" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="90" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="758" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="771"><net_src comp="751" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="777"><net_src comp="46" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="90" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="790"><net_src comp="48" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="90" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="785" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="74" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="802" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="813"><net_src comp="76" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="814" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="831"><net_src comp="798" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="825" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="836"><net_src comp="76" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="837" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="848"><net_src comp="152" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="855"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="859"><net_src comp="166" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="860" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="871"><net_src comp="168" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="882"><net_src comp="170" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="889"><net_src comp="879" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="893"><net_src comp="76" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="900"><net_src comp="890" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="904"><net_src comp="166" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="901" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="905" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="916"><net_src comp="152" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="923"><net_src comp="913" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="966"><net_src comp="88" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="967"><net_src comp="24" pin="0"/><net_sink comp="924" pin=29"/></net>

<net id="968"><net_src comp="4" pin="0"/><net_sink comp="924" pin=30"/></net>

<net id="969"><net_src comp="6" pin="0"/><net_sink comp="924" pin=31"/></net>

<net id="970"><net_src comp="8" pin="0"/><net_sink comp="924" pin=32"/></net>

<net id="971"><net_src comp="10" pin="0"/><net_sink comp="924" pin=33"/></net>

<net id="972"><net_src comp="12" pin="0"/><net_sink comp="924" pin=34"/></net>

<net id="973"><net_src comp="14" pin="0"/><net_sink comp="924" pin=35"/></net>

<net id="974"><net_src comp="16" pin="0"/><net_sink comp="924" pin=36"/></net>

<net id="975"><net_src comp="18" pin="0"/><net_sink comp="924" pin=37"/></net>

<net id="976"><net_src comp="20" pin="0"/><net_sink comp="924" pin=38"/></net>

<net id="977"><net_src comp="22" pin="0"/><net_sink comp="924" pin=39"/></net>

<net id="985"><net_src comp="200" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="2" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="50" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="989"><net_src comp="52" pin="0"/><net_sink comp="978" pin=4"/></net>

<net id="997"><net_src comp="146" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="32" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="28" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1000"><net_src comp="26" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1001"><net_src comp="30" pin="0"/><net_sink comp="990" pin=4"/></net>

<net id="1007"><net_src comp="144" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="26" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="24" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1015"><net_src comp="148" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="34" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="32" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1023"><net_src comp="150" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="36" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="34" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1030"><net_src comp="856" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="732" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="901" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="779" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1038"><net_src comp="713" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="719" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1040"><net_src comp="745" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="766" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1046"><net_src comp="1026" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="166" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="1034" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1056"><net_src comp="1026" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="1062"><net_src comp="1026" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1068"><net_src comp="814" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="78" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="814" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="84" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="802" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="86" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="837" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="78" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="837" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="84" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="825" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1102"><net_src comp="833" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1106"><net_src comp="1099" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1107"><net_src comp="1099" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1108"><net_src comp="1099" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1110"><net_src comp="1099" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1111"><net_src comp="1099" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1112"><net_src comp="1099" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1113"><net_src comp="1099" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1114"><net_src comp="1099" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1115"><net_src comp="1099" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1116"><net_src comp="1099" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1117"><net_src comp="1099" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1118"><net_src comp="1099" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1119"><net_src comp="1099" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1120"><net_src comp="1099" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1121"><net_src comp="1099" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1122"><net_src comp="1099" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1123"><net_src comp="1099" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1124"><net_src comp="1099" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1125"><net_src comp="1099" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1126"><net_src comp="1099" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1127"><net_src comp="1099" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1128"><net_src comp="1099" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1129"><net_src comp="1099" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1130"><net_src comp="1099" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1135"><net_src comp="822" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="142" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="849" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="154" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="849" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="158" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="849" pin="4"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="849" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1161"><net_src comp="872" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="172" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="872" pin="4"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="176" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1172"><net_src comp="872" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1178"><net_src comp="883" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="178" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="883" pin="4"/><net_sink comp="1180" pin=1"/></net>

<net id="1188"><net_src comp="1180" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="1193"><net_src comp="1059" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1200"><net_src comp="182" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="184" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="186" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1207"><net_src comp="1190" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1194" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="188" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1204" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="190" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1208" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1042" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1237"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="166" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="1059" pin="1"/><net_sink comp="1232" pin=2"/></net>

<net id="1240"><net_src comp="1232" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="1245"><net_src comp="894" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="194" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="894" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="84" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="894" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="894" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1265"><net_src comp="917" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="154" pin="0"/><net_sink comp="1261" pin=1"/></net>

<net id="1271"><net_src comp="917" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="158" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="917" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="1283"><net_src comp="202" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="917" pin="4"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="76" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1289"><net_src comp="1278" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="204" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="917" pin="4"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="206" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1301"><net_src comp="1290" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1286" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1298" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1308" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1321"><net_src comp="1059" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1328"><net_src comp="182" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1330"><net_src comp="184" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1331"><net_src comp="186" pin="0"/><net_sink comp="1322" pin=3"/></net>

<net id="1335"><net_src comp="1318" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1322" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="188" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1332" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="190" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="1342" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1336" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="1042" pin="2"/><net_sink comp="1354" pin=1"/></net>

<net id="1365"><net_src comp="1354" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1366"><net_src comp="166" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1367"><net_src comp="1059" pin="1"/><net_sink comp="1360" pin=2"/></net>

<net id="1368"><net_src comp="1360" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="1375"><net_src comp="1070" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="1380"><net_src comp="1076" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1388"><net_src comp="1088" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="1393"><net_src comp="322" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1398"><net_src comp="1131" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1406"><net_src comp="1143" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="1411"><net_src comp="1149" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1417"><net_src comp="1153" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1425"><net_src comp="1163" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="1430"><net_src comp="1174" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1435"><net_src comp="699" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1440"><net_src comp="706" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1445"><net_src comp="725" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1450"><net_src comp="713" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1455"><net_src comp="719" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1460"><net_src comp="732" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1468"><net_src comp="1247" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1473"><net_src comp="1253" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1479"><net_src comp="1257" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1487"><net_src comp="1267" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="917" pin=2"/></net>

<net id="1492"><net_src comp="751" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1497"><net_src comp="758" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1502"><net_src comp="772" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1507"><net_src comp="745" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1512"><net_src comp="766" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1517"><net_src comp="779" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1026" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {28 41 }
	Port: conv_1_out | {2 6 }
	Port: max_pool_1_out | {7 8 }
	Port: conv_2_out | {9 10 }
	Port: max_pool_2_out | {11 12 }
	Port: flat_array | {13 14 }
	Port: dense_1_out | {27 }
	Port: dense_2_out | {40 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0_1 | {2 6 }
	Port: cnn : conv_1_weights_0_2 | {2 6 }
	Port: cnn : conv_1_weights_1_0 | {2 6 }
	Port: cnn : conv_1_weights_1_1 | {2 6 }
	Port: cnn : conv_1_weights_1_2 | {2 6 }
	Port: cnn : conv_1_weights_2_0 | {2 6 }
	Port: cnn : conv_1_weights_2_1 | {2 6 }
	Port: cnn : conv_1_weights_2_2 | {2 6 }
	Port: cnn : conv_1_bias | {2 6 }
	Port: cnn : conv_1_weights_0_0 | {2 6 }
	Port: cnn : conv_1_out | {7 8 }
	Port: cnn : max_pool_1_out | {9 10 }
	Port: cnn : conv_2_weights | {9 10 }
	Port: cnn : conv_2_bias | {9 10 }
	Port: cnn : conv_2_out | {11 12 }
	Port: cnn : max_pool_2_out | {13 14 }
	Port: cnn : flat_array | {16 17 }
	Port: cnn : dense_1_weights | {16 17 }
	Port: cnn : dense_1_bias | {16 23 }
	Port: cnn : dense_1_out | {29 30 }
	Port: cnn : dense_2_weights | {29 30 }
	Port: cnn : dense_2_bias | {29 36 }
	Port: cnn : dense_2_out | {28 41 }
	Port: cnn : dense_out_weights | {28 41 }
	Port: cnn : dense_out_bias | {28 41 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
	State 4
		conv_1_input_0_addr : 1
		conv_1_input_1_addr : 1
		conv_1_input_2_addr : 1
		conv_1_input_3_addr : 1
		conv_1_input_4_addr : 1
		conv_1_input_5_addr : 1
		conv_1_input_6_addr : 1
		conv_1_input_7_addr : 1
		conv_1_input_8_addr : 1
		conv_1_input_9_addr : 1
		conv_1_input_10_add : 1
		conv_1_input_11_add : 1
		conv_1_input_12_add : 1
		conv_1_input_13_add : 1
		conv_1_input_14_add : 1
		conv_1_input_15_add : 1
		conv_1_input_16_add : 1
		conv_1_input_17_add : 1
		conv_1_input_18_add : 1
		conv_1_input_19_add : 1
		conv_1_input_20_add : 1
		conv_1_input_21_add : 1
		conv_1_input_22_add : 1
		conv_1_input_23_add : 1
		conv_1_input_24_add : 1
		conv_1_input_25_add : 1
		conv_1_input_26_add : 1
		conv_1_input_27_add : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 16
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_4 : 1
		add_ln14 : 1
		zext_ln14_7 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 17
		tmp_i : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_i_42 : 1
	State 24
	State 25
	State 26
		tmp_s : 1
	State 27
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 28
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_3 : 1
	State 29
		icmp_ln13_1 : 1
		j_2 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_9 : 1
		zext_ln14_8 : 2
		tmp_10 : 1
		zext_ln14_9 : 2
		sub_ln14 : 3
		add_ln14_3 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 30
		tmp_7_i : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_i1 : 1
	State 37
	State 38
	State 39
		tmp_8 : 1
	State 40
		tmp_7 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_conv_1_fu_924   |    0    |    26   | 165.489 |   5249  |   6699  |    0    |
|          |  grp_dense_out_fu_978  |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|   call   |    grp_conv_2_fu_990   |    0    |    5    | 21.2737 |   917   |   1466  |    0    |
|          | grp_max_pool_1_fu_1002 |    0    |    0    |  8.845  |   296   |   631   |    0    |
|          | grp_max_pool_2_fu_1010 |    0    |    0    |  7.076  |   279   |   591   |    0    |
|          |    grp_flat_fu_1018    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_1026      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_1034      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_1042      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_1070       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_1076     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_1088      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln28_fu_1131    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_1143      |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |        j_fu_1163       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_1174   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_1180    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_2_fu_1247      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_1267      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1308   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_1064   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_1082   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_1137    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln13_fu_1157   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_1208   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_1214  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_1241   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_1_fu_1261  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_2_fu_1336  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_3_fu_1342  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|  select  |   select_ln19_fu_1232  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln19_1_fu_1360 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln14_fu_1302    |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_1220    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln19_1_fu_1348   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_1226    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1354   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_1094   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_1099  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_1149   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_1153   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_1169  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_7_fu_1185  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_4_fu_1253  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln13_3_fu_1257  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_6_fu_1273  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_8_fu_1286  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_9_fu_1298  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|partselect|       tmp_fu_1194      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_1322     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_1204   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1332  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|      tmp_9_fu_1278     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_10_fu_1290     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln14_fu_1313   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    50   | 224.049 |   9026  |  14139  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    conv_1_bias   |    0   |   32   |    3   |    -   |
|  conv_1_input_0  |    0   |   64   |   14   |    0   |
|  conv_1_input_1  |    0   |   64   |   14   |    0   |
|  conv_1_input_10 |    0   |   64   |   14   |    0   |
|  conv_1_input_11 |    0   |   64   |   14   |    0   |
|  conv_1_input_12 |    0   |   64   |   14   |    0   |
|  conv_1_input_13 |    0   |   64   |   14   |    0   |
|  conv_1_input_14 |    0   |   64   |   14   |    0   |
|  conv_1_input_15 |    0   |   64   |   14   |    0   |
|  conv_1_input_16 |    0   |   64   |   14   |    0   |
|  conv_1_input_17 |    0   |   64   |   14   |    0   |
|  conv_1_input_18 |    0   |   64   |   14   |    0   |
|  conv_1_input_19 |    0   |   64   |   14   |    0   |
|  conv_1_input_2  |    0   |   64   |   14   |    0   |
|  conv_1_input_20 |    0   |   64   |   14   |    0   |
|  conv_1_input_21 |    0   |   64   |   14   |    0   |
|  conv_1_input_22 |    0   |   64   |   14   |    0   |
|  conv_1_input_23 |    0   |   64   |   14   |    0   |
|  conv_1_input_24 |    0   |   64   |   14   |    0   |
|  conv_1_input_25 |    0   |   64   |   14   |    0   |
|  conv_1_input_26 |    0   |   64   |   14   |    0   |
|  conv_1_input_27 |    0   |   64   |   14   |    0   |
|  conv_1_input_3  |    0   |   64   |   14   |    0   |
|  conv_1_input_4  |    0   |   64   |   14   |    0   |
|  conv_1_input_5  |    0   |   64   |   14   |    0   |
|  conv_1_input_6  |    0   |   64   |   14   |    0   |
|  conv_1_input_7  |    0   |   64   |   14   |    0   |
|  conv_1_input_8  |    0   |   64   |   14   |    0   |
|  conv_1_input_9  |    0   |   64   |   14   |    0   |
|    conv_1_out    |    8   |    0   |    0   |    0   |
|conv_1_weights_0_0|    0   |   32   |    3   |    -   |
|conv_1_weights_0_1|    0   |   32   |    3   |    -   |
|conv_1_weights_0_2|    0   |   32   |    3   |    -   |
|conv_1_weights_1_0|    0   |   32   |    3   |    -   |
|conv_1_weights_1_1|    0   |   32   |    3   |    -   |
|conv_1_weights_1_2|    0   |   32   |    3   |    -   |
|conv_1_weights_2_0|    0   |   32   |    3   |    -   |
|conv_1_weights_2_1|    0   |   32   |    3   |    -   |
|conv_1_weights_2_2|    0   |   32   |    3   |    -   |
|    conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out    |    4   |    0   |    0   |    0   |
|  conv_2_weights  |    2   |    0   |    0   |    -   |
|   dense_1_bias   |    1   |    0   |    0   |    -   |
|    dense_1_out   |    1   |    0   |    0   |    0   |
|  dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias   |    0   |   32   |   15   |    -   |
|    dense_2_out   |    0   |   64   |   15   |    0   |
|  dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias  |    0   |   32   |    5   |    -   |
| dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array    |    1   |    0   |    0   |    0   |
|  max_pool_1_out  |    2   |    0   |    0   |    0   |
|  max_pool_2_out  |    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   89   |  2272  |   465  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_4_reg_1427     |   15   |
|      add_ln28_reg_1395      |   10   |
|   cnn_input_addr_reg_1390   |   10   |
|  dense_1_bias_addr_reg_1442 |    6   |
|  dense_1_bias_load_reg_1457 |   32   |
| dense_1_out_addr_1_reg_1494 |    6   |
|  dense_1_out_load_reg_1504  |   32   |
|dense_1_weights_addr_reg_1432|   15   |
|dense_1_weights_load_reg_1452|   32   |
|  dense_2_bias_addr_reg_1499 |    5   |
|  dense_2_bias_load_reg_1514 |   32   |
|dense_2_weights_addr_reg_1489|   11   |
|dense_2_weights_load_reg_1509|   32   |
|   flat_array_addr_reg_1437  |    9   |
|   flat_array_load_reg_1447  |   32   |
|       i_0_i30_reg_890       |    5   |
|        i_0_i_reg_845        |    6   |
|         i_0_reg_810         |    5   |
|         i_1_reg_1403        |    6   |
|         i_2_reg_1465        |    5   |
|          i_reg_1372         |    5   |
|       ix_in_0_reg_798       |   10   |
|       ix_in_1_reg_822       |   10   |
|        ix_in_reg_1377       |   10   |
|       j_0_i34_reg_913       |    6   |
|        j_0_i_reg_868        |    9   |
|         j_0_reg_833         |    5   |
|         j_1_reg_1385        |    5   |
|         j_2_reg_1484        |    6   |
|          j_reg_1422         |    9   |
|       phi_mul_reg_879       |   15   |
|           reg_1048          |   32   |
|           reg_1053          |   32   |
|           reg_1059          |   32   |
|      sum_0_i33_reg_901      |   32   |
|       sum_0_i_reg_856       |   32   |
|     zext_ln13_3_reg_1476    |   12   |
|      zext_ln13_reg_1414     |   15   |
|     zext_ln14_4_reg_1470    |   64   |
|      zext_ln14_reg_1408     |   64   |
+-----------------------------+--------+
|            Total            |   711  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_329 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_713 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_719 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_732 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_745 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_766 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_779 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_798  |  p0  |   2  |  10  |   20   ||    9    |
|    i_0_reg_810    |  p0  |   2  |   5  |   10   ||    9    |
|    j_0_reg_833    |  p0  |   2  |   5  |   10   ||    9    |
|  sum_0_i_reg_856  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i33_reg_901 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1026    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1026    |  p1  |   5  |  32  |   160  ||    27   |
|    grp_fu_1034    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_1034    |  p1  |   4  |  32  |   128  ||    21   |
|    grp_fu_1042    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   842  ||  30.439 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   50   |   224  |  9026  |  14139 |    0   |
|   Memory  |   89   |    -   |    -   |  2272  |   465  |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   711  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   89   |   50   |   254  |  12009 |  14805 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
