#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 20 16:31:08 2020
# Process ID: 5760
# Current directory: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1
# Command line: vivado.exe -log trabajo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source trabajo.tcl
# Log file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1/trabajo.vds
# Journal file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source trabajo.tcl -notrace
Command: synth_design -top trabajo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 734.871 ; gain = 177.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trabajo' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_luces_peat bound to: 2 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
	Parameter N_digitos bound to: 8 - type: integer 
WARNING: [Synth 8-5640] Port 'cuenta' is missing in component declaration [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:60]
WARNING: [Synth 8-5640] Port 'clk1' is missing in component declaration [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:60]
INFO: [Synth 8-3491] module 'maquina_cruce' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:34' bound to instance 'MAQUINA_SEMAFORO_CRUCE' of component 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:98]
INFO: [Synth 8-638] synthesizing module 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:59]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_estado bound to: 3 - type: integer 
	Parameter C1 bound to: 3 - type: integer 
	Parameter C2 bound to: 5 - type: integer 
	Parameter C3 bound to: 3 - type: integer 
	Parameter C4 bound to: 5 - type: integer 
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:102]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (1#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
INFO: [Synth 8-3491] module 'SEM_CARRETERA_PPAL' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CARRETERA_PPAL.vhd:34' bound to instance 'SEM1_DECODE' of component 'SEM_CARRETERA_PPAL' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SEM_CARRETERA_PPAL' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CARRETERA_PPAL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SEM_CARRETERA_PPAL' (2#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CARRETERA_PPAL.vhd:41]
INFO: [Synth 8-3491] module 'SEM_CRUCE' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CRUCE.vhd:34' bound to instance 'SEM2_DECODE' of component 'SEM_CRUCE' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:117]
INFO: [Synth 8-638] synthesizing module 'SEM_CRUCE' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CRUCE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SEM_CRUCE' (3#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CRUCE.vhd:41]
WARNING: [Synth 8-614] signal 'sensor' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:137]
WARNING: [Synth 8-614] signal 'nextstate_cruce' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'maquina_cruce' (4#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:59]
INFO: [Synth 8-3491] module 'maquina_paso' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:34' bound to instance 'MAQUINA_SEMAFORO_PASO' of component 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:107]
INFO: [Synth 8-638] synthesizing module 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:63]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_luces_peat bound to: 2 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
	Parameter N_code bound to: 4 - type: integer 
	Parameter N_estado bound to: 3 - type: integer 
	Parameter C1 bound to: 3 - type: integer 
	Parameter C2 bound to: 5 - type: integer 
	Parameter C3 bound to: 1 - type: integer 
	Parameter C4 bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'SEM_CARRETERA_PPAL' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_CARRETERA_PPAL.vhd:34' bound to instance 'SEM3_DECODE' of component 'SEM_CARRETERA_PPAL' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:134]
INFO: [Synth 8-3491] module 'SEM_PEATONES' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_PEATONES.vhd:34' bound to instance 'SEM_PEATONES_DECODE' of component 'SEM_PEATONES' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:140]
INFO: [Synth 8-638] synthesizing module 'SEM_PEATONES' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_PEATONES.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SEM_PEATONES' (5#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/SEM_PEATONES.vhd:41]
INFO: [Synth 8-3491] module 'modulo_sincronizacion' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:26' bound to instance 'mod_sync' of component 'modulo_sincronizacion' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:146]
INFO: [Synth 8-638] synthesizing module 'modulo_sincronizacion' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'modulo_sincronizacion' (6#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:34]
INFO: [Synth 8-3491] module 'modulo_antirrebote' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:26' bound to instance 'mod_debouncer' of component 'modulo_antirrebote' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:153]
INFO: [Synth 8-638] synthesizing module 'modulo_antirrebote' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'modulo_antirrebote' (7#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:37]
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:161]
INFO: [Synth 8-3491] module 'decodificador_7_segm' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:34' bound to instance 'Decoder_7_segmentos' of component 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:170]
INFO: [Synth 8-638] synthesizing module 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decodificador_7_segm' (8#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:42]
WARNING: [Synth 8-614] signal 'nextstate_paso' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'maquina_paso' (9#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:63]
	Parameter MODULE bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'PRESCALER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:117]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia__parameterized2' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia__parameterized2' (9#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'trabajo' (10#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 798.652 ; gain = 241.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 798.652 ; gain = 241.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 798.652 ; gain = 241.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/trabajo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/trabajo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 917.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "code" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_cruce_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_paso_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:195]
WARNING: [Synth 8-327] inferring latch for variable 'code_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   6 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SEM_CARRETERA_PPAL 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module SEM_CRUCE 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module maquina_cruce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SEM_PEATONES 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
Module modulo_sincronizacion 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module modulo_antirrebote 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module maquina_paso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module divisor_frecuencia__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAQUINA_SEMAFORO_PASO/code_reg[3] )
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/code_reg[3]) is unused and will be removed from module trabajo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 917.652 ; gain = 360.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MAQUINA_SEMAFORO_PASO/code_reg[2]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 933.926 ; gain = 376.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    21|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |   205|
|6     |LUT4   |    17|
|7     |LUT5   |   142|
|8     |LUT6   |   174|
|9     |FDCE   |    64|
|10    |FDPE   |    64|
|11    |FDRE   |    37|
|12    |LD     |     3|
|13    |LDC    |    70|
|14    |IBUF   |     4|
|15    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------------------+------+
|      |Instance                 |Module                             |Cells |
+------+-------------------------+-----------------------------------+------+
|1     |top                      |                                   |   844|
|2     |  MAQUINA_SEMAFORO_CRUCE |maquina_cruce                      |   384|
|3     |    TIMER                |divisor_frecuencia_0               |    14|
|4     |  MAQUINA_SEMAFORO_PASO  |maquina_paso                       |   397|
|5     |    Decoder_7_segmentos  |decodificador_7_segm               |     6|
|6     |    TIMER                |divisor_frecuencia                 |    14|
|7     |    mod_sync             |modulo_sincronizacion              |     3|
|8     |  PRESCALER              |divisor_frecuencia__parameterized2 |    30|
+------+-------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 939.715 ; gain = 263.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 939.715 ; gain = 382.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 70 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 939.715 ; gain = 643.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 939.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1/trabajo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trabajo_utilization_synth.rpt -pb trabajo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 16:31:46 2020...
