<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1157-1" LaunchTime="1671845396">
  <File Type="PA-TCL" Name="MIPS_Processor.tcl"/>
  <File Type="BITSTR-BMM" Name="MIPS_Processor_bd.bmm"/>
  <File Type="REPORTS-TCL" Name="MIPS_Processor_reports.tcl"/>
  <File Type="OPT-DCP" Name="MIPS_Processor_opt.dcp"/>
  <File Type="OPT-DRC" Name="MIPS_Processor_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="MIPS_Processor.hwdef"/>
  <File Type="PWROPT-DCP" Name="MIPS_Processor_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="MIPS_Processor_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="MIPS_Processor_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="MIPS_Processor.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="MIPS_Processor_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="MIPS_Processor.bin"/>
  <File Type="PHYSOPT-DCP" Name="MIPS_Processor_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="MIPS_Processor.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="MIPS_Processor_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="MIPS_Processor_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="MIPS_Processor_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="MIPS_Processor.ltx"/>
  <File Type="BITSTR-MMI" Name="MIPS_Processor.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="MIPS_Processor.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="MIPS_Processor_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="MIPS_Processor_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="MIPS_Processor_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="MIPS_Processor.bit"/>
  <File Type="BITSTR-RBT" Name="MIPS_Processor.rbt"/>
  <File Type="BITSTR-NKY" Name="MIPS_Processor.nky"/>
  <File Type="BG-DRC" Name="MIPS_Processor.drc"/>
  <File Type="RDI-RDI" Name="MIPS_Processor.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/ALU.srcs/sources_1/new/InstructionMem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/InstructionMem.v"/>
        <Attr Name="ImportTime" Val="1671872646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AdditionModule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AndModule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/OrModule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DesicionModule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ProgramCounter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/testbench.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../testbench.sv"/>
        <Attr Name="ImportTime" Val="1671551040"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/design.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../design.sv"/>
        <Attr Name="ImportTime" Val="1671551185"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ALU.srcs/InstructionMem/new/IMTest.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/InstructionMem/new/IMTest.v"/>
        <Attr Name="ImportTime" Val="1671872646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MIPS_Processor.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SignExtender.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALUControl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DataMem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Control.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MIPS_Processor"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
