

================================================================
== Vitis HLS Report for 'load_r'
================================================================
* Date:           Wed Dec 11 04:59:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  1.318 us|  1.318 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_r_Pipeline_VITIS_LOOP_32_1_fu_213  |load_r_Pipeline_VITIS_LOOP_32_1  |      218|      218|  0.991 us|  0.991 us|  218|  218|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      408|     1451|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      479|    -|
|Register             |        -|     -|      135|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      543|     1930|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |grp_load_r_Pipeline_VITIS_LOOP_32_1_fu_213  |load_r_Pipeline_VITIS_LOOP_32_1  |        0|   1|  408|  1451|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                 |        0|   1|  408|  1451|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  338|         74|    1|         74|
    |kernel_r_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_r_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_r_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_r_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_r_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_r_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_r_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_r_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_r_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_r_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_r_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_r_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_r_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_r_RREADY    |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  479|        105|  124|        417|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  73|   0|   73|          0|
    |grp_load_r_Pipeline_VITIS_LOOP_32_1_fu_213_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_405                                         |  61|   0|   61|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 135|   0|  135|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        load_r|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        load_r|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        load_r|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        load_r|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        load_r|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        load_r|  return value|
|r_0_address0             |  out|    3|   ap_memory|           r_0|         array|
|r_0_ce0                  |  out|    1|   ap_memory|           r_0|         array|
|r_0_we0                  |  out|    1|   ap_memory|           r_0|         array|
|r_0_d0                   |  out|   32|   ap_memory|           r_0|         array|
|r_1_address0             |  out|    3|   ap_memory|           r_1|         array|
|r_1_ce0                  |  out|    1|   ap_memory|           r_1|         array|
|r_1_we0                  |  out|    1|   ap_memory|           r_1|         array|
|r_1_d0                   |  out|   32|   ap_memory|           r_1|         array|
|r_2_address0             |  out|    3|   ap_memory|           r_2|         array|
|r_2_ce0                  |  out|    1|   ap_memory|           r_2|         array|
|r_2_we0                  |  out|    1|   ap_memory|           r_2|         array|
|r_2_d0                   |  out|   32|   ap_memory|           r_2|         array|
|r_3_address0             |  out|    3|   ap_memory|           r_3|         array|
|r_3_ce0                  |  out|    1|   ap_memory|           r_3|         array|
|r_3_we0                  |  out|    1|   ap_memory|           r_3|         array|
|r_3_d0                   |  out|   32|   ap_memory|           r_3|         array|
|r_4_address0             |  out|    3|   ap_memory|           r_4|         array|
|r_4_ce0                  |  out|    1|   ap_memory|           r_4|         array|
|r_4_we0                  |  out|    1|   ap_memory|           r_4|         array|
|r_4_d0                   |  out|   32|   ap_memory|           r_4|         array|
|r_5_address0             |  out|    3|   ap_memory|           r_5|         array|
|r_5_ce0                  |  out|    1|   ap_memory|           r_5|         array|
|r_5_we0                  |  out|    1|   ap_memory|           r_5|         array|
|r_5_d0                   |  out|   32|   ap_memory|           r_5|         array|
|r_6_address0             |  out|    3|   ap_memory|           r_6|         array|
|r_6_ce0                  |  out|    1|   ap_memory|           r_6|         array|
|r_6_we0                  |  out|    1|   ap_memory|           r_6|         array|
|r_6_d0                   |  out|   32|   ap_memory|           r_6|         array|
|r_7_address0             |  out|    3|   ap_memory|           r_7|         array|
|r_7_ce0                  |  out|    1|   ap_memory|           r_7|         array|
|r_7_we0                  |  out|    1|   ap_memory|           r_7|         array|
|r_7_d0                   |  out|   32|   ap_memory|           r_7|         array|
|r_8_address0             |  out|    3|   ap_memory|           r_8|         array|
|r_8_ce0                  |  out|    1|   ap_memory|           r_8|         array|
|r_8_we0                  |  out|    1|   ap_memory|           r_8|         array|
|r_8_d0                   |  out|   32|   ap_memory|           r_8|         array|
|r_9_address0             |  out|    3|   ap_memory|           r_9|         array|
|r_9_ce0                  |  out|    1|   ap_memory|           r_9|         array|
|r_9_we0                  |  out|    1|   ap_memory|           r_9|         array|
|r_9_d0                   |  out|   32|   ap_memory|           r_9|         array|
|r_10_address0            |  out|    3|   ap_memory|          r_10|         array|
|r_10_ce0                 |  out|    1|   ap_memory|          r_10|         array|
|r_10_we0                 |  out|    1|   ap_memory|          r_10|         array|
|r_10_d0                  |  out|   32|   ap_memory|          r_10|         array|
|r_11_address0            |  out|    3|   ap_memory|          r_11|         array|
|r_11_ce0                 |  out|    1|   ap_memory|          r_11|         array|
|r_11_we0                 |  out|    1|   ap_memory|          r_11|         array|
|r_11_d0                  |  out|   32|   ap_memory|          r_11|         array|
|r_12_address0            |  out|    3|   ap_memory|          r_12|         array|
|r_12_ce0                 |  out|    1|   ap_memory|          r_12|         array|
|r_12_we0                 |  out|    1|   ap_memory|          r_12|         array|
|r_12_d0                  |  out|   32|   ap_memory|          r_12|         array|
|r_13_address0            |  out|    3|   ap_memory|          r_13|         array|
|r_13_ce0                 |  out|    1|   ap_memory|          r_13|         array|
|r_13_we0                 |  out|    1|   ap_memory|          r_13|         array|
|r_13_d0                  |  out|   32|   ap_memory|          r_13|         array|
|r_14_address0            |  out|    3|   ap_memory|          r_14|         array|
|r_14_ce0                 |  out|    1|   ap_memory|          r_14|         array|
|r_14_we0                 |  out|    1|   ap_memory|          r_14|         array|
|r_14_d0                  |  out|   32|   ap_memory|          r_14|         array|
|r_15_address0            |  out|    3|   ap_memory|          r_15|         array|
|r_15_ce0                 |  out|    1|   ap_memory|          r_15|         array|
|r_15_we0                 |  out|    1|   ap_memory|          r_15|         array|
|r_15_d0                  |  out|   32|   ap_memory|          r_15|         array|
|r_16_address0            |  out|    3|   ap_memory|          r_16|         array|
|r_16_ce0                 |  out|    1|   ap_memory|          r_16|         array|
|r_16_we0                 |  out|    1|   ap_memory|          r_16|         array|
|r_16_d0                  |  out|   32|   ap_memory|          r_16|         array|
|r_17_address0            |  out|    3|   ap_memory|          r_17|         array|
|r_17_ce0                 |  out|    1|   ap_memory|          r_17|         array|
|r_17_we0                 |  out|    1|   ap_memory|          r_17|         array|
|r_17_d0                  |  out|   32|   ap_memory|          r_17|         array|
|r_18_address0            |  out|    3|   ap_memory|          r_18|         array|
|r_18_ce0                 |  out|    1|   ap_memory|          r_18|         array|
|r_18_we0                 |  out|    1|   ap_memory|          r_18|         array|
|r_18_d0                  |  out|   32|   ap_memory|          r_18|         array|
|r_19_address0            |  out|    3|   ap_memory|          r_19|         array|
|r_19_ce0                 |  out|    1|   ap_memory|          r_19|         array|
|r_19_we0                 |  out|    1|   ap_memory|          r_19|         array|
|r_19_d0                  |  out|   32|   ap_memory|          r_19|         array|
|r_20_address0            |  out|    3|   ap_memory|          r_20|         array|
|r_20_ce0                 |  out|    1|   ap_memory|          r_20|         array|
|r_20_we0                 |  out|    1|   ap_memory|          r_20|         array|
|r_20_d0                  |  out|   32|   ap_memory|          r_20|         array|
|r_21_address0            |  out|    3|   ap_memory|          r_21|         array|
|r_21_ce0                 |  out|    1|   ap_memory|          r_21|         array|
|r_21_we0                 |  out|    1|   ap_memory|          r_21|         array|
|r_21_d0                  |  out|   32|   ap_memory|          r_21|         array|
|r_22_address0            |  out|    3|   ap_memory|          r_22|         array|
|r_22_ce0                 |  out|    1|   ap_memory|          r_22|         array|
|r_22_we0                 |  out|    1|   ap_memory|          r_22|         array|
|r_22_d0                  |  out|   32|   ap_memory|          r_22|         array|
|r_23_address0            |  out|    3|   ap_memory|          r_23|         array|
|r_23_ce0                 |  out|    1|   ap_memory|          r_23|         array|
|r_23_we0                 |  out|    1|   ap_memory|          r_23|         array|
|r_23_d0                  |  out|   32|   ap_memory|          r_23|         array|
|r_24_address0            |  out|    3|   ap_memory|          r_24|         array|
|r_24_ce0                 |  out|    1|   ap_memory|          r_24|         array|
|r_24_we0                 |  out|    1|   ap_memory|          r_24|         array|
|r_24_d0                  |  out|   32|   ap_memory|          r_24|         array|
|r_25_address0            |  out|    3|   ap_memory|          r_25|         array|
|r_25_ce0                 |  out|    1|   ap_memory|          r_25|         array|
|r_25_we0                 |  out|    1|   ap_memory|          r_25|         array|
|r_25_d0                  |  out|   32|   ap_memory|          r_25|         array|
|r_26_address0            |  out|    3|   ap_memory|          r_26|         array|
|r_26_ce0                 |  out|    1|   ap_memory|          r_26|         array|
|r_26_we0                 |  out|    1|   ap_memory|          r_26|         array|
|r_26_d0                  |  out|   32|   ap_memory|          r_26|         array|
|r_27_address0            |  out|    3|   ap_memory|          r_27|         array|
|r_27_ce0                 |  out|    1|   ap_memory|          r_27|         array|
|r_27_we0                 |  out|    1|   ap_memory|          r_27|         array|
|r_27_d0                  |  out|   32|   ap_memory|          r_27|         array|
|r_28_address0            |  out|    3|   ap_memory|          r_28|         array|
|r_28_ce0                 |  out|    1|   ap_memory|          r_28|         array|
|r_28_we0                 |  out|    1|   ap_memory|          r_28|         array|
|r_28_d0                  |  out|   32|   ap_memory|          r_28|         array|
|r_29_address0            |  out|    3|   ap_memory|          r_29|         array|
|r_29_ce0                 |  out|    1|   ap_memory|          r_29|         array|
|r_29_we0                 |  out|    1|   ap_memory|          r_29|         array|
|r_29_d0                  |  out|   32|   ap_memory|          r_29|         array|
|r_30_address0            |  out|    3|   ap_memory|          r_30|         array|
|r_30_ce0                 |  out|    1|   ap_memory|          r_30|         array|
|r_30_we0                 |  out|    1|   ap_memory|          r_30|         array|
|r_30_d0                  |  out|   32|   ap_memory|          r_30|         array|
|r_31_address0            |  out|    3|   ap_memory|          r_31|         array|
|r_31_ce0                 |  out|    1|   ap_memory|          r_31|         array|
|r_31_we0                 |  out|    1|   ap_memory|          r_31|         array|
|r_31_d0                  |  out|   32|   ap_memory|          r_31|         array|
|r_32_address0            |  out|    3|   ap_memory|          r_32|         array|
|r_32_ce0                 |  out|    1|   ap_memory|          r_32|         array|
|r_32_we0                 |  out|    1|   ap_memory|          r_32|         array|
|r_32_d0                  |  out|   32|   ap_memory|          r_32|         array|
|r_33_address0            |  out|    3|   ap_memory|          r_33|         array|
|r_33_ce0                 |  out|    1|   ap_memory|          r_33|         array|
|r_33_we0                 |  out|    1|   ap_memory|          r_33|         array|
|r_33_d0                  |  out|   32|   ap_memory|          r_33|         array|
|r_34_address0            |  out|    3|   ap_memory|          r_34|         array|
|r_34_ce0                 |  out|    1|   ap_memory|          r_34|         array|
|r_34_we0                 |  out|    1|   ap_memory|          r_34|         array|
|r_34_d0                  |  out|   32|   ap_memory|          r_34|         array|
|r_35_address0            |  out|    3|   ap_memory|          r_35|         array|
|r_35_ce0                 |  out|    1|   ap_memory|          r_35|         array|
|r_35_we0                 |  out|    1|   ap_memory|          r_35|         array|
|r_35_d0                  |  out|   32|   ap_memory|          r_35|         array|
|r_36_address0            |  out|    3|   ap_memory|          r_36|         array|
|r_36_ce0                 |  out|    1|   ap_memory|          r_36|         array|
|r_36_we0                 |  out|    1|   ap_memory|          r_36|         array|
|r_36_d0                  |  out|   32|   ap_memory|          r_36|         array|
|r_37_address0            |  out|    3|   ap_memory|          r_37|         array|
|r_37_ce0                 |  out|    1|   ap_memory|          r_37|         array|
|r_37_we0                 |  out|    1|   ap_memory|          r_37|         array|
|r_37_d0                  |  out|   32|   ap_memory|          r_37|         array|
|r_38_address0            |  out|    3|   ap_memory|          r_38|         array|
|r_38_ce0                 |  out|    1|   ap_memory|          r_38|         array|
|r_38_we0                 |  out|    1|   ap_memory|          r_38|         array|
|r_38_d0                  |  out|   32|   ap_memory|          r_38|         array|
|r_39_address0            |  out|    3|   ap_memory|          r_39|         array|
|r_39_ce0                 |  out|    1|   ap_memory|          r_39|         array|
|r_39_we0                 |  out|    1|   ap_memory|          r_39|         array|
|r_39_d0                  |  out|   32|   ap_memory|          r_39|         array|
|r_40_address0            |  out|    3|   ap_memory|          r_40|         array|
|r_40_ce0                 |  out|    1|   ap_memory|          r_40|         array|
|r_40_we0                 |  out|    1|   ap_memory|          r_40|         array|
|r_40_d0                  |  out|   32|   ap_memory|          r_40|         array|
|r_41_address0            |  out|    3|   ap_memory|          r_41|         array|
|r_41_ce0                 |  out|    1|   ap_memory|          r_41|         array|
|r_41_we0                 |  out|    1|   ap_memory|          r_41|         array|
|r_41_d0                  |  out|   32|   ap_memory|          r_41|         array|
|r_42_address0            |  out|    3|   ap_memory|          r_42|         array|
|r_42_ce0                 |  out|    1|   ap_memory|          r_42|         array|
|r_42_we0                 |  out|    1|   ap_memory|          r_42|         array|
|r_42_d0                  |  out|   32|   ap_memory|          r_42|         array|
|r_43_address0            |  out|    3|   ap_memory|          r_43|         array|
|r_43_ce0                 |  out|    1|   ap_memory|          r_43|         array|
|r_43_we0                 |  out|    1|   ap_memory|          r_43|         array|
|r_43_d0                  |  out|   32|   ap_memory|          r_43|         array|
|r_44_address0            |  out|    3|   ap_memory|          r_44|         array|
|r_44_ce0                 |  out|    1|   ap_memory|          r_44|         array|
|r_44_we0                 |  out|    1|   ap_memory|          r_44|         array|
|r_44_d0                  |  out|   32|   ap_memory|          r_44|         array|
|r_45_address0            |  out|    3|   ap_memory|          r_45|         array|
|r_45_ce0                 |  out|    1|   ap_memory|          r_45|         array|
|r_45_we0                 |  out|    1|   ap_memory|          r_45|         array|
|r_45_d0                  |  out|   32|   ap_memory|          r_45|         array|
|r_46_address0            |  out|    3|   ap_memory|          r_46|         array|
|r_46_ce0                 |  out|    1|   ap_memory|          r_46|         array|
|r_46_we0                 |  out|    1|   ap_memory|          r_46|         array|
|r_46_d0                  |  out|   32|   ap_memory|          r_46|         array|
|r_47_address0            |  out|    3|   ap_memory|          r_47|         array|
|r_47_ce0                 |  out|    1|   ap_memory|          r_47|         array|
|r_47_we0                 |  out|    1|   ap_memory|          r_47|         array|
|r_47_d0                  |  out|   32|   ap_memory|          r_47|         array|
|r_48_address0            |  out|    3|   ap_memory|          r_48|         array|
|r_48_ce0                 |  out|    1|   ap_memory|          r_48|         array|
|r_48_we0                 |  out|    1|   ap_memory|          r_48|         array|
|r_48_d0                  |  out|   32|   ap_memory|          r_48|         array|
|r_49_address0            |  out|    3|   ap_memory|          r_49|         array|
|r_49_ce0                 |  out|    1|   ap_memory|          r_49|         array|
|r_49_we0                 |  out|    1|   ap_memory|          r_49|         array|
|r_49_d0                  |  out|   32|   ap_memory|          r_49|         array|
|r_50_address0            |  out|    3|   ap_memory|          r_50|         array|
|r_50_ce0                 |  out|    1|   ap_memory|          r_50|         array|
|r_50_we0                 |  out|    1|   ap_memory|          r_50|         array|
|r_50_d0                  |  out|   32|   ap_memory|          r_50|         array|
|r_51_address0            |  out|    3|   ap_memory|          r_51|         array|
|r_51_ce0                 |  out|    1|   ap_memory|          r_51|         array|
|r_51_we0                 |  out|    1|   ap_memory|          r_51|         array|
|r_51_d0                  |  out|   32|   ap_memory|          r_51|         array|
|r_52_address0            |  out|    3|   ap_memory|          r_52|         array|
|r_52_ce0                 |  out|    1|   ap_memory|          r_52|         array|
|r_52_we0                 |  out|    1|   ap_memory|          r_52|         array|
|r_52_d0                  |  out|   32|   ap_memory|          r_52|         array|
|r_53_address0            |  out|    3|   ap_memory|          r_53|         array|
|r_53_ce0                 |  out|    1|   ap_memory|          r_53|         array|
|r_53_we0                 |  out|    1|   ap_memory|          r_53|         array|
|r_53_d0                  |  out|   32|   ap_memory|          r_53|         array|
|r_54_address0            |  out|    3|   ap_memory|          r_54|         array|
|r_54_ce0                 |  out|    1|   ap_memory|          r_54|         array|
|r_54_we0                 |  out|    1|   ap_memory|          r_54|         array|
|r_54_d0                  |  out|   32|   ap_memory|          r_54|         array|
|r_55_address0            |  out|    3|   ap_memory|          r_55|         array|
|r_55_ce0                 |  out|    1|   ap_memory|          r_55|         array|
|r_55_we0                 |  out|    1|   ap_memory|          r_55|         array|
|r_55_d0                  |  out|   32|   ap_memory|          r_55|         array|
|r_56_address0            |  out|    3|   ap_memory|          r_56|         array|
|r_56_ce0                 |  out|    1|   ap_memory|          r_56|         array|
|r_56_we0                 |  out|    1|   ap_memory|          r_56|         array|
|r_56_d0                  |  out|   32|   ap_memory|          r_56|         array|
|r_57_address0            |  out|    3|   ap_memory|          r_57|         array|
|r_57_ce0                 |  out|    1|   ap_memory|          r_57|         array|
|r_57_we0                 |  out|    1|   ap_memory|          r_57|         array|
|r_57_d0                  |  out|   32|   ap_memory|          r_57|         array|
|r_58_address0            |  out|    3|   ap_memory|          r_58|         array|
|r_58_ce0                 |  out|    1|   ap_memory|          r_58|         array|
|r_58_we0                 |  out|    1|   ap_memory|          r_58|         array|
|r_58_d0                  |  out|   32|   ap_memory|          r_58|         array|
|r_59_address0            |  out|    3|   ap_memory|          r_59|         array|
|r_59_ce0                 |  out|    1|   ap_memory|          r_59|         array|
|r_59_we0                 |  out|    1|   ap_memory|          r_59|         array|
|r_59_d0                  |  out|   32|   ap_memory|          r_59|         array|
|r_60_address0            |  out|    3|   ap_memory|          r_60|         array|
|r_60_ce0                 |  out|    1|   ap_memory|          r_60|         array|
|r_60_we0                 |  out|    1|   ap_memory|          r_60|         array|
|r_60_d0                  |  out|   32|   ap_memory|          r_60|         array|
|r_61_address0            |  out|    3|   ap_memory|          r_61|         array|
|r_61_ce0                 |  out|    1|   ap_memory|          r_61|         array|
|r_61_we0                 |  out|    1|   ap_memory|          r_61|         array|
|r_61_d0                  |  out|   32|   ap_memory|          r_61|         array|
|r_62_address0            |  out|    3|   ap_memory|          r_62|         array|
|r_62_ce0                 |  out|    1|   ap_memory|          r_62|         array|
|r_62_we0                 |  out|    1|   ap_memory|          r_62|         array|
|r_62_d0                  |  out|   32|   ap_memory|          r_62|         array|
|r_63_address0            |  out|    3|   ap_memory|          r_63|         array|
|r_63_ce0                 |  out|    1|   ap_memory|          r_63|         array|
|r_63_we0                 |  out|    1|   ap_memory|          r_63|         array|
|r_63_d0                  |  out|   32|   ap_memory|          r_63|         array|
|r_64_address0            |  out|    3|   ap_memory|          r_64|         array|
|r_64_ce0                 |  out|    1|   ap_memory|          r_64|         array|
|r_64_we0                 |  out|    1|   ap_memory|          r_64|         array|
|r_64_d0                  |  out|   32|   ap_memory|          r_64|         array|
|r_65_address0            |  out|    3|   ap_memory|          r_65|         array|
|r_65_ce0                 |  out|    1|   ap_memory|          r_65|         array|
|r_65_we0                 |  out|    1|   ap_memory|          r_65|         array|
|r_65_d0                  |  out|   32|   ap_memory|          r_65|         array|
|r_66_address0            |  out|    3|   ap_memory|          r_66|         array|
|r_66_ce0                 |  out|    1|   ap_memory|          r_66|         array|
|r_66_we0                 |  out|    1|   ap_memory|          r_66|         array|
|r_66_d0                  |  out|   32|   ap_memory|          r_66|         array|
|r_67_address0            |  out|    3|   ap_memory|          r_67|         array|
|r_67_ce0                 |  out|    1|   ap_memory|          r_67|         array|
|r_67_we0                 |  out|    1|   ap_memory|          r_67|         array|
|r_67_d0                  |  out|   32|   ap_memory|          r_67|         array|
|r_68_address0            |  out|    3|   ap_memory|          r_68|         array|
|r_68_ce0                 |  out|    1|   ap_memory|          r_68|         array|
|r_68_we0                 |  out|    1|   ap_memory|          r_68|         array|
|r_68_d0                  |  out|   32|   ap_memory|          r_68|         array|
|r_69_address0            |  out|    3|   ap_memory|          r_69|         array|
|r_69_ce0                 |  out|    1|   ap_memory|          r_69|         array|
|r_69_we0                 |  out|    1|   ap_memory|          r_69|         array|
|r_69_d0                  |  out|   32|   ap_memory|          r_69|         array|
|r_70_address0            |  out|    3|   ap_memory|          r_70|         array|
|r_70_ce0                 |  out|    1|   ap_memory|          r_70|         array|
|r_70_we0                 |  out|    1|   ap_memory|          r_70|         array|
|r_70_d0                  |  out|   32|   ap_memory|          r_70|         array|
|r_71_address0            |  out|    3|   ap_memory|          r_71|         array|
|r_71_ce0                 |  out|    1|   ap_memory|          r_71|         array|
|r_71_we0                 |  out|    1|   ap_memory|          r_71|         array|
|r_71_d0                  |  out|   32|   ap_memory|          r_71|         array|
|r_72_address0            |  out|    3|   ap_memory|          r_72|         array|
|r_72_ce0                 |  out|    1|   ap_memory|          r_72|         array|
|r_72_we0                 |  out|    1|   ap_memory|          r_72|         array|
|r_72_d0                  |  out|   32|   ap_memory|          r_72|         array|
|r_73_address0            |  out|    3|   ap_memory|          r_73|         array|
|r_73_ce0                 |  out|    1|   ap_memory|          r_73|         array|
|r_73_we0                 |  out|    1|   ap_memory|          r_73|         array|
|r_73_d0                  |  out|   32|   ap_memory|          r_73|         array|
|r_74_address0            |  out|    3|   ap_memory|          r_74|         array|
|r_74_ce0                 |  out|    1|   ap_memory|          r_74|         array|
|r_74_we0                 |  out|    1|   ap_memory|          r_74|         array|
|r_74_d0                  |  out|   32|   ap_memory|          r_74|         array|
|r_75_address0            |  out|    3|   ap_memory|          r_75|         array|
|r_75_ce0                 |  out|    1|   ap_memory|          r_75|         array|
|r_75_we0                 |  out|    1|   ap_memory|          r_75|         array|
|r_75_d0                  |  out|   32|   ap_memory|          r_75|         array|
|r_76_address0            |  out|    3|   ap_memory|          r_76|         array|
|r_76_ce0                 |  out|    1|   ap_memory|          r_76|         array|
|r_76_we0                 |  out|    1|   ap_memory|          r_76|         array|
|r_76_d0                  |  out|   32|   ap_memory|          r_76|         array|
|r_77_address0            |  out|    3|   ap_memory|          r_77|         array|
|r_77_ce0                 |  out|    1|   ap_memory|          r_77|         array|
|r_77_we0                 |  out|    1|   ap_memory|          r_77|         array|
|r_77_d0                  |  out|   32|   ap_memory|          r_77|         array|
|r_78_address0            |  out|    3|   ap_memory|          r_78|         array|
|r_78_ce0                 |  out|    1|   ap_memory|          r_78|         array|
|r_78_we0                 |  out|    1|   ap_memory|          r_78|         array|
|r_78_d0                  |  out|   32|   ap_memory|          r_78|         array|
|r_79_address0            |  out|    3|   ap_memory|          r_79|         array|
|r_79_ce0                 |  out|    1|   ap_memory|          r_79|         array|
|r_79_we0                 |  out|    1|   ap_memory|          r_79|         array|
|r_79_d0                  |  out|   32|   ap_memory|          r_79|         array|
|r_80_address0            |  out|    3|   ap_memory|          r_80|         array|
|r_80_ce0                 |  out|    1|   ap_memory|          r_80|         array|
|r_80_we0                 |  out|    1|   ap_memory|          r_80|         array|
|r_80_d0                  |  out|   32|   ap_memory|          r_80|         array|
|r_81_address0            |  out|    3|   ap_memory|          r_81|         array|
|r_81_ce0                 |  out|    1|   ap_memory|          r_81|         array|
|r_81_we0                 |  out|    1|   ap_memory|          r_81|         array|
|r_81_d0                  |  out|   32|   ap_memory|          r_81|         array|
|m_axi_kernel_r_AWVALID   |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWREADY   |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWADDR    |  out|   64|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWID      |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWLEN     |  out|   32|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWSIZE    |  out|    3|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWBURST   |  out|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWLOCK    |  out|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWCACHE   |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWPROT    |  out|    3|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWQOS     |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWREGION  |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_AWUSER    |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WVALID    |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WREADY    |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WDATA     |  out|   64|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WSTRB     |  out|    8|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WLAST     |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WID       |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_WUSER     |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARVALID   |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARREADY   |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARADDR    |  out|   64|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARID      |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARLEN     |  out|   32|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARSIZE    |  out|    3|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARBURST   |  out|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARLOCK    |  out|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARCACHE   |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARPROT    |  out|    3|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARQOS     |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARREGION  |  out|    4|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_ARUSER    |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RVALID    |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RREADY    |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RDATA     |   in|   64|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RLAST     |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RID       |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RFIFONUM  |   in|    9|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RUSER     |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_RRESP     |   in|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_BVALID    |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_BREADY    |  out|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_BRESP     |   in|    2|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_BID       |   in|    1|       m_axi|      kernel_r|       pointer|
|m_axi_kernel_r_BUSER     |   in|    1|       m_axi|      kernel_r|       pointer|
|vr                       |   in|   64|     ap_none|            vr|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

