// Seed: 2085579255
`timescale 1ps / 1ps
module module_0 (
    input logic id_2
);
  assign id_2 = id_1;
endmodule
`define pp_1 0
