<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-z*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-Z_A2">Click for *vl-1-bit-z* in the Full Manual</a></h3>

<p>Primitive Z (floating) generator.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_Z (out) ;
  output out;
  assign out = 1'bz;
endmodule</pre> 
 
<p>VL takes this as a primitive.  This module is mainly used by <a href="VL2014____WEIRDINT-ELIM.html">weirdint-elim</a> to eliminate explicit Z values from literals.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-Z_A2.html">ACL2::*esim-z*</a>.</p><p><b>Definition: </b>*vl-1-bit-z*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
     *vl-1-bit-z*
     (<a href="ACL2____B_A2.html">b*</a> ((name "VL_1_BIT_Z")
          (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
          ((<a href="ACL2____MV.html">mv</a> out-expr
               out-port out-portdecl out-vardecl)
           (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
          (out-assign (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a> :lvalue out-expr
                                      :expr |*sized-1'bz*|
                                      :loc *vl-fakeloc*)))
         (<a href="ACL2____HONS-COPY.html">hons-copy</a> (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a> :name name
                                    :origname name
                                    :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port)
                                    :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl)
                                    :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl)
                                    :assigns (<a href="COMMON-LISP____LIST.html">list</a> out-assign)
                                    :minloc *vl-fakeloc*
                                    :maxloc *vl-fakeloc*
                                    :atts atts
                                    :esim acl2::*esim-z*))))</pre> 
 

</body>
</html>
