./sim_define.v

../../src/rtl/myCPU/pipeline_sync/rev07/alu.sv
../../src/rtl/myCPU/pipeline_sync/rev07/PCSrc_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev07/hazard_unit.sv
//../../src/rtl/myCPU/pipeline_sync/rev07/ASYNC_RAM_DP_WBE.v
../../src/rtl/myCPU/pipeline_sync/rev07/dualport_mem_synch_rw_dualclk.sv
../../src/rtl/myCPU/pipeline_sync/rev07/aludec.sv
../../src/rtl/myCPU/pipeline_sync/rev07/branch_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev07/controller.sv
../../src/rtl/myCPU/pipeline_sync/rev07/datapath.sv
../../src/rtl/myCPU/pipeline_sync/rev07/maindec.sv
../../src/rtl/myCPU/pipeline_sync/rev07/reg_file_async.v
../../src/rtl/myCPU/pipeline_sync/rev07/rv32i_cpu.sv
../../src/rtl/myCPU/pipeline_sync/rev07/SMU_RV32I_System.v

../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/adder.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/be_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/extend.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/flopenr.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/flopenr_clr.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/flopr.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/mux2.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/mux3.sv
../../src/rtl/myCPU/pipeline_sync/rev07/building_blocks/mux2_2.sv


../../src/rtl/myCPU/pipeline_sync/rev07/10peripheral_tbman/01.tbman/tbman_apbs.v
../../src/rtl/myCPU/pipeline_sync/rev07/10peripheral_tbman/01.tbman/tbman_regs.v
../../src/rtl/myCPU/pipeline_sync/rev07/10peripheral_tbman/01.tbman/tbman_wrap.v

../../src/rtl/myCPU/pipeline_sync/rev07/11peripheral_gpio/GPIO.v
../../src/rtl/myCPU/pipeline_sync/rev07/11peripheral_gpio/SEG7_LUT.v


../../src/rtl/myCPU/pipeline_sync/rev07/12peripheral_timer/TimerCounter.v

../../src/rtl/myCPU/pipeline_sync/rev07/13peripheral_uart/uart.v
../../src/rtl/myCPU/pipeline_sync/rev07/13peripheral_uart/uart_receiver.v
../../src/rtl/myCPU/pipeline_sync/rev07/13peripheral_uart/uart_transmitter.v
../../src/rtl/myCPU/pipeline_sync/rev07/13peripheral_uart/uart_wrap.v

../../src/rtl/myCPU/pipeline_sync/rev07/Addr_Decoder.v
../../src/rtl/myCPU/pipeline_sync/rev07/data_mux.v

../../testbench/c_tests_tb.v
