

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Sun Sep  4 18:21:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.088 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  29.700 ns|  29.700 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |        7|        7|         2|          1|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 5 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv82_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 14 'read' 'indvars_iv82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_2 = load i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 18 'load' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.52ns)   --->   "%icmp_ln113 = icmp_eq  i11 %col_2, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 19 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "%add_ln113 = add i11 %col_2, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 20 'add' 'add_ln113' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc.split, void %for.inc11.loopexit.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 21 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%switch_ln119 = switch i3 %indvars_iv82_read, void %arrayidx712.0.0.04.case.6, i3 0, void %arrayidx712.0.0.04.case.0, i3 1, void %arrayidx712.0.0.04.case.1, i3 2, void %arrayidx712.0.0.04.case.2, i3 3, void %arrayidx712.0.0.04.case.3, i3 4, void %arrayidx712.0.0.04.case.4, i3 5, void %arrayidx712.0.0.04.case.5" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 22 'switch' 'switch_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.79>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln113 = store i11 %add_ln113, i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 23 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 24 'br' 'br_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i11 %col_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 25 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:115]   --->   Operation 26 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:116]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 28 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.20ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 30 'getelementptr' 'this_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 31 'getelementptr' 'this_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 32 'getelementptr' 'this_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 33 'getelementptr' 'this_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 34 'getelementptr' 'this_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 35 'getelementptr' 'this_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 36 'getelementptr' 'this_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 37 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 5)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 39 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 4)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 40 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 41 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 3)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 42 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 43 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 2)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 44 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 45 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 1)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 47 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 0)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 48 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 49 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 7) | (indvars_iv82_read == 6)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 50 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 7) | (indvars_iv82_read == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 3.09ns
The critical path consists of the following:
	'alloca' operation ('col') [11]  (0 ns)
	'load' operation ('col', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) on local variable 'col' [25]  (0 ns)
	'add' operation ('add_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) [27]  (1.76 ns)
	'store' operation ('store_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) of variable 'add_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113 on local variable 'col' [65]  (1.32 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'InImg_data156' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.2 ns)
	'store' operation ('store_ln119', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119) of variable 'tmp.V', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'this_buff_3' [50]  (1.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
