$date
        2018-Jan-26 18:06:15
$end
$version
        Vivado v2016.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 16 " design_1_i/system_ila/inst/net_slot_0_axis_tdata [15:0] $end
$var reg 1 2 design_1_i/system_ila/inst/net_slot_0_axis_tvalid $end
$var reg 1 3 design_1_i/system_ila/inst/net_slot_0_axis_tready $end
$var reg 1 4 design_1_i/system_ila/inst/net_slot_0_axis_tlast $end
$var reg 16 5 design_1_i/system_ila/inst/net_slot_1_axis_tdata [15:0] $end
$var reg 1 E design_1_i/system_ila/inst/net_slot_1_axis_tvalid $end
$var reg 1 F design_1_i/system_ila/inst/net_slot_1_axis_tready $end
$var reg 1 G design_1_i/system_ila/inst/net_slot_1_axis_tlast $end
$var reg 3 H Stream_Channel__i1_s0___XADC_SignalChannel_PreProcess_64_0_M_AXIS_ [2:0] $end
$var reg 3 K Stream_Channel__i1_s0___axis_data_fifo_1_M_AXIS_ [2:0] $end
$var reg 3 N Stream_Channel__i1_s0___fir_compiler_0_M_AXIS_DATA_ [2:0] $end
$var reg 3 Q Stream_Channel__i1_s1___XADC_SignalChannel_PreProcess_64_1_M_AXIS_ [2:0] $end
$var reg 3 T Stream_Channel__i1_s1___XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V_ [2:0] $end
$var reg 3 W Stream_Channel__i1_s1___axis_data_fifo_0_M_AXIS_ [2:0] $end
$var reg 3 Z Stream_Channel__i1_s1___fir_compiler_1_M_AXIS_DATA_ [2:0] $end
$var reg 3 ] Stream_Channel__i1_s2___XADC_SignalChannel_PreProcess_64_0_M_AXIS_ [2:0] $end
$var reg 3 ` Stream_Channel__i1_s2___fir_compiler_0_M_AXIS_DATA_ [2:0] $end
$var reg 3 c Stream_Channel__i1_s2___fir_compiler_1_M_AXIS_DATA_ [2:0] $end
$var reg 3 f Stream_Channel__i1_s3___axis_data_fifo_0_M_AXIS_ [2:0] $end
$var reg 3 i Stream_Channel__i1_s3___fir_compiler_0_M_AXIS_DATA_ [2:0] $end
$var reg 3 l Stream_Channel__i1_s4___XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V_ [2:0] $end
$var reg 3 o Stream_Channel__i1_s5___XADC_multiChannels_PreProcess_0_M_AXIS_AD1_data_V_ [2:0] $end
$var reg 1 r _TRIGGER $end
$var reg 1 s _WINDOW $end
$var reg 1 t _GAP $end
$upscope $end
$enddefinitions $end
