Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: sistema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sistema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sistema"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : sistema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/vhdl/seriale_1/Encoder_8_3.vhd" in Library work.
Architecture dataflow of Entity encoder is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/seriale/RS232RefComp2.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/seriale_1/seriale/RS232RefComp2.vhd" is newer than current system time.
Architecture behavioral of Entity uartcomponent is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/Decoder_3_8.vhd" in Library work.
Architecture dataflow of Entity decoder_3_8 is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/seriale/ButtonDebouncer.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/seriale_1/seriale/ButtonDebouncer.vhd" is newer than current system time.
Architecture behavioral of Entity buttondebouncer is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" is newer than current system time.
Architecture structural of Entity nodo_tx is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" is newer than current system time.
Architecture structural of Entity nodo_rx is up to date.
Compiling vhdl file "/home/ise/vhdl/seriale_1/seriale/sistema.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/seriale_1/seriale/sistema.vhd" is newer than current system time.
Entity <sistema> compiled.
Entity <sistema> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sistema> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ButtonDebouncer> in library <work> (architecture <behavioral>) with generics.
	CLK_period = 20
	btn_noise_time = 2000000000

Analyzing hierarchy for entity <Nodo_tx> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Nodo_rx> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <decoder_3_8> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <UARTcomponent> in library <work> (architecture <behavioral>) with generics.
	BAUD_DIVIDE_G = 20
	BAUD_RATE_G = 326

Analyzing hierarchy for entity <Encoder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sistema> in library <work> (Architecture <structural>).
Entity <sistema> analyzed. Unit <sistema> generated.

Analyzing generic Entity <ButtonDebouncer> in library <work> (Architecture <behavioral>).
	CLK_period = 20
	btn_noise_time = 2000000000
Entity <ButtonDebouncer> analyzed. Unit <ButtonDebouncer> generated.

Analyzing Entity <Nodo_tx> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected input port 'RXD' of component 'UARTcomponent' is tied to default value.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected output port 'DBOUT' of component 'UARTcomponent'.
WARNING:Xst:754 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected inout port 'RDA' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected output port 'TBE' of component 'UARTcomponent'.
WARNING:Xst:752 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected input port 'RD' of component 'UARTcomponent' is tied to default value.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected output port 'PE' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected output port 'FE' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd" line 93: Unconnected output port 'OE' of component 'UARTcomponent'.
Entity <Nodo_tx> analyzed. Unit <Nodo_tx> generated.

Analyzing Entity <decoder_3_8> in library <work> (Architecture <dataflow>).
Entity <decoder_3_8> analyzed. Unit <decoder_3_8> generated.

Analyzing generic Entity <UARTcomponent> in library <work> (Architecture <behavioral>).
	BAUD_DIVIDE_G = 20
	BAUD_RATE_G = 326
Entity <UARTcomponent> analyzed. Unit <UARTcomponent> generated.

Analyzing Entity <Nodo_rx> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected output port 'TXD' of component 'UARTcomponent'.
WARNING:Xst:752 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected input port 'DBIN' of component 'UARTcomponent' is tied to default value.
WARNING:Xst:754 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected inout port 'RDA' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected output port 'TBE' of component 'UARTcomponent'.
WARNING:Xst:752 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected input port 'RD' of component 'UARTcomponent' is tied to default value.
WARNING:Xst:752 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected input port 'WR' of component 'UARTcomponent' is tied to default value.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected output port 'PE' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected output port 'FE' of component 'UARTcomponent'.
WARNING:Xst:753 - "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd" line 90: Unconnected output port 'OE' of component 'UARTcomponent'.
Entity <Nodo_rx> analyzed. Unit <Nodo_rx> generated.

Analyzing Entity <Encoder> in library <work> (Architecture <dataflow>).
Entity <Encoder> analyzed. Unit <Encoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ButtonDebouncer>.
    Related source file is "/home/ise/vhdl/seriale_1/seriale/ButtonDebouncer.vhd".
    Found 1-bit register for signal <CLEARED_BTN>.
    Found 1-bit register for signal <BTN_state<0>>.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <ButtonDebouncer> synthesized.


Synthesizing Unit <decoder_3_8>.
    Related source file is "/home/ise/vhdl/seriale_1/Decoder_3_8.vhd".
    Found 1-of-8 decoder for signal <D>.
    Summary:
	inferred   1 Decoder(s).
Unit <decoder_3_8> synthesized.


Synthesizing Unit <UARTcomponent>.
    Related source file is "/home/ise/vhdl/seriale_1/seriale/RS232RefComp2.vhd".
    Found finite state machine <FSM_0> for signal <sttCur>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sttidle                                        |
    | Power Up State     | sttidle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <strCur>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stridle                                        |
    | Power Up State     | stridle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <FE>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <PE>.
    Found 1-bit register for signal <RDA>.
    Found 10-bit up counter for signal <clkDiv>.
    Found 4-bit up counter for signal <ctr>.
    Found 4-bit up counter for signal <dataCtr>.
    Found 1-bit xor8 for signal <par$xor0000> created at line 256.
    Found 1-bit xor9 for signal <parError$xor0000> created at line 250.
    Found 8-bit register for signal <rdReg>.
    Found 10-bit register for signal <rdSReg>.
    Found 13-bit up counter for signal <tDelayCtr>.
    Found 4-bit up counter for signal <tfCtr>.
    Found 11-bit register for signal <tfSReg>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Xor(s).
Unit <UARTcomponent> synthesized.


Synthesizing Unit <Encoder>.
    Related source file is "/home/ise/vhdl/seriale_1/Encoder_8_3.vhd".
Unit <Encoder> synthesized.


Synthesizing Unit <Nodo_tx>.
    Related source file is "/home/ise/vhdl/seriale_1/seriale/nodo_tx.vhd".
Unit <Nodo_tx> synthesized.


Synthesizing Unit <Nodo_rx>.
    Related source file is "/home/ise/vhdl/seriale_1/seriale/Nodo_rx.vhd".
Unit <Nodo_rx> synthesized.


Synthesizing Unit <sistema>.
    Related source file is "/home/ise/vhdl/seriale_1/seriale/sistema.vhd".
Unit <sistema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 11
 10-bit up counter                                     : 2
 13-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 16
 1-bit register                                        : 10
 10-bit register                                       : 2
 11-bit register                                       : 2
 8-bit register                                        : 2
# Decoders                                             : 1
 1-of-8 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <tx/ser/strCur/FSM> on signal <strCur[1:3]> with gray encoding.
Optimizing FSM <rx/ser/strCur/FSM> on signal <strCur[1:3]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stridle       | 000
 streightdelay | 001
 strgetdata    | 010
 strwaitfor0   | 011
 strwaitfor1   | 111
 strcheckstop  | 110
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tx/ser/sttCur/FSM> on signal <sttCur[1:3]> with gray encoding.
Optimizing FSM <rx/ser/sttCur/FSM> on signal <sttCur[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 sttidle      | 000
 stttransfer  | 001
 sttshift     | 110
 sttdelay     | 011
 sttwaitwrite | 010
--------------------------
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <ser>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 11
 10-bit up counter                                     : 2
 13-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 68
 Flip-Flops                                            : 68
# Decoders                                             : 1
 1-of-8 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <UARTcomponent>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sistema> ...

Optimizing unit <UARTcomponent> ...
WARNING:Xst:2677 - Node <rx/ser/sttCur_FSM_FFd2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/sttCur_FSM_FFd1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/sttCur_FSM_FFd3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfCtr_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfCtr_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfCtr_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfCtr_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_12> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_11> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_10> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_9> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_8> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_7> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_6> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_5> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_4> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tDelayCtr_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/PE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/OE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/FE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/RDA> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_9> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_8> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_7> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_6> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_5> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_4> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <rx/ser/tfSReg_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/strCur_FSM_FFd2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/strCur_FSM_FFd1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/strCur_FSM_FFd3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/dataCtr_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/dataCtr_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/dataCtr_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/dataCtr_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/ctr_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/ctr_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/ctr_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/ctr_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_9> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_8> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_7> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_6> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_5> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_4> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/clkDiv_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_7> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_6> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_5> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_4> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdReg_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/PE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/OE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_9> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_8> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_7> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_6> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_5> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_4> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_3> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_2> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_1> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/rdSReg_0> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/FE> of sequential type is unconnected in block <sistema>.
WARNING:Xst:2677 - Node <tx/ser/RDA> of sequential type is unconnected in block <sistema>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sistema, actual ratio is 0.

Final Macro Processing ...

Processing Unit <sistema> :
	Found 3-bit shift register for signal <rx/ser/rdSReg_7>.
Unit <sistema> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sistema.ngr
Top Level Output File Name         : sistema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 250
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 52
#      LUT2                        : 11
#      LUT2_L                      : 1
#      LUT3                        : 20
#      LUT4                        : 37
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 60
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 101
#      FD                          : 1
#      FDE                         : 26
#      FDR                         : 27
#      FDRE                        : 45
#      FDRS                        : 2
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 5
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       68  out of   8672     0%  
 Number of Slice Flip Flops:            101  out of  17344     0%  
 Number of 4 input LUTs:                132  out of  17344     0%  
    Number used as logic:               131
    Number used as Shift registers:       1
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    250     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 102   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.660ns (Maximum Frequency: 176.688MHz)
   Minimum input arrival time before clock: 3.753ns
   Maximum output required time after clock: 6.376ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.660ns (frequency: 176.688MHz)
  Total number of paths / destination ports: 2421 / 243
-------------------------------------------------------------------------
Delay:               5.660ns (Levels of Logic = 10)
  Source:            btn/count_8 (FF)
  Destination:       btn/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: btn/count_8 to btn/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  btn/count_8 (btn/count_8)
     LUT4:I0->O            1   0.612   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_lut<0> (btn/CLEARED_BTN_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<0> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<1> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<2> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<3> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<4> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<5> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  btn/CLEARED_BTN_cmp_eq0000_wg_cy<6> (btn/CLEARED_BTN_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           3   0.289   0.520  btn/CLEARED_BTN_cmp_eq0000_wg_cy<7> (btn/CLEARED_BTN_cmp_eq0000)
     LUT2:I1->O           32   0.612   1.073  btn/count_and00001 (btn/count_and0000)
     FDRE:R                    0.795          btn/count_0
    ----------------------------------------
    Total                      5.660ns (3.535ns logic, 2.125ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 39 / 23
-------------------------------------------------------------------------
Offset:              3.753ns (Levels of Logic = 3)
  Source:            input<2> (PAD)
  Destination:       tx/ser/tfSReg_8 (FF)
  Destination Clock: CLK rising

  Data Path: input<2> to tx/ser/tfSReg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  input_2_IBUF (input_2_IBUF)
     LUT3:I0->O            1   0.612   0.360  tx/dec_0/Mdecod_D71 (tx/u<7>)
     LUT4:I3->O            1   0.612   0.000  tx/ser/tfSReg_mux0000<8>1 (tx/ser/tfSReg_mux0000<8>)
     FDE:D                     0.268          tx/ser/tfSReg_8
    ----------------------------------------
    Total                      3.753ns (2.598ns logic, 1.155ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 24 / 3
-------------------------------------------------------------------------
Offset:              6.376ns (Levels of Logic = 3)
  Source:            rx/ser/rdReg_5 (FF)
  Destination:       output<0> (PAD)
  Source Clock:      CLK rising

  Data Path: rx/ser/rdReg_5 to output<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  rx/ser/rdReg_5 (rx/ser/rdReg_5)
     LUT4:I0->O            1   0.612   0.509  rx/enc_0/Y<2>62 (rx/enc_0/Y<2>62)
     LUT2:I0->O            1   0.612   0.357  rx/enc_0/Y<2>76 (output_0_OBUF)
     OBUF:I->O                 3.169          output_0_OBUF (output<0>)
    ----------------------------------------
    Total                      6.376ns (4.907ns logic, 1.469ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.92 secs
 
--> 


Total memory usage is 615020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :    0 (   0 filtered)

