<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  hw8
Project Path         :  U:\slei\hw8
Project Fitted on    :  Sat Mar 04 16:03:58 1995

Device               :  M4128_96
Package              :  144
GLB Input Mux Size   :  19
Available Blocks     :  8
Speed                :  -7.5
Part Number          :  LC4128V-75T144I
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project 'hw8' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.02 secs
Partition Time                  0.01 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                53
Total Logic Functions           58
  Total Output Pins             37
  Total Bidir I/O Pins          0
  Total Buried Nodes            21
Total Flip-Flops                16
  Total D Flip-Flops            16
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             218

Total Reserved Pins             0
Total Locked Pins               90
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               3


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       89      5    -->    94
Logic Functions                   128       58     70    -->    45
  Input Registers                  96        0     96    -->     0

GLB Inputs                        288      143    145    -->    49
Logical Product Terms             640      202    438    -->    31
Occupied GLBs                       8        8      0    -->   100
Macrocells                        128       58     70    -->    45

Control Product Terms:
  GLB Clock/Clock Enables           8        0      8    -->     0
  GLB Reset/Presets                 8        0      8    -->     0
  Macrocell Clocks                128        0    128    -->     0
  Macrocell Clock Enables         128        0    128    -->     0
  Macrocell Enables               128        0    128    -->     0
  Macrocell Resets                128        0    128    -->     0
  Macrocell Presets               128        0    128    -->     0

Global Routing Pool               252       51    201    -->    20
  GRP from IFB                     ..       14     ..    -->    ..
    (from input signals)           ..       14     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       37     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      6    10    16     11/12     0    5      0             11       27        6
  GLB    B     10     7    17     11/12     0    4      0             12       27        7
  GLB    C     14     6    20     12/12     0   13      0              3       30       13
  GLB    D     14     6    20      9/12     0   12      0              4       31       12
-------------------------------------------------------------------------------------------
  GLB    E     16     6    22     12/12     0   12      0              4       25       12
  GLB    F     12     3    15     12/12     0    5      0             11       14        5
  GLB    G      6     9    15     12/12     0    3      0             13       23        6
  GLB    H      6    12    18     10/12     0    4      0             12       25        5
-------------------------------------------------------------------------------------------
TOTALS:        84    59   143     89/96     0   58      0             70      202       66

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Area
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>---------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |VCCIO0 |   -  |    |        |                 |       |
4     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |<A href=#36>Control20</A>
5     |  I_O  |   0  |B1  |    *   |LVCMOS18         | Input |<A href=#35>Control21</A>
6     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |<A href=#34>Control22</A>
7     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |<A href=#33>Control23</A>
8     |  I_O  |   0  |B5  |    *   |LVCMOS18         | Input |<A href=#32>Control24</A>
9     |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |<A href=#31>Control25</A>
10    |GNDIO0 |   -  |    |        |                 |       |
11    |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |<A href=#30>Control26</A>
12    |  I_O  |   0  |B9  |    *   |LVCMOS18         | Input |<A href=#29>Control27</A>
13    |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |<A href=#28>Control28</A>
14    |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |<A href=#27>Control29</A>
15    |  I_O  |   0  |B13 |        |                 |       |
16    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Output|<A href=#64>AccumAddr7</A>
17    | NC    |   -  |    |        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |VCCIO0 |   -  |    |        |                 |       |
20    | NC    |   -  |    |        |                 |       |
21    |  I_O  |   0  |C14 |    *   |LVCMOS18         | Output|<A href=#65>AccumAddr6</A>
22    |  I_O  |   0  |C13 |    *   |LVCMOS18         | Output|<A href=#66>AccumAddr5</A>
23    |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|<A href=#67>AccumAddr4</A>
24    |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|<A href=#68>AccumAddr3</A>
25    |  I_O  |   0  |C9  |    *   |LVCMOS18         | Output|<A href=#69>AccumAddr2</A>
26    |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|<A href=#70>AccumAddr1</A>
27    |GNDIO0 |   -  |    |        |                 |       |
28    |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|<A href=#71>AccumAddr0</A>
29    |  I_O  |   0  |C5  |    *   |LVCMOS18         | Output|<A href=#59>AccumAddr12</A>
30    |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|<A href=#60>AccumAddr11</A>
31    |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|<A href=#61>AccumAddr10</A>
32    |  I_O  |   0  |C1  |    *   |LVCMOS18         | Output|<A href=#62>AccumAddr9</A>
33    |  I_O  |   0  |C0  |    *   |LVCMOS18         | Output|<A href=#63>AccumAddr8</A>
34    |VCCIO0 |   -  |    |        |                 |       |
35    | TCK   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    | NC    |   -  |    |        |                 |       |
39    |  I_O  |   0  |D14 |        |                 |       |
40    |  I_O  |   0  |D13 |    *   |LVCMOS18         | Input |<A href=#57>Reset</A>
41    |  I_O  |   0  |D12 |        |                 |       |
42    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|<A href=#72>Flags7</A>
43    |  I_O  |   0  |D9  |    *   |LVCMOS18         | Output|<A href=#73>Flags6</A>
44    |  I_O  |   0  |D8  |    *   |LVCMOS18         | Output|<A href=#74>Flags5</A>
45    | NC    |   -  |    |        |                 |       |
46    |GNDIO0 |   -  |    |        |                 |       |
47    |VCCIO0 |   -  |    |        |                 |       |
48    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Output|<A href=#75>Flags4</A>
49    |  I_O  |   0  |D5  |    *   |LVCMOS18         | Output|<A href=#76>Flags3</A>
50    |  I_O  |   0  |D4  |    *   |LVCMOS18         | Output|<A href=#77>Flags2</A>
51    |  I_O  |   0  |D2  |    *   |LVCMOS18         | Output|<A href=#78>Flags1</A>
52    |  I_O  |   0  |D1  |    *   |LVCMOS18         | Output|<A href=#79>Flags0</A>
53    |  I_O  |   0  |D0  |        |                 |       |
54    |INCLK1 |   0  |    |        |                 |       |
55    |GNDIO1 |   -  |    |        |                 |       |
56    |INCLK2 |   1  |    |        |                 |       |
57    | VCC   |   -  |    |        |                 |       |
58    |  I_O  |   1  |E0  |    *   |LVCMOS18         | Output|<A href=#88>SReg7</A>
59    |  I_O  |   1  |E1  |    *   |LVCMOS18         | Output|<A href=#89>SReg6</A>
60    |  I_O  |   1  |E2  |    *   |LVCMOS18         | Output|<A href=#90>SReg5</A>
61    |  I_O  |   1  |E4  |    *   |LVCMOS18         | Output|<A href=#91>SReg4</A>
62    |  I_O  |   1  |E5  |    *   |LVCMOS18         | Output|<A href=#92>SReg3</A>
63    |  I_O  |   1  |E6  |    *   |LVCMOS18         | Output|<A href=#93>SReg2</A>
64    |VCCIO1 |   -  |    |        |                 |       |
65    |GNDIO1 |   -  |    |        |                 |       |
66    |  I_O  |   1  |E8  |    *   |LVCMOS18         | Output|<A href=#94>SReg1</A>
67    |  I_O  |   1  |E9  |    *   |LVCMOS18         | Output|<A href=#95>SReg0</A>
68    |  I_O  |   1  |E10 |    *   |LVCMOS18         | Output|<A href=#80>XReg7</A>
69    |  I_O  |   1  |E12 |    *   |LVCMOS18         | Output|<A href=#81>XReg6</A>
70    |  I_O  |   1  |E13 |    *   |LVCMOS18         | Output|<A href=#82>XReg5</A>
71    |  I_O  |   1  |E14 |    *   |LVCMOS18         | Output|<A href=#83>XReg4</A>
72    | NC    |   -  |    |        |                 |       |
73    | GND   |   -  |    |        |                 |       |
74    | TMS   |   -  |    |        |                 |       |
75    |VCCIO1 |   -  |    |        |                 |       |
76    |  I_O  |   1  |F0  |    *   |LVCMOS18         | Output|<A href=#84>XReg3</A>
77    |  I_O  |   1  |F1  |    *   |LVCMOS18         | Output|<A href=#85>XReg2</A>
78    |  I_O  |   1  |F2  |    *   |LVCMOS18         | Output|<A href=#86>XReg1</A>
79    |  I_O  |   1  |F4  |    *   |LVCMOS18         | Output|<A href=#87>XReg0</A>
80    |  I_O  |   1  |F5  |    *   |LVCMOS18         | Input |<A href=#6>DataOff7</A>
81    |  I_O  |   1  |F6  |    *   |LVCMOS18         | Input |<A href=#7>DataOff6</A>
82    |GNDIO1 |   -  |    |        |                 |       |
83    |  I_O  |   1  |F8  |    *   |LVCMOS18         | Input |<A href=#8>DataOff5</A>
84    |  I_O  |   1  |F9  |    *   |LVCMOS18         | Input |<A href=#9>DataOff4</A>
85    |  I_O  |   1  |F10 |    *   |LVCMOS18         | Input |<A href=#10>DataOff3</A>
86    |  I_O  |   1  |F12 |    *   |LVCMOS18         | Input |<A href=#11>DataOff2</A>
87    |  I_O  |   1  |F13 |    *   |LVCMOS18         | Input |<A href=#12>DataOff1</A>
88    |  I_O  |   1  |F14 |    *   |LVCMOS18         | Input |<A href=#13>DataOff0</A>
89    | NC    |   -  |    |        |                 |       |
90    |GNDIO1 |   -  |    |        |                 |       |
91    |VCCIO1 |   -  |    |        |                 |       |
92    | NC    |   -  |    |        |                 |       |
93    |  I_O  |   1  |G14 |    *   |LVCMOS18         | Input |<A href=#19>AddrData7</A>
94    |  I_O  |   1  |G13 |    *   |LVCMOS18         | Input |<A href=#20>AddrData6</A>
95    |  I_O  |   1  |G12 |    *   |LVCMOS18         | Input |<A href=#21>AddrData5</A>
96    |  I_O  |   1  |G10 |    *   |LVCMOS18         | Input |<A href=#22>AddrData4</A>
97    |  I_O  |   1  |G9  |    *   |LVCMOS18         | Input |<A href=#23>AddrData3</A>
98    |  I_O  |   1  |G8  |    *   |LVCMOS18         | Input |<A href=#24>AddrData2</A>
99    |GNDIO1 |   -  |    |        |                 |       |
100   |  I_O  |   1  |G6  |    *   |LVCMOS18         | Input |<A href=#25>AddrData1</A>
101   |  I_O  |   1  |G5  |    *   |LVCMOS18         | Input |<A href=#26>AddrData0</A>
102   |  I_O  |   1  |G4  |    *   |LVCMOS18         | Input |<A href=#14>AddrData12</A>
103   |  I_O  |   1  |G2  |    *   |LVCMOS18         | Input |<A href=#15>AddrData11</A>
104   |  I_O  |   1  |G1  |    *   |LVCMOS18         | Input |<A href=#16>AddrData10</A>
105   |  I_O  |   1  |G0  |    *   |LVCMOS18         | Input |<A href=#17>AddrData9</A>
106   |VCCIO1 |   -  |    |        |                 |       |
107   | TDO   |   -  |    |        |                 |       |
108   | VCC   |   -  |    |        |                 |       |
109   | GND   |   -  |    |        |                 |       |
110   | NC    |   -  |    |        |                 |       |
111   |  I_O  |   1  |H14 |    *   |LVCMOS18         | Input |<A href=#18>AddrData8</A>
112   |  I_O  |   1  |H13 |        |                 |       |
113   |  I_O  |   1  |H12 |    *   |LVCMOS18         | Input |<A href=#56>Control0</A>
114   |  I_O  |   1  |H10 |    *   |LVCMOS18         | Input |<A href=#55>Control1</A>
115   |  I_O  |   1  |H9  |    *   |LVCMOS18         | Input |<A href=#54>Control2</A>
116   |  I_O  |   1  |H8  |    *   |LVCMOS18         | Input |<A href=#53>Control3</A>
117   | NC    |   -  |    |        |                 |       |
118   |GNDIO1 |   -  |    |        |                 |       |
119   |VCCIO1 |   -  |    |        |                 |       |
120   |  I_O  |   1  |H6  |    *   |LVCMOS18         | Input |<A href=#52>Control4</A>
121   |  I_O  |   1  |H5  |    *   |LVCMOS18         | Input |<A href=#51>Control5</A>
122   |  I_O  |   1  |H4  |    *   |LVCMOS18         | Input |<A href=#50>Control6</A>
123   |  I_O  |   1  |H2  |    *   |LVCMOS18         | Input |<A href=#49>Control7</A>
124   |  I_O  |   1  |H1  |    *   |LVCMOS18         | Input |<A href=#48>Control8</A>
125   | I_O/OE|   1  |H0  |        |                 |       |
126   |INCLK3 |   1  |    |        |                 |       |
127   |GNDIO0 |   -  |    |        |                 |       |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |<A href=#58>Clock</A>
129   | VCC   |   -  |    |        |                 |       |
130   | I_O/OE|   0  |A0  |        |                 |       |
131   |  I_O  |   0  |A1  |    *   |LVCMOS18         | Input |<A href=#47>Control9</A>
132   |  I_O  |   0  |A2  |    *   |LVCMOS18         | Input |<A href=#46>Control10</A>
133   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |<A href=#45>Control11</A>
134   |  I_O  |   0  |A5  |    *   |LVCMOS18         | Input |<A href=#44>Control12</A>
135   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |<A href=#43>Control13</A>
136   |VCCIO0 |   -  |    |        |                 |       |
137   |GNDIO0 |   -  |    |        |                 |       |
138   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |<A href=#42>Control14</A>
139   |  I_O  |   0  |A9  |    *   |LVCMOS18         | Input |<A href=#41>Control15</A>
140   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |<A href=#40>Control16</A>
141   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Input |<A href=#39>Control17</A>
142   |  I_O  |   0  |A13 |    *   |LVCMOS18         | Input |<A href=#38>Control18</A>
143   |  I_O  |   0  |A14 |    *   |LVCMOS18         | Input |<A href=#37>Control19</A>
144   | NC    |   -  |    |        |                 |       |
---------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type               Pullup Signal
</B>---------------------------------------------
 101   G  I/O     --------      Up <A name=26>AddrData0</A>
 100   G  I/O     --------      Up <A name=25>AddrData1</A>
 104   G  I/O     --------      Up <A name=16>AddrData10</A>
 103   G  I/O     --------      Up <A name=15>AddrData11</A>
 102   G  I/O     --------      Up <A name=14>AddrData12</A>
  98   G  I/O     --------      Up <A name=24>AddrData2</A>
  97   G  I/O     --------      Up <A name=23>AddrData3</A>
  96   G  I/O     --------      Up <A name=22>AddrData4</A>
  95   G  I/O     --------      Up <A name=21>AddrData5</A>
  94   G  I/O     --------      Up <A name=20>AddrData6</A>
  93   G  I/O     --------      Up <A name=19>AddrData7</A>
 111   H  I/O     --------      Up <A name=18>AddrData8</A>
 105   G  I/O     --------      Up <A name=17>AddrData9</A>
 128  -- INCLK    --------      Up <A name=58>Clock</A>
 113   H  I/O   6 AB-D-FGH      Up <A name=56>Control0</A>
 114   H  I/O   5 A--D-FGH      Up <A name=55>Control1</A>
 132   A  I/O     --------      Up <A name=46>Control10</A>
 133   A  I/O     --------      Up <A name=45>Control11</A>
 134   A  I/O     --------      Up <A name=44>Control12</A>
 135   A  I/O     --------      Up <A name=43>Control13</A>
 138   A  I/O     --------      Up <A name=42>Control14</A>
 139   A  I/O     --------      Up <A name=41>Control15</A>
 140   A  I/O     --------      Up <A name=40>Control16</A>
 141   A  I/O     --------      Up <A name=39>Control17</A>
 142   A  I/O     --------      Up <A name=38>Control18</A>
 143   A  I/O     --------      Up <A name=37>Control19</A>
 115   H  I/O   7 AB-DEFGH      Up <A name=54>Control2</A>
   4   B  I/O     --------      Up <A name=36>Control20</A>
   5   B  I/O     --------      Up <A name=35>Control21</A>
   6   B  I/O     --------      Up <A name=34>Control22</A>
   7   B  I/O     --------      Up <A name=33>Control23</A>
   8   B  I/O     --------      Up <A name=32>Control24</A>
   9   B  I/O     --------      Up <A name=31>Control25</A>
  11   B  I/O     --------      Up <A name=30>Control26</A>
  12   B  I/O     --------      Up <A name=29>Control27</A>
  13   B  I/O     --------      Up <A name=28>Control28</A>
  14   B  I/O     --------      Up <A name=27>Control29</A>
 116   H  I/O   7 AB-DEFGH      Up <A name=53>Control3</A>
 120   H  I/O   4 ABCD----      Up <A name=52>Control4</A>
 121   H  I/O     --------      Up <A name=51>Control5</A>
 122   H  I/O     --------      Up <A name=50>Control6</A>
 123   H  I/O     --------      Up <A name=49>Control7</A>
 124   H  I/O     --------      Up <A name=48>Control8</A>
 131   A  I/O     --------      Up <A name=47>Control9</A>
  88   F  I/O   2 --CD----      Up <A name=13>DataOff0</A>
  87   F  I/O   2 --CD----      Up <A name=12>DataOff1</A>
  86   F  I/O   2 -BC-----      Up <A name=11>DataOff2</A>
  85   F  I/O   2 A-C-----      Up <A name=10>DataOff3</A>
  84   F  I/O   1 --C-----      Up <A name=9>DataOff4</A>
  83   F  I/O   2 --CD----      Up <A name=8>DataOff5</A>
  81   F  I/O   2 -BC-----      Up <A name=7>DataOff6</A>
  80   F  I/O   1 -B------      Up <A name=6>DataOff7</A>
  40   D  I/O   2 ----EF--      Up <A name=57>Reset</A>
---------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
</B>----------------------------------------------------------------------------
  28   C  3  2   3  1 COM                  --------  Fast     Up <A href=#71>AccumAddr0</A>
  26   C  5  3   4  1 COM                  --------  Fast     Up <A href=#70>AccumAddr1</A>
  31   C  0  -   0  1 COM                  --------  Fast     Up <A href=#61>AccumAddr10</A>
  30   C  0  -   0  1 COM                  --------  Fast     Up <A href=#60>AccumAddr11</A>
  29   C  0  -   0  1 COM                  --------  Fast     Up <A href=#59>AccumAddr12</A>
  25   C  4  4   4  1 COM                  --------  Fast     Up <A href=#69>AccumAddr2</A>
  24   C  4  5   4  1 COM                  --------  Fast     Up <A href=#68>AccumAddr3</A>
  23   C  4  6   4  1 COM                  --------  Fast     Up <A href=#67>AccumAddr4</A>
  22   C  4  7   4  1 COM                  --------  Fast     Up <A href=#66>AccumAddr5</A>
  21   C  4  8   4  1 COM                  --------  Fast     Up <A href=#65>AccumAddr6</A>
  16   B  6  8   8  2 COM                  --------  Fast     Up <A href=#64>AccumAddr7</A>
  33   C  0  -   0  1 COM                  --------  Fast     Up <A href=#63>AccumAddr8</A>
  32   C  0  -   0  1 COM                  --------  Fast     Up <A href=#62>AccumAddr9</A>
  52   D  0  -   1  1 COM                  --------  Fast     Up <A href=#79>Flags0</A>
  51   D  0  -   1  1 COM                  --------  Fast     Up <A href=#78>Flags1</A>
  50   D  0  -   1  1 COM                  --------  Fast     Up <A href=#77>Flags2</A>
  49   D  0  -   1  1 COM                  --------  Fast     Up <A href=#76>Flags3</A>
  48   D  0  -   1  1 COM                  --------  Fast     Up <A href=#75>Flags4</A>
  44   D  0  -   1  1 COM                  --------  Fast     Up <A href=#74>Flags5</A>
  43   D  0  -   1  1 COM                  --------  Fast     Up <A href=#73>Flags6</A>
  42   D  0  -   1  1 COM                  --------  Fast     Up <A href=#72>Flags7</A>
  67   E  4  1   3  1 DFF      R         4 A---E-GH  Fast     Up <A href=#95>SReg0</A>
  66   E  4  2   2  1 DFF      R         4 A---E-GH  Fast     Up <A href=#94>SReg1</A>
  63   E  4  2   2  1 DFF      R         4 A---E-GH  Fast     Up <A href=#93>SReg2</A>
  62   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up <A href=#92>SReg3</A>
  61   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up <A href=#91>SReg4</A>
  60   E  4  3   2  1 DFF      R         4 -B-DE--H  Fast     Up <A href=#90>SReg5</A>
  59   E  4  3   2  1 DFF      R         3 -B-DE---  Fast     Up <A href=#89>SReg6</A>
  58   E  4  3   2  1 DFF      R         3 ---DEF--  Fast     Up <A href=#88>SReg7</A>
  79   F  4  1   3  1 DFF      R         4 A----FGH  Fast     Up <A href=#87>XReg0</A>
  78   F  4  2   2  1 DFF      R         4 A----FGH  Fast     Up <A href=#86>XReg1</A>
  77   F  4  2   2  1 DFF      R         4 A----FGH  Fast     Up <A href=#85>XReg2</A>
  76   F  4  2   2  1 DFF      R         3 -----FGH  Fast     Up <A href=#84>XReg3</A>
  71   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up <A href=#83>XReg4</A>
  70   E  4  3   2  1 DFF      R         4 -B-DE--H  Fast     Up <A href=#82>XReg5</A>
  69   E  4  3   2  1 DFF      R         3 -B-DE---  Fast     Up <A href=#81>XReg6</A>
  68   E  4  3   2  1 DFF      R         3 ---DEF--  Fast     Up <A href=#80>XReg7</A>
----------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
</B>-----------------------------------------------------------------------
-----------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P             Signal
</B>-------------------------------------------------------------
 3   A  6  -   5  1 COM              2 --CD----  <A href=#111>V0_AddrB0</A>
 7   A  7  -   5  1 COM              2 --CD----  <A href=#110>V0_AddrB1</A>
 5   A  7  -   5  1 COM              2 -BC-----  <A href=#109>V0_AddrB2</A>
10   H  7  -   5  1 COM              2 A-C-----  <A href=#108>V0_AddrB3</A>
10   G  7  -   5  1 COM              1 --C-----  <A href=#107>V0_AddrB4</A>
 6   H  7  -   5  1 COM              2 --CD----  <A href=#106>V0_AddrB5</A>
 7   D  7  -   5  1 COM              2 -BC-----  <A href=#105>V0_AddrB6</A>
11   F  7  -   5  1 COM              1 -B------  <A href=#104>V0_AddrB7</A>
12   D  5  -   3  1 COM              2 -BC-----  <A href=#116>V0_AddrCOut1</A>
10   B  4  -   3  1 COM              2 A-C-----  <A href=#115>V0_AddrCOut2</A>
11   A  4  -   3  1 COM              1 --C-----  <A href=#114>V0_AddrCOut3</A>
13   C  4  -   3  1 COM              2 --CD----  <A href=#113>V0_AddrCOut4</A>
 9   D  4  -   3  1 COM              2 -BC-----  <A href=#112>V0_AddrCOut5</A>
 3   H 13  -   5  1 COM              2 -B-D----  <A href=#103>V0_IDCOut4</A>
 5   G  7  -   7  2 COM              3 A---EF--  <A href=#102>V0_IDSum1</A>
 1   A  9  -   9  2 COM              3 A---EF--  <A href=#101>V0_IDSum2</A>
 1   H 11  -  10  2 COM              3 ----EF-H  <A href=#100>V0_IDSum3</A>
 2   G 13  -  11  3 COM              2 ----E-G-  <A href=#99>V0_IDSum4</A>
 6   B  6  -   5  1 COM              2 ----E--H  <A href=#98>V0_IDSum5</A>
 3   B  8  -  11  3 COM              2 ---DE---  <A href=#97>V0_IDSum6</A>
 3   D 10  -  12  3 COM              2 ----EF--  <A href=#96>V0_IDSum7</A>
-------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=71>AccumAddr0</A> = <A href=#13>DataOff0</A> & !<A href=#52>Control4</A> & !<A href=#111>V0_AddrB0</A>
    # Control4 & V0_AddrB0
    # !DataOff0 & V0_AddrB0 ; (3 pterms, 3 signals)

<A name=70>AccumAddr1.X1</A> = !<A href=#12>DataOff1</A> & <A href=#13>DataOff0</A> & !<A href=#52>Control4</A> & <A href=#111>V0_AddrB0</A>
    # DataOff1 & !DataOff0 & !Control4
    # DataOff1 & !Control4 & !V0_AddrB0 ; (3 pterms, 4 signals)
AccumAddr1.X2 = <A href=#110>V0_AddrB1</A> ; (1 pterm, 1 signal)

<A name=61>AccumAddr10</A> = 0 ; (0 pterm, 0 signal)

<A name=60>AccumAddr11</A> = 0 ; (0 pterm, 0 signal)

<A name=59>AccumAddr12</A> = 0 ; (0 pterm, 0 signal)

<A name=69>AccumAddr2.X1</A> = !<A href=#11>DataOff2</A> & !<A href=#116>V0_AddrCOut1</A>
    # <A href=#52>Control4</A> & !V0_AddrCOut1
    # DataOff2 & !Control4 & V0_AddrCOut1 ; (3 pterms, 3 signals)
AccumAddr2.X2 = !<A href=#109>V0_AddrB2</A> ; (1 pterm, 1 signal)

<A name=68>AccumAddr3.X1</A> = !<A href=#10>DataOff3</A> & !<A href=#115>V0_AddrCOut2</A>
    # <A href=#52>Control4</A> & !V0_AddrCOut2
    # DataOff3 & !Control4 & V0_AddrCOut2 ; (3 pterms, 3 signals)
AccumAddr3.X2 = !<A href=#108>V0_AddrB3</A> ; (1 pterm, 1 signal)

<A name=67>AccumAddr4.X1</A> = !<A href=#9>DataOff4</A> & !<A href=#114>V0_AddrCOut3</A>
    # <A href=#52>Control4</A> & !V0_AddrCOut3
    # DataOff4 & !Control4 & V0_AddrCOut3 ; (3 pterms, 3 signals)
AccumAddr4.X2 = !<A href=#107>V0_AddrB4</A> ; (1 pterm, 1 signal)

<A name=66>AccumAddr5.X1</A> = !<A href=#8>DataOff5</A> & !<A href=#113>V0_AddrCOut4</A>
    # <A href=#52>Control4</A> & !V0_AddrCOut4
    # DataOff5 & !Control4 & V0_AddrCOut4 ; (3 pterms, 3 signals)
AccumAddr5.X2 = !<A href=#106>V0_AddrB5</A> ; (1 pterm, 1 signal)

<A name=65>AccumAddr6.X1</A> = !<A href=#7>DataOff6</A> & !<A href=#112>V0_AddrCOut5</A>
    # <A href=#52>Control4</A> & !V0_AddrCOut5
    # DataOff6 & !Control4 & V0_AddrCOut5 ; (3 pterms, 3 signals)
AccumAddr6.X2 = !<A href=#105>V0_AddrB6</A> ; (1 pterm, 1 signal)

<A name=64>AccumAddr7.X1</A> = !<A href=#6>DataOff7</A> & <A href=#7>DataOff6</A> & !<A href=#52>Control4</A> & <A href=#105>V0_AddrB6</A>
    # !DataOff7 & DataOff6 & !Control4 & <A href=#112>V0_AddrCOut5</A>
    # !DataOff7 & V0_AddrB6 & V0_AddrCOut5
    # DataOff7 & !DataOff6 & !Control4 & !V0_AddrB6
    # DataOff7 & !DataOff6 & !Control4 & !V0_AddrCOut5
    # DataOff7 & !Control4 & !V0_AddrB6 & !V0_AddrCOut5
    # Control4 & V0_AddrB6 & V0_AddrCOut5 ; (7 pterms, 5 signals)
AccumAddr7.X2 = <A href=#104>V0_AddrB7</A> ; (1 pterm, 1 signal)

<A name=63>AccumAddr8</A> = 0 ; (0 pterm, 0 signal)

<A name=62>AccumAddr9</A> = 0 ; (0 pterm, 0 signal)

<A name=79>Flags0</A> = 1 ; (1 pterm, 0 signal)

<A name=78>Flags1</A> = 1 ; (1 pterm, 0 signal)

<A name=77>Flags2</A> = 1 ; (1 pterm, 0 signal)

<A name=76>Flags3</A> = 1 ; (1 pterm, 0 signal)

<A name=75>Flags4</A> = 1 ; (1 pterm, 0 signal)

<A name=74>Flags5</A> = 1 ; (1 pterm, 0 signal)

<A name=73>Flags6</A> = 1 ; (1 pterm, 0 signal)

<A name=72>Flags7</A> = 1 ; (1 pterm, 0 signal)

<A name=95>SReg0.D</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & <A href=#57>Reset</A> & !<A href=#95>SReg0.Q</A>
    # Control3 & Reset & SReg0.Q
    # !Control2 & Reset & SReg0.Q ; (3 pterms, 4 signals)
SReg0.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=94>SReg1.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#94>SReg1.Q</A>
    # !Control3 & Reset & <A href=#102>V0_IDSum1</A> ; (2 pterms, 4 signals)
SReg1.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=93>SReg2.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#93>SReg2.Q</A>
    # !Control3 & Reset & <A href=#101>V0_IDSum2</A> ; (2 pterms, 4 signals)
SReg2.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=92>SReg3.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#92>SReg3.Q</A>
    # !Control3 & Reset & <A href=#100>V0_IDSum3</A> ; (2 pterms, 4 signals)
SReg3.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=91>SReg4.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#91>SReg4.Q</A>
    # !Control3 & Reset & <A href=#99>V0_IDSum4</A> ; (2 pterms, 4 signals)
SReg4.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=90>SReg5.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#90>SReg5.Q</A>
    # !Control3 & Reset & <A href=#98>V0_IDSum5</A> ; (2 pterms, 4 signals)
SReg5.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=89>SReg6.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#89>SReg6.Q</A>
    # !Control3 & Reset & <A href=#97>V0_IDSum6</A> ; (2 pterms, 4 signals)
SReg6.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=88>SReg7.D</A> = <A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#88>SReg7.Q</A>
    # !Control3 & Reset & <A href=#96>V0_IDSum7</A> ; (2 pterms, 4 signals)
SReg7.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=111>V0_AddrB0.X1</A> = !<A href=#53>Control3</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#95>SReg0.Q</A>
    # !Control3 & <A href=#54>Control2</A> & SReg0.Q
    # Control3 & !Control1 & !Control0 & <A href=#87>XReg0.Q</A>
    # Control3 & Control2 & XReg0.Q ; (4 pterms, 6 signals)
V0_AddrB0.X2 = <A href=#54>Control2</A> & !<A href=#55>Control1</A> ; (1 pterm, 2 signals)

<A name=110>V0_AddrB1</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#94>SReg1.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#86>XReg1.Q</A>
    # !Control3 & Control2 & Control1 & SReg1.Q
    # Control3 & Control2 & Control1 & XReg1.Q
    # Control2 & !Control1 & <A href=#102>V0_IDSum1</A> ; (5 pterms, 7 signals)

<A name=109>V0_AddrB2</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#93>SReg2.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#85>XReg2.Q</A>
    # !Control3 & Control2 & Control1 & SReg2.Q
    # Control3 & Control2 & Control1 & XReg2.Q
    # Control2 & !Control1 & <A href=#101>V0_IDSum2</A> ; (5 pterms, 7 signals)

<A name=108>V0_AddrB3</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#92>SReg3.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#84>XReg3.Q</A>
    # !Control3 & Control2 & Control1 & SReg3.Q
    # Control3 & Control2 & Control1 & XReg3.Q
    # Control2 & !Control1 & <A href=#100>V0_IDSum3</A> ; (5 pterms, 7 signals)

<A name=107>V0_AddrB4</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#91>SReg4.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#83>XReg4.Q</A>
    # !Control3 & Control2 & Control1 & SReg4.Q
    # Control3 & Control2 & Control1 & XReg4.Q
    # Control2 & !Control1 & <A href=#99>V0_IDSum4</A> ; (5 pterms, 7 signals)

<A name=106>V0_AddrB5</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#90>SReg5.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#82>XReg5.Q</A>
    # !Control3 & Control2 & Control1 & SReg5.Q
    # Control3 & Control2 & Control1 & XReg5.Q
    # Control2 & !Control1 & <A href=#98>V0_IDSum5</A> ; (5 pterms, 7 signals)

<A name=105>V0_AddrB6</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#89>SReg6.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#81>XReg6.Q</A>
    # !Control3 & Control2 & Control1 & SReg6.Q
    # Control3 & Control2 & Control1 & XReg6.Q
    # Control2 & !Control1 & <A href=#97>V0_IDSum6</A> ; (5 pterms, 7 signals)

<A name=104>V0_AddrB7</A> = !<A href=#53>Control3</A> & !<A href=#54>Control2</A> & !<A href=#55>Control1</A> & !<A href=#56>Control0</A> & <A href=#88>SReg7.Q</A>
    # Control3 & !Control2 & !Control1 & !Control0 & <A href=#80>XReg7.Q</A>
    # !Control3 & Control2 & Control1 & SReg7.Q
    # Control3 & Control2 & Control1 & XReg7.Q
    # Control2 & !Control1 & <A href=#96>V0_IDSum7</A> ; (5 pterms, 7 signals)

<A name=116>V0_AddrCOut1</A> = <A href=#12>DataOff1</A> & !<A href=#52>Control4</A> & <A href=#110>V0_AddrB1</A>
    # <A href=#13>DataOff0</A> & !Control4 & V0_AddrB1 & <A href=#111>V0_AddrB0</A>
    # DataOff1 & DataOff0 & !Control4 & V0_AddrB0 ; (3 pterms, 5 signals)

<A name=115>V0_AddrCOut2</A> = <A href=#11>DataOff2</A> & !<A href=#52>Control4</A> & <A href=#109>V0_AddrB2</A>
    # DataOff2 & !Control4 & <A href=#116>V0_AddrCOut1</A>
    # V0_AddrB2 & V0_AddrCOut1 ; (3 pterms, 4 signals)

<A name=114>V0_AddrCOut3</A> = <A href=#10>DataOff3</A> & !<A href=#52>Control4</A> & <A href=#108>V0_AddrB3</A>
    # DataOff3 & !Control4 & <A href=#115>V0_AddrCOut2</A>
    # V0_AddrB3 & V0_AddrCOut2 ; (3 pterms, 4 signals)

<A name=113>V0_AddrCOut4</A> = <A href=#9>DataOff4</A> & !<A href=#52>Control4</A> & <A href=#107>V0_AddrB4</A>
    # DataOff4 & !Control4 & <A href=#114>V0_AddrCOut3</A>
    # V0_AddrB4 & V0_AddrCOut3 ; (3 pterms, 4 signals)

<A name=112>V0_AddrCOut5</A> = <A href=#8>DataOff5</A> & !<A href=#52>Control4</A> & <A href=#106>V0_AddrB5</A>
    # DataOff5 & !Control4 & <A href=#113>V0_AddrCOut4</A>
    # V0_AddrB5 & V0_AddrCOut4 ; (3 pterms, 4 signals)

<A name=103>V0_IDCOut4.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#91>SReg4.Q</A> & !<A href=#92>SReg3.Q</A>
       & !<A href=#93>SReg2.Q</A> & !<A href=#94>SReg1.Q</A> & !<A href=#95>SReg0.Q</A>
    # Control3 & Control2 & !Control0 & !<A href=#83>XReg4.Q</A> & !<A href=#84>XReg3.Q</A> & !<A href=#85>XReg2.Q</A>
       & !<A href=#86>XReg1.Q</A> & !<A href=#87>XReg0.Q</A>
    # !Control3 & Control2 & Control0 & SReg4.Q & SReg3.Q & SReg2.Q & SReg1.Q
       & SReg0.Q
    # Control3 & Control2 & Control0 & XReg4.Q & XReg3.Q & XReg2.Q & XReg1.Q
       & XReg0.Q ; (4 pterms, 13 signals)
V0_IDCOut4.X2 = <A href=#54>Control2</A> & !<A href=#56>Control0</A> ; (1 pterm, 2 signals)

<A name=102>V0_IDSum1.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#94>SReg1.Q</A> & <A href=#95>SReg0.Q</A>
    # !Control3 & !Control2 & SReg1.Q
    # !Control3 & SReg1.Q & !SReg0.Q
    # Control3 & Control2 & !<A href=#86>XReg1.Q</A> & <A href=#87>XReg0.Q</A>
    # Control3 & !Control2 & XReg1.Q
    # Control3 & XReg1.Q & !XReg0.Q ; (6 pterms, 6 signals)
V0_IDSum1.X2 = <A href=#54>Control2</A> & !<A href=#56>Control0</A> ; (1 pterm, 2 signals)

<A name=101>V0_IDSum2.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#93>SReg2.Q</A> & !<A href=#94>SReg1.Q</A>
       & !<A href=#95>SReg0.Q</A>
    # !Control3 & Control2 & Control0 & !SReg2.Q & SReg1.Q & SReg0.Q
    # !Control3 & !Control2 & SReg2.Q
    # !Control3 & Control0 & SReg2.Q & !SReg1.Q
    # !Control3 & !Control0 & SReg2.Q & SReg0.Q
    # !Control3 & SReg2.Q & SReg1.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !<A href=#86>XReg1.Q</A> & !<A href=#87>XReg0.Q</A>
    # Control3 & Control2 & Control0 & XReg1.Q & XReg0.Q ; (8 pterms, 8 signals)
V0_IDSum2.X2 = <A href=#53>Control3</A> & <A href=#85>XReg2.Q</A> ; (1 pterm, 2 signals)

<A name=100>V0_IDSum3.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#92>SReg3.Q</A> & !<A href=#93>SReg2.Q</A>
       & !<A href=#94>SReg1.Q</A> & !<A href=#95>SReg0.Q</A>
    # !Control3 & Control2 & Control0 & !SReg3.Q & SReg2.Q & SReg1.Q & SReg0.Q
    # !Control3 & !Control2 & SReg3.Q
    # !Control3 & !Control0 & SReg3.Q & SReg2.Q
    # !Control3 & SReg3.Q & !SReg2.Q & SReg1.Q
    # !Control3 & SReg3.Q & !SReg1.Q & SReg0.Q
    # !Control3 & Control0 & SReg3.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !<A href=#85>XReg2.Q</A> & !<A href=#86>XReg1.Q</A> & !<A href=#87>XReg0.Q</A>
    # Control3 & Control2 & Control0 & XReg2.Q & XReg1.Q & XReg0.Q ; (9 pterms, 10 signals)
V0_IDSum3.X2 = <A href=#53>Control3</A> & <A href=#84>XReg3.Q</A> ; (1 pterm, 2 signals)

<A name=99>V0_IDSum4.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#91>SReg4.Q</A> & !<A href=#92>SReg3.Q</A>
       & !<A href=#93>SReg2.Q</A> & !<A href=#94>SReg1.Q</A> & !<A href=#95>SReg0.Q</A>
    # !Control3 & Control2 & Control0 & !SReg4.Q & SReg3.Q & SReg2.Q & SReg1.Q
       & SReg0.Q
    # !Control3 & !Control2 & SReg4.Q
    # !Control3 & Control0 & SReg4.Q & !SReg3.Q
    # !Control3 & SReg4.Q & !SReg2.Q & SReg1.Q
    # !Control3 & SReg4.Q & SReg3.Q & !SReg1.Q
    # !Control3 & !Control0 & SReg4.Q & SReg0.Q
    # !Control3 & SReg4.Q & SReg2.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !<A href=#84>XReg3.Q</A> & !<A href=#85>XReg2.Q</A> & !<A href=#86>XReg1.Q</A>
       & !<A href=#87>XReg0.Q</A>
    # Control3 & Control2 & Control0 & XReg3.Q & XReg2.Q & XReg1.Q & XReg0.Q ; (10 pterms, 12 signals)
V0_IDSum4.X2 = <A href=#53>Control3</A> & <A href=#83>XReg4.Q</A> ; (1 pterm, 2 signals)

<A name=98>V0_IDSum5.X1</A> = !<A href=#53>Control3</A> & !<A href=#90>SReg5.Q</A> & <A href=#103>V0_IDCOut4</A>
    # !Control3 & SReg5.Q & !V0_IDCOut4
    # Control3 & !<A href=#82>XReg5.Q</A> & V0_IDCOut4
    # Control3 & XReg5.Q & !V0_IDCOut4 ; (4 pterms, 4 signals)
V0_IDSum5.X2 = <A href=#54>Control2</A> & !<A href=#56>Control0</A> ; (1 pterm, 2 signals)

<A name=97>V0_IDSum6.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#89>SReg6.Q</A> & !<A href=#90>SReg5.Q</A>
       & !<A href=#103>V0_IDCOut4</A>
    # !Control3 & !Control2 & !SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & Control0 & !SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & !Control2 & SReg6.Q & !SReg5.Q
    # !Control3 & Control0 & SReg6.Q & !SReg5.Q
    # !Control3 & SReg6.Q & SReg5.Q & !V0_IDCOut4
    # !Control3 & Control2 & !Control0 & SReg6.Q & V0_IDCOut4
    # Control3 & Control2 & !Control0 & !<A href=#82>XReg5.Q</A> & !V0_IDCOut4
    # Control3 & !Control2 & XReg5.Q & V0_IDCOut4
    # Control3 & Control0 & XReg5.Q & V0_IDCOut4 ; (10 pterms, 7 signals)
V0_IDSum6.X2 = <A href=#53>Control3</A> & <A href=#81>XReg6.Q</A> ; (1 pterm, 2 signals)

<A name=96>V0_IDSum7.X1</A> = !<A href=#53>Control3</A> & <A href=#54>Control2</A> & !<A href=#56>Control0</A> & !<A href=#88>SReg7.Q</A> & !<A href=#89>SReg6.Q</A>
       & !<A href=#90>SReg5.Q</A> & !<A href=#103>V0_IDCOut4</A>
    # !Control3 & !Control2 & !SReg7.Q & SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & Control0 & !SReg7.Q & SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & SReg7.Q & !SReg6.Q & SReg5.Q
    # !Control3 & SReg7.Q & !SReg5.Q & V0_IDCOut4
    # !Control3 & !Control2 & SReg7.Q & !V0_IDCOut4
    # !Control3 & Control0 & SReg7.Q & !V0_IDCOut4
    # !Control3 & Control2 & !Control0 & SReg7.Q & SReg6.Q
    # Control3 & Control2 & !Control0 & !<A href=#81>XReg6.Q</A> & !<A href=#82>XReg5.Q</A> & !V0_IDCOut4
    # Control3 & !Control2 & XReg6.Q & XReg5.Q & V0_IDCOut4
    # Control3 & Control0 & XReg6.Q & XReg5.Q & V0_IDCOut4 ; (11 pterms, 9 signals)
V0_IDSum7.X2 = <A href=#53>Control3</A> & <A href=#80>XReg7.Q</A> ; (1 pterm, 2 signals)

<A name=87>XReg0.D</A> = <A href=#53>Control3</A> & <A href=#54>Control2</A> & <A href=#57>Reset</A> & !<A href=#87>XReg0.Q</A>
    # !Control3 & Reset & XReg0.Q
    # !Control2 & Reset & XReg0.Q ; (3 pterms, 4 signals)
XReg0.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=86>XReg1.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#86>XReg1.Q</A>
    # Control3 & Reset & <A href=#102>V0_IDSum1</A> ; (2 pterms, 4 signals)
XReg1.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=85>XReg2.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#85>XReg2.Q</A>
    # Control3 & Reset & <A href=#101>V0_IDSum2</A> ; (2 pterms, 4 signals)
XReg2.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=84>XReg3.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#84>XReg3.Q</A>
    # Control3 & Reset & <A href=#100>V0_IDSum3</A> ; (2 pterms, 4 signals)
XReg3.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=83>XReg4.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#83>XReg4.Q</A>
    # Control3 & Reset & <A href=#99>V0_IDSum4</A> ; (2 pterms, 4 signals)
XReg4.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=82>XReg5.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#82>XReg5.Q</A>
    # Control3 & Reset & <A href=#98>V0_IDSum5</A> ; (2 pterms, 4 signals)
XReg5.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=81>XReg6.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#81>XReg6.Q</A>
    # Control3 & Reset & <A href=#97>V0_IDSum6</A> ; (2 pterms, 4 signals)
XReg6.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<A name=80>XReg7.D</A> = !<A href=#53>Control3</A> & <A href=#57>Reset</A> & <A href=#80>XReg7.Q</A>
    # Control3 & Reset & <A href=#96>V0_IDSum7</A> ; (2 pterms, 4 signals)
XReg7.C = <A href=#58>Clock</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


