# Synchronous FIFO (Verilog)

This project implements a parameterized synchronous FIFO using Verilog HDL.
The FIFO supports configurable data width and depth with full and empty
flag generation.

## Features
- Single-clock synchronous FIFO
- Parameterized depth and data width
- Circular buffer implementation
- Full and empty flag logic

## Files
- `fifo_sync.v`    – FIFO design module
- `fifo_sync_tb.v` – Testbench for verification

## Author
Shrikanth N M
