
---------- Begin Simulation Statistics ----------
final_tick                               1063395604000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56391                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702992                       # Number of bytes of host memory used
host_op_rate                                    56576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19609.92                       # Real time elapsed on the host
host_tick_rate                               54227426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105831487                       # Number of instructions simulated
sim_ops                                    1109456854                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.063396                       # Number of seconds simulated
sim_ticks                                1063395604000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.363110                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              146845049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168085876                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18126180                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        227085925                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18035403                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18259692                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          224289                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287823847                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1865207                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811476                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11149440                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260686790                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29213453                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99113126                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050758621                       # Number of instructions committed
system.cpu0.commit.committedOps            1052572615                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1962613485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.536312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.290204                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1442622914     73.51%     73.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316697119     16.14%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     75008323      3.82%     93.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     66084489      3.37%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20024746      1.02%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7508063      0.38%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1922186      0.10%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3532192      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29213453      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1962613485                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857656                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015949921                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326222075                       # Number of loads committed
system.cpu0.commit.membars                    3625351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625357      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583917934     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033543     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127154339     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052572615                       # Class of committed instruction
system.cpu0.commit.refs                     455187906                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050758621                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052572615                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.021333                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.021333                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            319961965                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7221981                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           144965734                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1181977953                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               829672828                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                817027292                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11160961                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10159624                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4869022                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287823847                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                212357687                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1147355418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5580656                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1214395774                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               36275438                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135515                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         817198565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164880452                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571767                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1982692068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1124550303     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               630129877     31.78%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               137569558      6.94%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69473546      3.50%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9502275      0.48%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5634194      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2095148      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816548      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1920619      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1982692068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      57                       # number of floating regfile writes
system.cpu0.idleCycles                      141241100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11257813                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270205058                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.519088                       # Inst execution rate
system.cpu0.iew.exec_refs                   480903449                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132881697                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              267053084                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            363205162                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4333225                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5452321                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140426226                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1151661298                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348021752                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10094356                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1102507211                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2135369                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5218660                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11160961                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9170003                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       107347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15584978                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46357                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12977                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3853832                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36983087                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11460395                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12977                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1450045                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9807768                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455066309                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1093226576                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883980                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402269698                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514718                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1093311559                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1349060056                       # number of integer regfile reads
system.cpu0.int_regfile_writes              698156199                       # number of integer regfile writes
system.cpu0.ipc                              0.494723                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.494723                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626939      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611836002     54.99%     55.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034746      0.72%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811540      0.16%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354575473     31.87%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132716752     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             78      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112601568                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    118                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                234                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           81                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               284                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2142309                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001925                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 379128     17.70%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1606281     74.98%     92.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               156898      7.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1111116820                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4210153853                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1093226495                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1250761821                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1138682396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112601568                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12978902                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99088679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116575                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7537507                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     59950891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1982692068                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793443                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1170543918     59.04%     59.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          568688056     28.68%     87.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201342334     10.15%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32531337      1.64%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5984832      0.30%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2446878      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             765340      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             245909      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             143464      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1982692068                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523840                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29530043                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5281248                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           363205162                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140426226                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2123933168                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2858530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              285516159                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670621269                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7353741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               845329017                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12657836                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                68185                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1426580751                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1167476685                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750147645                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                804644615                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15161671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11160961                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35904578                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                79526368                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1426580711                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136738                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4719                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17512570                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4715                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3085066702                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2323466151                       # The number of ROB writes
system.cpu0.timesIdled                       26072581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.479453                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10022665                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10721784                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2289280                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19102428                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            351754                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         647490                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          295736                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20971246                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4853                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811200                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1311643                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12201626                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1174429                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23625879                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55072866                       # Number of instructions committed
system.cpu1.commit.committedOps              56884239                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    347749525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163578                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.791743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    323888754     93.14%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11932232      3.43%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3980879      1.14%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3614009      1.04%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1005051      0.29%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       309812      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1726987      0.50%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       117372      0.03%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1174429      0.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    347749525                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502336                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52970170                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16125276                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32008635     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17936476     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3316469      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56884239                       # Class of committed instruction
system.cpu1.commit.refs                      21252957                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55072866                       # Number of Instructions Simulated
system.cpu1.committedOps                     56884239                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.386724                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.386724                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            302819318                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               983650                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9045258                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              89117285                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13227898                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29537583                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1312152                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1369900                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4598217                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20971246                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13369128                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    334467831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               149343                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     103039127                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4579578                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059622                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14737530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10374419                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.292945                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         351495168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304458                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.801560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               291282410     82.87%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32143244      9.14%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16651513      4.74%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6487329      1.85%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2999568      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1484872      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  442488      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     147      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3597      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           351495168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         240004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1376491                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14829571                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185420                       # Inst execution rate
system.cpu1.iew.exec_refs                    22609714                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5224491                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              260947705                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22806700                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711822                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1741439                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7105631                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80500168                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17385223                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1111804                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65218823                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1597273                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2556047                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1312152                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6093795                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          290478                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8658                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          559                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2670                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6681424                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1977950                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           559                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       204771                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1171720                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36896286                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64734763                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855613                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31568928                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184044                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64751459                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81365872                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43170641                       # number of integer regfile writes
system.cpu1.ipc                              0.156575                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156575                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39951673     60.23%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19327966     29.14%     94.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3428221      5.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              66330627                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1902444                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028681                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 292234     15.36%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1449222     76.18%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               160986      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64610434                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         486175124                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64734751                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104116537                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  72365690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 66330627                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134478                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23615928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116284                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700216                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15500993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    351495168                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188710                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637487                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          310345106     88.29%     88.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27473167      7.82%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7271012      2.07%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2997015      0.85%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2495886      0.71%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             358502      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             380051      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             127401      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              47028      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      351495168                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188581                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16084332                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1931274                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22806700                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7105631                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       351735172                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1775045578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              280375363                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37992896                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11030835                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15904600                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1968414                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41776                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            104405986                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84857294                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57657860                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29568834                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10104433                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1312152                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24310456                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19664964                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       104405974                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23763                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22946842                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   427084993                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164771889                       # The number of ROB writes
system.cpu1.timesIdled                           2683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11598032                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7511551                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20049774                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             197985                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1646562                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12692080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25320052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1932752                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        82328                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59485642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3869692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118959292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3952020                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10225643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2837868                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9789978                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2465238                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2465235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10225643                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           738                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38010930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38010930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    993839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               993839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12692206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12692206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12692206                       # Request fanout histogram
system.membus.respLayer1.occupancy        65227199581                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39401150020                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       285853500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   449891857.821827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       283000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1037204500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1061966336500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1429267500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    180545927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       180545927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    180545927                       # number of overall hits
system.cpu0.icache.overall_hits::total      180545927                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31811759                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31811759                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31811759                       # number of overall misses
system.cpu0.icache.overall_misses::total     31811759                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 416891008496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 416891008496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 416891008496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 416891008496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    212357686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    212357686                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    212357686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    212357686                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149803                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149803                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149803                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149803                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13104.934200                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13104.934200                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13104.934200                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13104.934200                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3479                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          381                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.925373                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30020813                       # number of writebacks
system.cpu0.icache.writebacks::total         30020813                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1790913                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1790913                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1790913                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1790913                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30020846                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30020846                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30020846                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30020846                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 369998257498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 369998257498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 369998257498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 369998257498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141369                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141369                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141369                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141369                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12324.711219                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12324.711219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12324.711219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12324.711219                       # average overall mshr miss latency
system.cpu0.icache.replacements              30020813                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    180545927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      180545927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31811759                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31811759                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 416891008496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 416891008496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    212357686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    212357686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13104.934200                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13104.934200                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1790913                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1790913                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30020846                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30020846                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 369998257498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 369998257498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141369                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141369                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12324.711219                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12324.711219                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          210566588                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30020813                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.014020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        454736217                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       454736217                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410394322                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410394322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410394322                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410394322                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44920797                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44920797                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44920797                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44920797                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1168093366467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1168093366467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1168093366467                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1168093366467                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455315119                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455315119                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455315119                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455315119                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098659                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26003.398080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26003.398080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26003.398080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26003.398080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6491614                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       522288                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           122245                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4976                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.103309                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.961415                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27714909                       # number of writebacks
system.cpu0.dcache.writebacks::total         27714909                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17957276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17957276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17957276                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17957276                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26963521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26963521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26963521                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26963521                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 487679282811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 487679282811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 487679282811                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 487679282811                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059219                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059219                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059219                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059219                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18086.632039                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18086.632039                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18086.632039                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18086.632039                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27714909                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    294977833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      294977833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33186022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33186022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 731671836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 731671836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328163855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328163855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101126                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101126                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22047.590895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22047.590895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11297126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11297126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21888896                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21888896                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 345768466000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 345768466000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15796.523772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15796.523772                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115416489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115416489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11734775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11734775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 436421529967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 436421529967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127151264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127151264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092290                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092290                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37190.447194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37190.447194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6660150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6660150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5074625                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5074625                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 141910816811                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 141910816811                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039910                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039910                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27964.788888                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27964.788888                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1248                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1248                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8323500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8323500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.394937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.394937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6669.471154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6669.471154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1232                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1232                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       634000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       634000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4464.788732                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4464.788732                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       492000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       492000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3464.788732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3464.788732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050695                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050695                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65658349000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65658349000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419979                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419979                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86303.875885                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86303.875885                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760780                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760780                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64897568000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64897568000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419978                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419978                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85303.988012                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85303.988012                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987881                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439173902                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27724076                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.840885                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987881                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        941989796                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       941989796                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29941307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25560545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              294822                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55797560                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29941307                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25560545                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                886                       # number of overall hits
system.l2.overall_hits::.cpu1.data             294822                       # number of overall hits
system.l2.overall_hits::total                55797560                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             79532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2152894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1431589                       # number of demand (read+write) misses
system.l2.demand_misses::total                3665836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            79532                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2152894                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1821                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1431589                       # number of overall misses
system.l2.overall_misses::total               3665836                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6979828997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 227027786175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    174455997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159501312999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     393683384168                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6979828997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 227027786175                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    174455997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159501312999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    393683384168                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30020839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27713439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59463396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30020839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27713439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59463396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.672700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.829228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061649                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.672700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.829228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061649                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87761.265868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105452.375349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95802.304778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111415.575978                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107392.524971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87761.265868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105452.375349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95802.304778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111415.575978                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107392.524971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1035452                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     30709                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.718193                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8683004                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2837868                       # number of writebacks
system.l2.writebacks::total                   2837868                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         136830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              189250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        136830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             189250                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2016064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1379277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3476586                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2016064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1379277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9350097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12826683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6179255498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 196156151784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155805497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 140682351334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 343173564113                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6179255498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 196156151784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155805497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 140682351334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 880691271259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1223864835372                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.667159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.798927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.667159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.798927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77786.169237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97296.589684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86271.039313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101997.170499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98709.930982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77786.169237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97296.589684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86271.039313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101997.170499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94190.602649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95415.536142                       # average overall mshr miss latency
system.l2.replacements                       16424885                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7493372                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7493372                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7493372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7493372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51852224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51852224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51852224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51852224                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9350097                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9350097                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 880691271259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 880691271259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94190.602649                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94190.602649                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8661.290323                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         6500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       622000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       296000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       918000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.968750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20064.516129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19733.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19956.521739                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       314500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       353500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20794.117647                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4380913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4507443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1459031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1093999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2553030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147964871198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115416695848                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  263381567046                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5839944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7060473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101413.109933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105499.818417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103164.305569                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24792                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            89605                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1394218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1069207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2463425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 128550931400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102168855940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 230719787340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.876019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92202.891800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95555.730499                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93658.133428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29941307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29942193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        79532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            81353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6979828997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    174455997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7154284994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30020839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30023546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.672700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87761.265868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95802.304778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87941.255934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6179255498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155805497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6335060995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.667159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77786.169237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86271.039313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77974.779925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21179632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       168292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21347924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       693863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       337590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1031453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79062914977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44084617151                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123147532128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21873495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22379377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.667330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113946.002276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130586.264851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119392.286539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27520                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        99537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       621846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       310070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       931916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67605220384                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38513495394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 106118715778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.612929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108716.981992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124209.034715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113871.546124                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               138                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          641                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          292                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             933                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10958444                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2850463                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13808907                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          748                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.856952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.904025                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.871148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17095.856474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9761.859589                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14800.543408                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          149                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          196                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          492                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          737                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10015454                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5036977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15052431                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.657754                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.758514                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.688142                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20356.613821                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20559.089796                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20423.922659                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   127832848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16425218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.782719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.602947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.419375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.452572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.941320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.581930                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.337218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 966906394                       # Number of tag accesses
system.l2.tags.data_accesses                966906394                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5084096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     129161984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      88324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    589530048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          812216192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5084096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5199680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181623552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181623552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2018156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1380070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9211407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12690878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2837868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2837868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4781002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121461837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           108693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83058910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    554384507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763794950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4781002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       108693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4889695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170795846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170795846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170795846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4781002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121461837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          108693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83058910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    554384507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            934590796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2752611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1915485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1355518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9200628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008130718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21239327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2591868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12690878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2837868                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12690878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2837868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138004                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            643242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            649854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            742348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1366396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            778632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            872561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            785237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            805961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            911347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            811312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           736637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           692421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           772069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           654517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           652375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           677965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            239304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 553381964856                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                62764370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            788748352356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44084.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62834.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10298435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1628574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12690878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2837868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1834776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1955953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1405430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1070613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  698229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  660730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  623059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  578191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  517874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  453317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 485863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 996024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 440087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 224774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 195926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 173751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 146032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  82618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 159591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 169021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 175630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 181955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 171774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 163606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 163327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3378435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.940733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.153094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.917824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1060936     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1117504     33.08%     64.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       275413      8.15%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       185101      5.48%     78.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       172499      5.11%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       141728      4.20%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73225      2.17%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37996      1.12%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314033      9.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3378435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.289951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.344429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    690.971460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168969    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147276     87.16%     87.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3381      2.00%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12632      7.48%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3595      2.13%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1321      0.78%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              453      0.27%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              179      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              803383936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8832256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176165376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               812216192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181623552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       755.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1063395495000                       # Total gap between requests
system.mem_ctrls.avgGap                      68479.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5083968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    122591040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86753152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    588840192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176165376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4780881.151733630337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115282628.157262906432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 108693.321248674256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81581258.821905001998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 553735777.903403759003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165663065.878162115812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2018156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1380070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9211407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2837868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2885395606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 113315310751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80176081                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  83451821776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 589015648142                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25528889479157                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36322.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56147.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44394.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60469.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63944.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8995798.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12128232480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6446281875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42187711020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7287715080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83943228720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     231507856950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     213389927520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       596890953645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.306584                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 552015097608                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35508980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 475871526392                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11993893380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6374878950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47439809340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7080773400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83943228720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     333389393040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127594949760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       617816926590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.985030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 327936465773                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35508980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 699950158227                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10081831443.181818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47231585348.279434                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 354886616500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   176194437000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 887201167000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13366059                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13366059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13366059                       # number of overall hits
system.cpu1.icache.overall_hits::total       13366059                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3069                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3069                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3069                       # number of overall misses
system.cpu1.icache.overall_misses::total         3069                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    212241999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212241999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    212241999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212241999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13369128                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13369128                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13369128                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13369128                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000230                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000230                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69156.728250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69156.728250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69156.728250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69156.728250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2675                       # number of writebacks
system.cpu1.icache.writebacks::total             2675                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2707                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2707                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    188513499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    188513499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    188513499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    188513499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69639.268194                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69639.268194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69639.268194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69639.268194                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2675                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13366059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13366059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    212241999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212241999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13369128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13369128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69156.728250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69156.728250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    188513499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    188513499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69639.268194                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69639.268194                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990121                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13353958                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4992.133832                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326997500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990121                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26740963                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26740963                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16414527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16414527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16414527                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16414527                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3901109                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3901109                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3901109                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3901109                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 429868345073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 429868345073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 429868345073                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 429868345073                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20315636                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20315636                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20315636                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20315636                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192025                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192025                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192025                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192025                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 110191.318692                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110191.318692                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 110191.318692                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110191.318692                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1453060                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       272922                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2151                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.098437                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.881450                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726037                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726037                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2873258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2873258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2873258                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2873258                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103726410393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103726410393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103726410393                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103726410393                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050594                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050594                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050594                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100915.804327                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100915.804327                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100915.804327                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100915.804327                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726037                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14700538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14700538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2299056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2299056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 233907795500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 233907795500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16999594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16999594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135242                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135242                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101740.799485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101740.799485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1792944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1792944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       506112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       506112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47037821500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47037821500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92939.549942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92939.549942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1713989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1713989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1602053                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1602053                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 195960549573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 195960549573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3316042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3316042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.483122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.483122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122318.393694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122318.393694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1080314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1080314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56688588893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56688588893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157338                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157338                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108653.155875                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108653.155875                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8186500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8186500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.357918                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.357918                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49615.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49615.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 90510.869565                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90510.869565                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       923000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       923000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8026.086957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8026.086957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7026.086957                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7026.086957                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63186337000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63186337000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390989                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390989                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89226.074616                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89226.074616                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62478177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62478177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390989                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390989                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88226.074616                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88226.074616                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.553072                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19246889                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735905                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.087524                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327009000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.553072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45991402                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45991402                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1063395604000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52403671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10331240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51971051                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13587017                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15745338                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7078850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7078850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30023553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22380119                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1071                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     90062497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     83153594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5188975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             178413155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3842665664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3547414336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       344448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220956224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7611380672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32189876                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182847936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91659770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85759187     93.56%     93.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5814900      6.34%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83170      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2513      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91659770                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118949173738                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41589423324                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45068271344                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604258872                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4064492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1648192937000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704576                       # Number of bytes of host memory used
host_op_rate                                   140692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10158.14                       # Real time elapsed on the host
host_tick_rate                               57569351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425537616                       # Number of instructions simulated
sim_ops                                    1429164376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.584797                       # Number of seconds simulated
sim_ticks                                584797333000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.912092                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93586165                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93668507                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3543288                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102417634                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5205                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12620                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7415                       # Number of indirect misses.
system.cpu0.branchPred.lookups              103907976                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1462                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           752                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3541423                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59980826                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13345227                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2775                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120211035                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262508962                       # Number of instructions committed
system.cpu0.commit.committedOps             262509572                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1147335085                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.161469                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1084129696     94.49%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12384253      1.08%     95.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20778266      1.81%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2254638      0.20%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1077924      0.09%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1262604      0.11%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       298998      0.03%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11803479      1.03%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13345227      1.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1147335085                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10333                       # Number of function calls committed.
system.cpu0.commit.int_insts                261268599                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81050734                       # Number of loads committed
system.cpu0.commit.membars                        972                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1023      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180185663     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81051430     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270102      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262509572                       # Class of committed instruction
system.cpu0.commit.refs                      82321626                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262508962                       # Number of Instructions Simulated
system.cpu0.committedOps                    262509572                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.443881                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.443881                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            953129174                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1954                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80876732                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404429136                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49178304                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139017239                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3541810                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3662                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20350773                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  103907976                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94751871                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1065337528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1020137                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     462882018                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7087350                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089072                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96336032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93591370                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.396793                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1165217300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.397251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.705398                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               822330882     70.57%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               238904643     20.50%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96323200      8.27%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3320760      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2323385      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13022      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1999688      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     436      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1284      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1165217300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1341365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3662846                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72873454                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.453991                       # Inst execution rate
system.cpu0.iew.exec_refs                   302538337                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1291448                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              100202141                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118602486                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1955                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2067956                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677218                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379162536                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            301246889                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3128873                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            529606835                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                955686                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            596277770                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3541810                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            597491492                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19486639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1608                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37551752                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406326                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           180                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       648122                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3014724                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                276033317                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323547749                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744772                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205581823                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.277352                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324454444                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               638541385                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250295948                       # number of integer regfile writes
system.cpu0.ipc                              0.225029                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225029                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1273      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            227969689     42.79%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1358      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  249      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           303421928     56.96%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340890      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             532735707                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40535667                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.076090                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2107719      5.20%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38426953     94.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  995      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             573269781                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2277736435                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323547431                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        495815319                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379159536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                532735707                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3000                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116652967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6512693                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           225                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74627294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1165217300                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.194788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          948421500     81.39%     81.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94307371      8.09%     89.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39107718      3.36%     92.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18427436      1.58%     94.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35270975      3.03%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19835046      1.70%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5755616      0.49%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2595338      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1496300      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1165217300                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.456673                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2478189                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          520899                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118602486                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677218                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    573                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1166558665                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3036001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              706228609                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201263768                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25855734                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59631553                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             239790819                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               294747                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523526083                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390419530                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301116917                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                145433248                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1130020                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3541810                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            250291497                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99853157                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       523525769                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90583                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1235                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                122686512                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1233                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1516707475                       # The number of ROB reads
system.cpu0.rob.rob_writes                  783335584                       # The number of ROB writes
system.cpu0.timesIdled                          16528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  250                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.503389                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16342745                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16424310                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2196498                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28115725                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4163                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21366                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17203                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29826591                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          354                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           462                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2196222                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13123485                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3090376                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48231318                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57197167                       # Number of instructions committed
system.cpu1.commit.committedOps              57197950                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    194427306                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.294187                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.215381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175513523     90.27%     90.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8149133      4.19%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4403685      2.26%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       868292      0.45%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       626501      0.32%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       962068      0.49%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        98877      0.05%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       714851      0.37%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3090376      1.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    194427306                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55958275                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13956458                       # Number of loads committed
system.cpu1.commit.membars                       1141                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1141      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41863768     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13956920     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1375881      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57197950                       # Class of committed instruction
system.cpu1.commit.refs                      15332801                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57197167                       # Number of Instructions Simulated
system.cpu1.committedOps                     57197950                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.544354                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.544354                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            128021577                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  287                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13899018                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118035876                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15695409                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53806490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2205316                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  658                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2763333                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29826591                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18004082                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    181665032                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               611443                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138609598                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4411184                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147127                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18621501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16346908                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.683725                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         202492125                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.684527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.092786                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               119376676     58.95%     58.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50019935     24.70%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22881202     11.30%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4013432      1.98%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3188987      1.57%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39774      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2971547      1.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     527      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           202492125                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         234884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2341582                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18172542                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.433707                       # Inst execution rate
system.cpu1.iew.exec_refs                    25904719                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1541786                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57104738                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26099831                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1560                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3396463                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2444481                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          104993732                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24362933                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1864183                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87924208                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                345472                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             39903989                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2205316                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             40472311                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       660222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          285772                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          981                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8960                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12143373                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1068138                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8960                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1254841                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1086741                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65517453                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81624698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735514                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48189020                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.402634                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81989409                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113632021                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62278449                       # number of integer regfile writes
system.cpu1.ipc                              0.282139                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.282139                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1323      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63054743     70.23%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2872      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25104254     27.96%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1625039      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89788391                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     968533                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010787                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 152624     15.76%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815709     84.22%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  200      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90755601                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         383369791                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81624698                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152798445                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104990855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89788391                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47795782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           332351                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32074989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    202492125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.443417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998126                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          154808346     76.45%     76.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24654236     12.18%     88.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12889865      6.37%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4703799      2.32%     97.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3431431      1.69%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1098198      0.54%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             498558      0.25%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226570      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             181122      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      202492125                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.442903                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5131525                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          925049                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26099831                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2444481                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    182                       # number of misc regfile reads
system.cpu1.numCycles                       202727009                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   966770019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              104964737                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42700406                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3345437                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18302448                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              19888984                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               288595                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            151964494                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113163926                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86122627                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53054542                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1130295                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2205316                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23917520                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43422221                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       151964494                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         47562                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1213                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11074331                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1211                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   296765886                       # The number of ROB reads
system.cpu1.rob.rob_writes                  218933256                       # The number of ROB writes
system.cpu1.timesIdled                           2475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30931107                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3771666                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            35244827                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2122                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1371685                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     49684548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      99204176                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       380623                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       160265                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25324813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21940606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50648492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22100871                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           49659830                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       418669                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         49101399                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1551                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            436                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22286                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      49659832                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    148886290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              148886290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3206450304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3206450304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1322                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          49684105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                49684105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            49684105                       # Request fanout histogram
system.membus.respLayer1.occupancy       256609769982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        115276249328                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   584797333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   584797333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    79895263.157895                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   35246405.302278                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     97315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   583279323000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1518010000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94735393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94735393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94735393                       # number of overall hits
system.cpu0.icache.overall_hits::total       94735393                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16477                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16477                       # number of overall misses
system.cpu0.icache.overall_misses::total        16477                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1087586999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1087586999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1087586999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1087586999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94751870                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94751870                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94751870                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94751870                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000174                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000174                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66006.372459                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66006.372459                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66006.372459                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66006.372459                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1170                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.411765                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15136                       # number of writebacks
system.cpu0.icache.writebacks::total            15136                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1340                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1340                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15137                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15137                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1001892999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1001892999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1001892999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1001892999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66188.346370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66188.346370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66188.346370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66188.346370                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15136                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94735393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94735393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1087586999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1087586999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94751870                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94751870                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66006.372459                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66006.372459                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1001892999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1001892999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66188.346370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66188.346370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94750713                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15168                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6246.750593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        189518876                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       189518876                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66486426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66486426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66486426                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66486426                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36346206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36346206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36346206                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36346206                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2852534524130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2852534524130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2852534524130                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2852534524130                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102832632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102832632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102832632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102832632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353450                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78482.318736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78482.318736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78482.318736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78482.318736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    865938883                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       267202                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19711830                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4928                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.929908                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.221185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23249838                       # number of writebacks
system.cpu0.dcache.writebacks::total         23249838                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13094491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13094491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13094491                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13094491                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23251715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23251715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23251715                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23251715                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2036749130904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2036749130904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2036749130904                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2036749130904                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.226112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.226112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.226112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.226112                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87595.651800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87595.651800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87595.651800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87595.651800                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23249838                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65618205                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65618205                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35945037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35945037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2826741697000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2826741697000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101563242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101563242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78640.667333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78640.667333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12737646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12737646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23207391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23207391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2034144870500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2034144870500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87650.734652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87650.734652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       868221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        868221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       401169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       401169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25792827130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25792827130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64294.168119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64294.168119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       356845                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       356845                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2604260404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2604260404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58755.085371                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58755.085371                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6708500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6708500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.167260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.167260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47578.014184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47578.014184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          134                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       307500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       307500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          511                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          511                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1195500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1195500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315930                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315930                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5065.677966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5065.677966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.315930                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.315930                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4065.677966                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4065.677966                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           93                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           93                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       422500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       422500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          752                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          752                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.123670                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.123670                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4543.010753                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4543.010753                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.123670                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.123670                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3543.010753                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3543.010753                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999302                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89742456                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23250524                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.859804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999302                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        228920440                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       228920440                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2462464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              338989                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2806129                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4165                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2462464                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                511                       # number of overall hits
system.l2.overall_hits::.cpu1.data             338989                       # number of overall hits
system.l2.overall_hits::total                 2806129                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10972                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20786593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1703942                       # number of demand (read+write) misses
system.l2.demand_misses::total               22503537                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10972                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20786593                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2030                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1703942                       # number of overall misses
system.l2.overall_misses::total              22503537                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    933028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1962592047539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    180792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 195482471100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2159188338639                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    933028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1962592047539                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    180792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 195482471100                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2159188338639                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23249057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2042931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25309666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23249057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2042931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25309666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.724846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.798898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889128                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.724846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.798898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889128                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85037.185563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94416.244525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89060.098522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114723.664949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95948.843004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85037.185563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94416.244525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89060.098522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114723.664949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95948.843004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1300709                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     67530                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.261202                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  27705345                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              418668                       # number of writebacks
system.l2.writebacks::total                    418668                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1246013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1298008                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1246013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1298008                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19540580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1651991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21205529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19540580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1651991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     28703766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         49909295                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    822225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1698535934164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    159558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 175589309875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1875107027539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    822225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1698535934164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    159558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 175589309875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2216912952259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4092019979798                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.723195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.840489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.791421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.723195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.840489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.791421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.971946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75109.664748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86923.516813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79342.615614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106289.507555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88425.383188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75109.664748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86923.516813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79342.615614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106289.507555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77234.219101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81989.136088                       # average overall mshr miss latency
system.l2.replacements                       71363523                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       475179                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           475179                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       475180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       475180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24458788                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24458788                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24458791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24458791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     28703766                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       28703766                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2216912952259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2216912952259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77234.219101                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77234.219101                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  170                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                645                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3756000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       530500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4286500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          649                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              815                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782743                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.825301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7393.700787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3872.262774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6645.736434                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          499                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           635                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10410000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2727500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13137500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.768875                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.819277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.779141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20861.723447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.147059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20688.976378                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.903226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 23333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         5000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       437000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       576000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        34750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35979                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2324940999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2147752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4472692999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.599795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.556765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.578448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90127.965537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91106.812590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90595.361535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13445                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        12079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1254918499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1106357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2361275999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.280855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.239224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.260202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103892.582085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109226.725244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106325.468255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    933028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    180792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1113820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.724846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.798898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.735490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85037.185563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89060.098522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85665.282264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    822225500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    159558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    981783500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.723195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.791421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.733001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75109.664748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79342.615614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75766.592067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2445252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       320222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2765474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20760797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1680368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22441165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1960267106540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 193334719100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2153601825640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23206049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2000590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25206639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.894629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.890288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94421.572859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115054.987419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95966.578635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1232296                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38506                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1270802                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19528501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1641862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21170363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1697281015665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 174482952375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1871763968040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.841526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.820689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86913.020905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106271.387227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88414.353974                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    77423845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  71363588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.084921                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.548849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.403287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.889070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.150175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.352326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.408596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 473321116                       # Number of tag accesses
system.l2.tags.data_accesses                473321116                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        700544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1252057280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     105797312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1820971392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3179655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       700544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        829376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26794816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26794816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19563395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1653083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28452678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            49682115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       418669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             418669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1197926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2141010585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           220302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        180912781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3113850370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5437191965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1197926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       220302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1418228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45818978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45818978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45818978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1197926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2141010585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          220302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       180912781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3113850370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5483010943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    392395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19509806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1636994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  28435688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034190545250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24114                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24114                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80769207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370409                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    49682116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     418672                       # Number of write requests accepted
system.mem_ctrls.readBursts                  49682116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   418672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86668                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26277                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1217588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1095808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1040008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1036678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4965297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7030571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7151025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5486207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5747380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5023985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2944536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1534283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1423997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1353271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1295264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1249550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1389824043536                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               247977240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2319738693536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28023.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46773.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 41711165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              49682116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               418672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4345441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6350551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7500585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7546960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6011353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4470369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3217253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2367824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1719467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1444019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1260955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1398941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 927130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 412449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 276376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 182893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 108279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7946064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.617052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.002262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.937645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       631069      7.94%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2588529     32.58%     40.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1245832     15.68%     56.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       870095     10.95%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       653294      8.22%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       388445      4.89%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       283381      3.57%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       223848      2.82%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1061571     13.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7946064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2056.709090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    188.257943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  38672.996071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24098     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21484     89.09%     89.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              432      1.79%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1245      5.16%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              583      2.42%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              189      0.78%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               84      0.35%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24114                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3174108672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5546752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25113472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3179655424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26795008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5427.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5437.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  584797418500                       # Total gap between requests
system.mem_ctrls.avgGap                      11672.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       700608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1248627584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    104767616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1819884032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25113472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1198035.559440555749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2135145824.955395221710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 220301.962286821828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 179152007.179211944342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3111990991.244824886322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42943889.417498417199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19563395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1653083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28452678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       418672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    368486886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 887041667737                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75803261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 106905177441                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1325347558211                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14492977437483                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33660.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45341.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37656.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64670.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46580.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34616543.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24388140840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12962604270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        146885979240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          971118360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46163151840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     261266678010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4548131040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       497185803600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        850.184800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9443528949                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19527560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 555826244051                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32346756120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17192708610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        207225519480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1077199200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46163151840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     264113390820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2150899200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       570269625270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        975.157705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3347078680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19527560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 561922694320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3002695083.850932                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6036423077.747499                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15351284500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101363424500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483433908500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18001435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18001435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18001435                       # number of overall hits
system.cpu1.icache.overall_hits::total       18001435                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2647                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2647                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2647                       # number of overall misses
system.cpu1.icache.overall_misses::total         2647                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    198923500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    198923500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    198923500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    198923500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18004082                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18004082                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18004082                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18004082                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75150.547790                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75150.547790                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75150.547790                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75150.547790                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2541                       # number of writebacks
system.cpu1.icache.writebacks::total             2541                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          106                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2541                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2541                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2541                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2541                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    190651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    190651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    190651000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    190651000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75029.909484                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75029.909484                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75029.909484                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75029.909484                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2541                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18001435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18001435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2647                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2647                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    198923500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    198923500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18004082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18004082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75150.547790                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75150.547790                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2541                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2541                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    190651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    190651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75029.909484                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75029.909484                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18018784                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2573                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7003.025262                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36010705                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36010705                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16118507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16118507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16118507                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16118507                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4724433                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4724433                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4724433                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4724433                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 389106343264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 389106343264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 389106343264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 389106343264                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20842940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20842940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20842940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20842940                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226668                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82360.432091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82360.432091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82360.432091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82360.432091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     44418911                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43975                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           698938                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            627                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.552005                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.135566                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2042970                       # number of writebacks
system.cpu1.dcache.writebacks::total          2042970                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2679553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2679553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2679553                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2679553                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2044880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2044880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2044880                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2044880                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 203576210819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 203576210819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 203576210819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 203576210819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99554.111155                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99554.111155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99554.111155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99554.111155                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2042969                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15142627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15142627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4325233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4325233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 363518126500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 363518126500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19467860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19467860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.222173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.222173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84045.906082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84045.906082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2322882                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2322882                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2002351                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2002351                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 201137469000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 201137469000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100450.654755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100450.654755                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       975880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        975880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       399200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       399200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25588216764                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25588216764                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1375080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1375080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.290310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.290310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64098.739389                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64098.739389                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       356671                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       356671                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42529                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42529                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2438741819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2438741819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57343.032260                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57343.032260                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          674                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          674                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12263000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12263000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.184019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.184019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80677.631579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80677.631579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6574000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6574000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77341.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77341.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1471500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1471500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7178.048780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7178.048780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1267500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1267500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6182.926829                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6182.926829                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          153                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          153                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          462                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          462                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.331169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.331169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5209.150327                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5209.150327                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          153                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          153                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       644000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       644000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.331169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.331169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4209.150327                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4209.150327                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.980546                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18173020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2044748                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.887658                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.980546                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999392                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999392                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43734775                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43734775                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 584797333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25227344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       893848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24835304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        70944856                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         42164212                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1726                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25209667                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69751602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6131420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75936054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1937408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2975929280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       325248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261497600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3239689536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       113532281                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27001152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138853827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372545                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              116370583     83.81%     83.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22322979     16.08%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 160265      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138853827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50645636643                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34880152720                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22711984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3069630004                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3815991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
