/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [3:0] _04_;
  reg [3:0] _05_;
  reg [5:0] _06_;
  reg [5:0] _07_;
  wire [21:0] _08_;
  wire [4:0] _09_;
  wire [20:0] _10_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [18:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [20:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_53z;
  wire [22:0] celloutsig_0_55z;
  wire [14:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_62z;
  wire [8:0] celloutsig_0_64z;
  wire [44:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_2z[0] : celloutsig_0_2z[3];
  assign celloutsig_0_57z = celloutsig_0_20z[4] ? celloutsig_0_4z[0] : celloutsig_0_21z;
  assign celloutsig_0_9z = celloutsig_0_7z[1] ? celloutsig_0_8z[6] : celloutsig_0_4z[2];
  assign celloutsig_0_26z = _00_ ? celloutsig_0_9z : celloutsig_0_8z[3];
  assign celloutsig_0_27z = celloutsig_0_23z ? _00_ : celloutsig_0_1z[11];
  assign celloutsig_0_0z = ~(in_data[47] | in_data[38]);
  assign celloutsig_0_31z = ~(_01_ | celloutsig_0_20z[2]);
  assign celloutsig_0_52z = ~celloutsig_0_31z;
  assign celloutsig_0_68z = ~_02_;
  assign celloutsig_1_11z = ~celloutsig_1_2z[1];
  assign celloutsig_1_18z = ~in_data[184];
  assign celloutsig_0_36z = ~(celloutsig_0_20z[0] ^ celloutsig_0_26z);
  assign celloutsig_0_21z = ~(celloutsig_0_15z[0] ^ celloutsig_0_20z[3]);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_32z[6:2];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= { _04_[3:2], celloutsig_0_11z, celloutsig_0_11z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_27z, celloutsig_0_20z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_0_51z[17:13], celloutsig_0_27z };
  reg [21:0] _28_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 22'h000000;
    else _28_ <= { celloutsig_0_1z[15:3], celloutsig_0_7z, celloutsig_0_2z };
  assign { _08_[21:7], _04_[3:2], _08_[4:0] } = _28_;
  reg [4:0] _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 5'h00;
    else _29_ <= celloutsig_0_6z[4:0];
  assign { _09_[4], _00_, _09_[2:0] } = _29_;
  reg [20:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 21'h000000;
    else _30_ <= { celloutsig_0_13z[3], celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_0z };
  assign { _02_, _10_[19:7], _01_, _10_[5:0] } = _30_;
  assign celloutsig_0_12z = { celloutsig_0_7z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[59:51] };
  assign celloutsig_0_43z = { celloutsig_0_8z[2:0], celloutsig_0_27z, celloutsig_0_26z, _03_ } > in_data[12:3];
  assign celloutsig_0_42z = { _08_[14:11], celloutsig_0_30z } <= in_data[55:51];
  assign celloutsig_0_22z = { celloutsig_0_13z[3:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_21z } <= { _08_[15:7], _04_[3] };
  assign celloutsig_0_55z = { celloutsig_0_36z, celloutsig_0_51z, celloutsig_0_23z } % { 1'h1, celloutsig_0_49z[4:0], celloutsig_0_26z, celloutsig_0_30z, _05_, _05_, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_14z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:1] % { 1'h1, in_data[121:118] };
  assign celloutsig_0_15z = celloutsig_0_2z[2:0] % { 1'h1, celloutsig_0_4z[1], celloutsig_0_9z };
  assign celloutsig_0_53z = { celloutsig_0_36z, _03_, _05_ } | { celloutsig_0_32z[9:1], celloutsig_0_27z };
  assign celloutsig_0_18z = celloutsig_0_13z[3] & celloutsig_0_9z;
  assign celloutsig_0_23z = celloutsig_0_9z & celloutsig_0_10z[5];
  assign celloutsig_0_29z = _08_[17] & celloutsig_0_12z[0];
  assign celloutsig_0_58z = | { celloutsig_0_57z, celloutsig_0_52z, celloutsig_0_50z, celloutsig_0_43z, celloutsig_0_42z, celloutsig_0_40z[10:8], celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_1_19z = | { celloutsig_1_11z, in_data[153:149] };
  assign celloutsig_0_38z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_36z };
  assign celloutsig_0_44z = ~^ { celloutsig_0_38z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_0_30z = ^ celloutsig_0_10z[5:0];
  assign celloutsig_0_11z = ^ { in_data[13:6], celloutsig_0_5z };
  assign celloutsig_0_56z = { celloutsig_0_49z[4:2], celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_18z } >> celloutsig_0_51z[14:0];
  assign celloutsig_0_7z = { in_data[15:13], celloutsig_0_5z } >> celloutsig_0_6z[4:1];
  assign celloutsig_0_34z = celloutsig_0_7z[3:1] <<< celloutsig_0_8z[7:5];
  assign celloutsig_0_40z = { _09_[4], _00_, _09_[2:1], celloutsig_0_22z, celloutsig_0_12z } <<< celloutsig_0_1z[15:1];
  assign celloutsig_0_50z = _08_[3:1] <<< _08_[2:0];
  assign celloutsig_0_8z = celloutsig_0_3z[8:1] <<< { celloutsig_0_1z[9:6], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_1z[8:6] - celloutsig_0_1z[5:3];
  assign celloutsig_0_41z = { celloutsig_0_10z, celloutsig_0_11z } - { _08_[21:14], celloutsig_0_30z };
  assign celloutsig_0_46z = { in_data[18:12], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_44z, _05_ } - { celloutsig_0_10z[6:0], celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_12z };
  assign celloutsig_0_49z = { celloutsig_0_26z, celloutsig_0_14z } - _06_;
  assign celloutsig_0_51z = { in_data[23:9], _09_[4], _00_, _09_[2:0], celloutsig_0_26z } - { _10_[13:7], _01_, _10_[5:3], celloutsig_0_38z, celloutsig_0_41z };
  assign celloutsig_0_62z = { celloutsig_0_53z[7:3], celloutsig_0_2z, celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_36z } - { celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_67z = { celloutsig_0_62z[6:3], celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_58z, celloutsig_0_12z } - { celloutsig_0_56z[11:0], celloutsig_0_40z, _07_, celloutsig_0_64z, celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[121:116] - in_data[107:102];
  assign celloutsig_0_10z = in_data[55:48] - { celloutsig_0_6z[3:2], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[31:16] - in_data[91:76];
  assign celloutsig_0_14z = celloutsig_0_2z - { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:1], celloutsig_0_2z } ^ in_data[68:60];
  assign celloutsig_0_32z = { celloutsig_0_20z[1], celloutsig_0_0z, celloutsig_0_10z } ^ { _08_[1:0], celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_18z };
  assign celloutsig_0_6z = in_data[82:75] ^ in_data[40:33];
  assign celloutsig_0_64z = celloutsig_0_55z[11:3] ^ celloutsig_0_46z[16:8];
  assign celloutsig_0_13z = celloutsig_0_1z[9:6] ^ celloutsig_0_2z[3:0];
  assign celloutsig_0_19z = _08_[17:13] ^ celloutsig_0_12z[9:5];
  assign celloutsig_0_20z = celloutsig_0_8z[6:2] ^ { celloutsig_0_14z[2], celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:3] ^ in_data[52:48];
  assign _04_[1:0] = { celloutsig_0_11z, celloutsig_0_11z };
  assign _08_[6:5] = _04_[3:2];
  assign _09_[3] = _00_;
  assign { _10_[20], _10_[6] } = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z[33:2], celloutsig_0_68z };
endmodule
