Version 4
SHEET 1 1216 680
WIRE 128 176 -64 176
WIRE 96 208 32 208
WIRE 320 208 192 208
WIRE 320 240 192 240
WIRE -64 320 -64 176
WIRE 32 368 32 208
FLAG 128 352 0
FLAG -64 400 0
FLAG 320 208 Q
FLAG 320 240 Qbar
FLAG 32 448 0
SYMBOL s_d_flip_flop 144 224 R0
SYMATTR InstName X1
SYMBOL voltage 128 256 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 5 0 1n 1n 2m 4m)
SYMBOL voltage -64 304 R0
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL voltage 32 352 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value PULSE(0 5 0 1n 1n 8m 16m)
TEXT 232 80 Left 2 !.lib Z:\\home\\sdanthinne\\Documents\\307\\gateTransistorModels\\DetailedModel.mod
TEXT 464 256 Left 2 !.tran 30m
