{
    "aditional folders" : ["Flute/src_SSITH_P2/build_dir","tutorial"],
    "packages": ["FIFO" ,"GetPut","AXI4_Interconnect","SourceSink","Routable","Core","MemSim"],
    "name" : "top",
    "package_name" : "fifoChain",
    "typedefs": [
        {
            "name" : "DATASIZE",
            "value" : 1
        },
        {
            "name" : "ADDRWIDTH",
            "value" : 4
        }
    ],
    "modules" : [
        {
            "name" : "ff1",
            "function": "mkFIFO",
            "function_params": [],
            "interface_params": ["Bit#(8)"]
        },
        {
            "name" : "ff1get",
            "function": "toGet",
            "function_params": ["ff1"]
        },
        {
            "name" : "ff2",
            "function": "mkFIFO",
            "function_params": [],
            "interface_params": ["Bit#(8)"]
        },
        {
            "name" : "ff2put",
            "function": "toPut",
            "function_params": ["ff2"]
        },
        {
            "name" : "core",
            "function": "mkCore"
        },
        {
            "name" : "memory",
            "function": "mkAXI4SimpleMem",
            "function_params": [4096,"Maybe#('xddd')"],
            "interface_params": [6, 64, 64, 0, 0, 0, 0, 0]
        }
    ],

    "connections": [
        {
            "from" : "ff1get",
            "to" : "ff2put"
        }
    ],
    
    "busses": [
        {
            "name" : "mainBus",
            "function": "mkAXI4Bus",
            "masters" : ["core.core_mem_master"],
            "slaves" : [{
                "name" : "memory",
                "routes" : [[0,4096],[5096,6400]]
            }]
        }
    ]
}