$comment
	File created using the following command:
		vcd file Practica1.msim.vcd -direction
$end
$date
	Sun Aug 27 19:47:27 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Practica1_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " RESET $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 / ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 0 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 1 A~output_o $end
$var wire 1 2 C~output_o $end
$var wire 1 3 B~output_o $end
$var wire 1 4 D~output_o $end
$var wire 1 5 CLK~input_o $end
$var wire 1 6 inst|26~0_combout $end
$var wire 1 7 RESET~input_o $end
$var wire 1 8 inst|26~q $end
$var wire 1 9 inst|5~combout $end
$var wire 1 : inst|25~0_combout $end
$var wire 1 ; inst|25~q $end
$var wire 1 < inst|51~combout $end
$var wire 1 = inst|24~0_combout $end
$var wire 1 > inst|24~q $end
$var wire 1 ? inst|21~combout $end
$var wire 1 @ inst|23~0_combout $end
$var wire 1 A inst|23~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
z.
z/
z0
01
02
03
04
05
16
07
08
19
1:
0;
1<
1=
0>
1?
1@
0A
$end
#5000
1!
15
18
11
1#
06
#10000
0!
05
09
#15000
1!
15
19
1;
08
01
13
1$
0#
0:
16
#20000
0!
05
#25000
1!
15
18
11
1#
06
#30000
0!
05
0<
09
#35000
1!
15
1<
19
1>
0;
08
01
03
12
1%
0$
0#
0=
1:
16
#40000
0!
05
#45000
1!
15
18
11
1#
06
#50000
0!
05
09
#55000
1!
15
19
1;
08
01
13
1$
0#
0:
16
#60000
0!
05
#65000
1!
15
18
11
1#
06
#70000
0!
05
0?
0<
09
#75000
1!
15
1?
1<
19
1A
0>
0;
08
01
03
02
14
1&
0%
0$
0#
0@
1=
1:
16
#80000
0!
05
#85000
1!
15
18
11
1#
06
#90000
0!
05
09
#95000
1!
15
19
1;
08
01
13
1$
0#
0:
16
#100000
