// Seed: 1048945097
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    output uwire id_2,
    output tri1  id_3,
    output tri0  id_4
    , id_9,
    output wire  id_5,
    input  wire  id_6,
    input  tri   id_7
);
  assign id_5 = 1;
  for (id_10 = 1'b0; ~id_9; id_9 = 1) begin : id_11
    always_latch if (1) id_1 = id_9;
  end
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri1 id_2
);
  tri0 id_4 = id_4.id_2;
  assign id_1 = 1'b0;
  module_0(
      id_2, id_4, id_4, id_4, id_4, id_4, id_2, id_4
  );
endmodule
