# compile vhdl design source files
vhdl xil_defaultlib  "../../../slvtest.srcs/sources_1/new/nand_10bit.vhd"
vhdl xil_defaultlib  "../../../slvtest.srcs/sim_1/new/slvtest.vhd"

# Do not sort compile order
nosort
