0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop.sv,1698183530,systemVerilog,,/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector.sv,,d_flipflop,,uvm,,,,,,
/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector.sv,1698183543,systemVerilog,,/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector_tb.sv,,sequence_detector,,uvm,,,,,,
/home/lucas/Desktop/fpga/Sequential_Structural/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector_tb.sv,1697584563,systemVerilog,,,,sequence_detector_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop_tb.sv,1697512706,systemVerilog,,,,d_flipflop_tb,,uvm,,,,,,
