 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Oct 26 22:11:05 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: cordic/clk_gate_xn_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_xn_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_xn_reg/latch/G (ldf1b3)                 0.00       7.00 f
  cordic/clk_gate_xn_reg/latch/Q (ldf1b3)                 0.33       7.33 f
  cordic/clk_gate_xn_reg/main_gate/A (and2a3)             0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_xn_reg/main_gate/B (and2a3)             0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_nozero_flg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_nozero_flg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_nozero_flg_reg/latch/G (ldf1b3)         0.00       7.00 f
  cordic/clk_gate_nozero_flg_reg/latch/Q (ldf1b3)         0.33       7.33 f
  cordic/clk_gate_nozero_flg_reg/main_gate/A (and2a3)     0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_nozero_flg_reg/main_gate/B (and2a3)     0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_res_rg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_res_rg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_res_rg_reg/latch/G (ldf1b3)             0.00       7.00 f
  cordic/clk_gate_res_rg_reg/latch/Q (ldf1b3)             0.33       7.33 f
  cordic/clk_gate_res_rg_reg/main_gate/A (and2a3)         0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_res_rg_reg/main_gate/B (and2a3)         0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/clk_gate_mac_cnt_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: dot/clk_gate_mac_cnt_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_dotVn 5KGATES       ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  dot/clk_gate_mac_cnt_reg/latch/G (ldf1b3)               0.00       7.00 f
  dot/clk_gate_mac_cnt_reg/latch/Q (ldf1b3)               0.33       7.33 f
  dot/clk_gate_mac_cnt_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  dot/clk_gate_mac_cnt_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_VnReg_4_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_VnReg_4_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_VnReg_4_reg/latch/G (ldf1b3)             0.00       7.00 f
  calvn/clk_gate_VnReg_4_reg/latch/Q (ldf1b3)             0.33       7.33 f
  calvn/clk_gate_VnReg_4_reg/main_gate/A (and2a3)         0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_VnReg_4_reg/main_gate/B (and2a3)         0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_SumXinReg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_SumXinReg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_SumXinReg_reg/latch/G (ldf1b3)           0.00       7.00 f
  calvn/clk_gate_SumXinReg_reg/latch/Q (ldf1b3)           0.33       7.33 f
  calvn/clk_gate_SumXinReg_reg/main_gate/A (and2a3)       0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_SumXinReg_reg/main_gate/B (and2a3)       0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/clk_gate_mac_cnt_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn              5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  dot/mac_en_reg/CLK (fdf2a3)                             0.00      12.00 r
  dot/mac_en_reg/Q (fdf2a3)                               0.71      12.71 f
  dot/clk_gate_mac_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_dotVn)     0.00    12.71 f
  dot/clk_gate_mac_cnt_reg/latch/D (ldf1b3)               0.00      12.71 f
  data arrival time                                                 12.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  dot/clk_gate_mac_cnt_reg/latch/G (ldf1b3)               0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_nozero_flg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  cordic/cal_en_reg/CLK (fdf2a3)                          0.00      12.00 r
  cordic/cal_en_reg/Q (fdf2a3)                            0.73      12.73 f
  cordic/clk_gate_nozero_flg_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_2)     0.00    12.73 f
  cordic/clk_gate_nozero_flg_reg/latch/D (ldf1b3)         0.00      12.73 f
  data arrival time                                                 12.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  cordic/clk_gate_nozero_flg_reg/latch/G (ldf1b3)         0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: calvn/in_vld_dly1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calvn/clk_gate_VnReg_4_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  calvn/in_vld_dly1_reg/CLK (fdef2a3)                     0.00      12.00 r
  calvn/in_vld_dly1_reg/Q (fdef2a3)                       0.73      12.73 f
  calvn/clk_gate_VnReg_4_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_0)     0.00    12.73 f
  calvn/clk_gate_VnReg_4_reg/latch/D (ldf1b3)             0.00      12.73 f
  data arrival time                                                 12.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  calvn/clk_gate_VnReg_4_reg/latch/G (ldf1b3)             0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: calvn/in_vld_dly1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calvn/in_vld_dly2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  calvn/in_vld_dly1_reg/CLK (fdef2a3)      0.00       2.00 r
  calvn/in_vld_dly1_reg/Q (fdef2a3)        0.73       2.73 f
  calvn/in_vld_dly2_reg/D (fdef2a3)        0.00       2.73 f
  data arrival time                                   2.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  calvn/in_vld_dly2_reg/CLK (fdef2a3)      0.00       3.00 r
  library hold time                        0.36       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: dot/finish_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/finish_reg/CLK (fdef1a6)             0.00       2.00 r
  dot/finish_reg/Q (fdef1a6)               0.57       2.57 f
  dot/psum_vld (dotVn)                     0.00       2.57 f
  cordic/vld (cordic_int)                  0.00       2.57 f
  cordic/U115/Y (ao1f2)                    0.18       2.75 r
  cordic/U391/Y (inv1a1)                   0.13       2.88 f
  cordic/cal_en_reg/D (fdf2a3)             0.00       2.88 f
  data arrival time                                   2.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/cal_en_reg/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: dot/mac_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_0_/CLK (fdf2a9)          0.00       2.00 r
  dot/mac_cnt_reg_0_/Q (fdf2a9)            0.76       2.76 f
  dot/U183/Y (inv1a9)                      0.13       2.90 r
  dot/mac_cnt_reg_0_/D (fdf2a9)            0.00       2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_cnt_reg_0_/CLK (fdf2a9)          0.00       3.00 r
  library hold time                        0.50       3.50
  data required time                                  3.50
  -----------------------------------------------------------
  data required time                                  3.50
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: calvn/in_vld_dly2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn              5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  calvn/in_vld_dly2_reg/CLK (fdef2a3)      0.00       2.00 r
  calvn/in_vld_dly2_reg/Q (fdef2a3)        0.68       2.68 f
  calvn/vn_vld (cal_vn)                    0.00       2.68 f
  dot/vn_vld (dotVn)                       0.00       2.68 f
  dot/U273/Y (ao1f2)                       0.18       2.85 r
  dot/U274/Y (inv1a1)                      0.13       2.98 f
  dot/mac_en_reg/D (fdf2a3)                0.00       2.98 f
  data arrival time                                   2.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_en_reg/CLK (fdf2a3)              0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.51


  Startpoint: cordic/nozero_flg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_res_rg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  cordic/nozero_flg_reg/CLK (fdf2a3)                      0.00      12.00 r
  cordic/nozero_flg_reg/Q (fdf2a3)                        0.71      12.71 r
  cordic/U730/Y (oa1f1)                                   0.16      12.87 f
  cordic/clk_gate_res_rg_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_1)     0.00    12.87 f
  cordic/clk_gate_res_rg_reg/latch/D (ldf1b3)             0.00      12.87 f
  data arrival time                                                 12.87

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  cordic/clk_gate_res_rg_reg/latch/G (ldf1b3)             0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: cordic/cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_0_/CLK (fdf2a3)       0.00       2.00 r
  cordic/cal_cnt_reg_0_/Q (fdf2a3)         0.87       2.87 r
  cordic/U622/Y (inv1a1)                   0.18       3.05 f
  cordic/cal_cnt_reg_0_/D (fdf2a3)         0.00       3.05 f
  data arrival time                                   3.05

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/cal_cnt_reg_0_/CLK (fdf2a3)       0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.44


  Startpoint: dot/psum1_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_13_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_13_/Q (fdf2a3)                            0.71       2.71 r
  dot/FloorWrap1/din[12] (FloorAndWrap_8_1)               0.00       2.71 r
  dot/FloorWrap1/U7/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[12] (FloorAndWrap_8_1)              0.00       2.93 r
  dot/psum_out1[12] (dotVn)                               0.00       2.93 r
  cordic/x[12] (cordic_int)                               0.00       2.93 r
  cordic/U30/Y (ao1a3)                                    0.20       3.14 r
  cordic/xn_reg_16_/D (fdf2a3)                            0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_16_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: dot/psum1_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_14_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_14_/Q (fdf2a3)                            0.71       2.71 r
  dot/FloorWrap1/din[13] (FloorAndWrap_8_1)               0.00       2.71 r
  dot/FloorWrap1/U10/Y (clk1a3)                           0.23       2.93 r
  dot/FloorWrap1/dout[13] (FloorAndWrap_8_1)              0.00       2.93 r
  dot/psum_out1[13] (dotVn)                               0.00       2.93 r
  cordic/x[13] (cordic_int)                               0.00       2.93 r
  cordic/U38/Y (ao1a3)                                    0.20       3.14 r
  cordic/xn_reg_17_/D (fdf2a3)                            0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_17_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: dot/psum1_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_15_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_15_/Q (fdf2a3)                            0.71       2.71 r
  dot/FloorWrap1/din[14] (FloorAndWrap_8_1)               0.00       2.71 r
  dot/FloorWrap1/U9/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[14] (FloorAndWrap_8_1)              0.00       2.93 r
  dot/psum_out1[14] (dotVn)                               0.00       2.93 r
  cordic/x[14] (cordic_int)                               0.00       2.93 r
  cordic/U37/Y (ao1a3)                                    0.20       3.14 r
  cordic/xn_reg_18_/D (fdf2a3)                            0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_18_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.71 r
  dot/FloorWrap2/U16/Y (clk1a3)                           0.21       2.92 r
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.92 r
  dot/psum_out2[0] (dotVn)                                0.00       2.92 r
  cordic/y[0] (cordic_int)                                0.00       2.92 r
  cordic/U678/Y (ao4a3)                                   0.23       3.14 r
  cordic/yn_reg_4_/D (fdf2a3)                             0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_4_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: dot/psum2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_6_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_6_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap2/din[5] (FloorAndWrap_8_0)                0.00       2.71 r
  dot/FloorWrap2/U1/Y (clk1a3)                            0.21       2.92 r
  dot/FloorWrap2/dout[5] (FloorAndWrap_8_0)               0.00       2.92 r
  dot/psum_out2[5] (dotVn)                                0.00       2.92 r
  cordic/y[5] (cordic_int)                                0.00       2.92 r
  cordic/U660/Y (ao4a3)                                   0.23       3.14 r
  cordic/yn_reg_9_/D (fdf2a3)                             0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_9_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: dot/psum2_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_15_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_15_/Q (fdf2a3)                            0.71       2.71 r
  dot/FloorWrap2/din[14] (FloorAndWrap_8_0)               0.00       2.71 r
  dot/FloorWrap2/U2/Y (clk1a3)                            0.21       2.92 r
  dot/FloorWrap2/dout[14] (FloorAndWrap_8_0)              0.00       2.92 r
  dot/psum_out2[14] (dotVn)                               0.00       2.92 r
  cordic/y[14] (cordic_int)                               0.00       2.92 r
  cordic/U629/Y (ao4a3)                                   0.23       3.14 r
  cordic/yn_reg_18_/D (fdf2a3)                            0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_18_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: dot/psum1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_1_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap1/din[0] (FloorAndWrap_8_1)                0.00       2.71 r
  dot/FloorWrap1/U13/Y (clk1a3)                           0.23       2.93 r
  dot/FloorWrap1/dout[0] (FloorAndWrap_8_1)               0.00       2.93 r
  dot/psum_out1[0] (dotVn)                                0.00       2.93 r
  cordic/x[0] (cordic_int)                                0.00       2.93 r
  cordic/U729/Y (ao4a3)                                   0.23       3.16 r
  cordic/xn_reg_4_/D (fdf2a3)                             0.00       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_4_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: dot/psum1_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_2_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_2_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap1/din[1] (FloorAndWrap_8_1)                0.00       2.71 r
  dot/FloorWrap1/U4/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[1] (FloorAndWrap_8_1)               0.00       2.93 r
  dot/psum_out1[1] (dotVn)                                0.00       2.93 r
  cordic/x[1] (cordic_int)                                0.00       2.93 r
  cordic/U726/Y (ao4a3)                                   0.23       3.16 r
  cordic/xn_reg_5_/D (fdf2a3)                             0.00       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_5_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: dot/psum1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_3_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_3_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap1/din[2] (FloorAndWrap_8_1)                0.00       2.71 r
  dot/FloorWrap1/U2/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[2] (FloorAndWrap_8_1)               0.00       2.93 r
  dot/psum_out1[2] (dotVn)                                0.00       2.93 r
  cordic/x[2] (cordic_int)                                0.00       2.93 r
  cordic/U721/Y (ao4a3)                                   0.23       3.16 r
  cordic/xn_reg_6_/D (fdf2a3)                             0.00       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_6_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: dot/psum1_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_4_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_4_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap1/din[3] (FloorAndWrap_8_1)                0.00       2.71 r
  dot/FloorWrap1/U3/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[3] (FloorAndWrap_8_1)               0.00       2.93 r
  dot/psum_out1[3] (dotVn)                                0.00       2.93 r
  cordic/x[3] (cordic_int)                                0.00       2.93 r
  cordic/U718/Y (ao4a3)                                   0.23       3.16 r
  cordic/xn_reg_7_/D (fdf2a3)                             0.00       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_7_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: dot/psum1_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_5_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_5_/Q (fdf2a3)                             0.71       2.71 r
  dot/FloorWrap1/din[4] (FloorAndWrap_8_1)                0.00       2.71 r
  dot/FloorWrap1/U5/Y (clk1a3)                            0.23       2.93 r
  dot/FloorWrap1/dout[4] (FloorAndWrap_8_1)               0.00       2.93 r
  dot/psum_out1[4] (dotVn)                                0.00       2.93 r
  cordic/x[4] (cordic_int)                                0.00       2.93 r
  cordic/U714/Y (ao4a3)                                   0.23       3.16 r
  cordic/xn_reg_8_/D (fdf2a3)                             0.00       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_8_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: dot/psum2_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_3_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_3_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[2] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U11/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[2] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[2] (dotVn)                                0.00       2.89 f
  cordic/y[2] (cordic_int)                                0.00       2.89 f
  cordic/U72/Y (oa1f3)                                    0.17       3.06 r
  cordic/U671/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_6_/D (fdf2a3)                             0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_6_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_5_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_5_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[4] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U14/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[4] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[4] (dotVn)                                0.00       2.89 f
  cordic/y[4] (cordic_int)                                0.00       2.89 f
  cordic/U70/Y (oa1f3)                                    0.17       3.06 r
  cordic/U664/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_8_/D (fdf2a3)                             0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_8_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_7_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_7_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[6] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U9/Y (clk1a3)                            0.19       2.89 f
  dot/FloorWrap2/dout[6] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[6] (dotVn)                                0.00       2.89 f
  cordic/y[6] (cordic_int)                                0.00       2.89 f
  cordic/U66/Y (oa1f3)                                    0.17       3.06 r
  cordic/U657/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_10_/D (fdf2a3)                            0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_10_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_9_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_9_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[8] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U5/Y (clk1a3)                            0.19       2.89 f
  dot/FloorWrap2/dout[8] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[8] (dotVn)                                0.00       2.89 f
  cordic/y[8] (cordic_int)                                0.00       2.89 f
  cordic/U63/Y (oa1f3)                                    0.17       3.06 r
  cordic/U650/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_12_/D (fdf2a3)                            0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_12_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_10_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_10_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap2/din[9] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U8/Y (clk1a3)                            0.19       2.89 f
  dot/FloorWrap2/dout[9] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[9] (dotVn)                                0.00       2.89 f
  cordic/y[9] (cordic_int)                                0.00       2.89 f
  cordic/U60/Y (oa1f3)                                    0.17       3.06 r
  cordic/U646/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_13_/D (fdf2a3)                            0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_13_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_2_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_2_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[1] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U4/Y (clk1a3)                            0.19       2.89 f
  dot/FloorWrap2/dout[1] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[1] (dotVn)                                0.00       2.89 f
  cordic/y[1] (cordic_int)                                0.00       2.89 f
  cordic/U73/Y (oa1f3)                                    0.17       3.06 r
  cordic/U674/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_5_/D (fdf2a3)                             0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_5_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_4_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_4_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[3] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U13/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[3] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[3] (dotVn)                                0.00       2.89 f
  cordic/y[3] (cordic_int)                                0.00       2.89 f
  cordic/U71/Y (oa1f3)                                    0.17       3.06 r
  cordic/U667/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_7_/D (fdf2a3)                             0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_7_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/psum2_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_8_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_8_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[7] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U7/Y (clk1a3)                            0.19       2.89 f
  dot/FloorWrap2/dout[7] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[7] (dotVn)                                0.00       2.89 f
  cordic/y[7] (cordic_int)                                0.00       2.89 f
  cordic/U65/Y (oa1f3)                                    0.17       3.06 r
  cordic/U653/Y (inv1a1)                                  0.13       3.19 f
  cordic/yn_reg_11_/D (fdf2a3)                            0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_11_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: dot/mac_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_2_/CLK (fdf2a9)          0.00       2.00 r
  dot/mac_cnt_reg_2_/Q (fdf2a9)            0.82       2.82 f
  dot/U195/Y (inv1a3)                      0.20       3.02 r
  dot/U306/Y (ao1f1)                       0.20       3.21 f
  dot/mac_cnt_reg_2_/D (fdf2a9)            0.00       3.21 f
  data arrival time                                   3.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_cnt_reg_2_/CLK (fdf2a9)          0.00       3.00 r
  library hold time                        0.51       3.51
  data required time                                  3.51
  -----------------------------------------------------------
  data required time                                  3.51
  data arrival time                                  -3.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.29


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)            0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)              0.71       2.71 r
  dot/U225/Y (inv1a1)                      0.11       2.81 f
  dot/U184/Y (and2c3)                      0.16       2.97 r
  dot/U151/S (ha1a3)                       0.23       3.20 r
  dot/psum2_reg_1_/D (fdf2a3)              0.00       3.20 r
  data arrival time                                   3.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/psum2_reg_1_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.29


  Startpoint: dot/psum1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_6_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_6_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap1/din[5] (FloorAndWrap_8_1)                0.00       2.70 f
  dot/FloorWrap1/U15/Y (clk1a3)                           0.20       2.90 f
  dot/FloorWrap1/dout[5] (FloorAndWrap_8_1)               0.00       2.90 f
  dot/psum_out1[5] (dotVn)                                0.00       2.90 f
  cordic/x[5] (cordic_int)                                0.00       2.90 f
  cordic/U68/Y (oa1f3)                                    0.17       3.07 r
  cordic/U711/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_9_/D (fdf2a3)                             0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_9_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_8_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_8_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap1/din[7] (FloorAndWrap_8_1)                0.00       2.70 f
  dot/FloorWrap1/U8/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap1/dout[7] (FloorAndWrap_8_1)               0.00       2.90 f
  dot/psum_out1[7] (dotVn)                                0.00       2.90 f
  cordic/x[7] (cordic_int)                                0.00       2.90 f
  cordic/U64/Y (oa1f3)                                    0.17       3.07 r
  cordic/U704/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_11_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_11_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_10_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_10_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap1/din[9] (FloorAndWrap_8_1)                0.00       2.70 f
  dot/FloorWrap1/U12/Y (clk1a3)                           0.20       2.90 f
  dot/FloorWrap1/dout[9] (FloorAndWrap_8_1)               0.00       2.90 f
  dot/psum_out1[9] (dotVn)                                0.00       2.90 f
  cordic/x[9] (cordic_int)                                0.00       2.90 f
  cordic/U61/Y (oa1f3)                                    0.17       3.07 r
  cordic/U697/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_13_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_13_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_12_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_12_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap1/din[11] (FloorAndWrap_8_1)               0.00       2.70 f
  dot/FloorWrap1/U6/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap1/dout[11] (FloorAndWrap_8_1)              0.00       2.90 f
  dot/psum_out1[11] (dotVn)                               0.00       2.90 f
  cordic/x[11] (cordic_int)                               0.00       2.90 f
  cordic/U55/Y (oa1f3)                                    0.17       3.07 r
  cordic/U690/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_15_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_15_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_7_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_7_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap1/din[6] (FloorAndWrap_8_1)                0.00       2.70 f
  dot/FloorWrap1/U14/Y (clk1a3)                           0.20       2.90 f
  dot/FloorWrap1/dout[6] (FloorAndWrap_8_1)               0.00       2.90 f
  dot/psum_out1[6] (dotVn)                                0.00       2.90 f
  cordic/x[6] (cordic_int)                                0.00       2.90 f
  cordic/U67/Y (oa1f3)                                    0.17       3.07 r
  cordic/U707/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_10_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_10_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_9_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum1_reg_9_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap1/din[8] (FloorAndWrap_8_1)                0.00       2.70 f
  dot/FloorWrap1/U1/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap1/dout[8] (FloorAndWrap_8_1)               0.00       2.90 f
  dot/psum_out1[8] (dotVn)                                0.00       2.90 f
  cordic/x[8] (cordic_int)                                0.00       2.90 f
  cordic/U62/Y (oa1f3)                                    0.17       3.07 r
  cordic/U700/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_12_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_12_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum1_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_11_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum1_reg_11_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap1/din[10] (FloorAndWrap_8_1)               0.00       2.70 f
  dot/FloorWrap1/U11/Y (clk1a3)                           0.20       2.90 f
  dot/FloorWrap1/dout[10] (FloorAndWrap_8_1)              0.00       2.90 f
  dot/psum_out1[10] (dotVn)                               0.00       2.90 f
  cordic/x[10] (cordic_int)                               0.00       2.90 f
  cordic/U57/Y (oa1f3)                                    0.17       3.07 r
  cordic/U693/Y (inv1a1)                                  0.13       3.21 f
  cordic/xn_reg_14_/D (fdf2a3)                            0.00       3.21 f
  data arrival time                                                  3.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_14_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum2_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_16_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_16_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap2/din[15] (FloorAndWrap_8_0)               0.00       2.70 f
  dot/FloorWrap2/U3/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap2/dout[15] (FloorAndWrap_8_0)              0.00       2.90 f
  dot/psum_out2[15] (dotVn)                               0.00       2.90 f
  cordic/y[15] (cordic_int)                               0.00       2.90 f
  cordic/U128/Y (or2c3)                                   0.20       3.10 r
  cordic/U51/Y (or2b2)                                    0.11       3.22 f
  cordic/yn_reg_21_/D (fdf2a6)                            0.00       3.22 f
  data arrival time                                                  3.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_21_/CLK (fdf2a6)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: dot/psum2_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_16_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_16_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap2/din[15] (FloorAndWrap_8_0)               0.00       2.70 f
  dot/FloorWrap2/U3/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap2/dout[15] (FloorAndWrap_8_0)              0.00       2.90 f
  dot/psum_out2[15] (dotVn)                               0.00       2.90 f
  cordic/y[15] (cordic_int)                               0.00       2.90 f
  cordic/U128/Y (or2c3)                                   0.20       3.10 r
  cordic/U54/Y (or2b2)                                    0.11       3.22 f
  cordic/yn_reg_19_/D (fdf2a3)                            0.00       3.22 f
  data arrival time                                                  3.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_19_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: dot/psum2_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_16_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_16_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap2/din[15] (FloorAndWrap_8_0)               0.00       2.70 f
  dot/FloorWrap2/U3/Y (clk1a3)                            0.20       2.90 f
  dot/FloorWrap2/dout[15] (FloorAndWrap_8_0)              0.00       2.90 f
  dot/psum_out2[15] (dotVn)                               0.00       2.90 f
  cordic/y[15] (cordic_int)                               0.00       2.90 f
  cordic/U128/Y (or2c3)                                   0.20       3.10 r
  cordic/U53/Y (or2b2)                                    0.11       3.22 f
  cordic/yn_reg_20_/D (fdf2a3)                            0.00       3.22 f
  data arrival time                                                  3.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_20_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: dot/psum2_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_14_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_14_/Q (fdf2a3)                            0.71       2.71 r
  dot/FloorWrap2/din[13] (FloorAndWrap_8_0)               0.00       2.71 r
  dot/FloorWrap2/U12/Y (clk1a3)                           0.20       2.91 r
  dot/FloorWrap2/dout[13] (FloorAndWrap_8_0)              0.00       2.91 r
  dot/psum_out2[13] (dotVn)                               0.00       2.91 r
  cordic/y[13] (cordic_int)                               0.00       2.91 r
  cordic/U24/Y (ao1a1)                                    0.31       3.22 r
  cordic/yn_reg_17_/D (fdf2a3)                            0.00       3.22 r
  data arrival time                                                  3.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_17_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: dot/psum2_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_11_/CLK (fdf2a3)                          0.00       2.00 r
  dot/psum2_reg_11_/Q (fdf2a3)                            0.70       2.70 f
  dot/FloorWrap2/din[10] (FloorAndWrap_8_0)               0.00       2.70 f
  dot/FloorWrap2/U10/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[10] (FloorAndWrap_8_0)              0.00       2.89 f
  dot/psum_out2[10] (dotVn)                               0.00       2.89 f
  cordic/y[10] (cordic_int)                               0.00       2.89 f
  cordic/U59/Y (oa1f2)                                    0.19       3.08 r
  cordic/U643/Y (inv1a1)                                  0.14       3.23 f
  cordic/yn_reg_14_/D (fdf2a3)                            0.00       3.23 f
  data arrival time                                                  3.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_14_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_xn_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  cordic/cal_en_reg/CLK (fdf2a3)                          0.00      12.00 r
  cordic/cal_en_reg/Q (fdf2a3)                            0.75      12.75 r
  cordic/U388/Y (inv1a1)                                  0.17      12.93 f
  cordic/U389/Y (oa1f3)                                   0.19      13.12 r
  cordic/clk_gate_xn_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_0)     0.00    13.12 r
  cordic/clk_gate_xn_reg/latch/D (ldf1b3)                 0.00      13.12 r
  data arrival time                                                 13.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  cordic/clk_gate_xn_reg/latch/G (ldf1b3)                 0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -13.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: cordic/xn_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_21_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_21_/Q (fdf2a3)             0.72       2.72 f
  cordic/U154/Y (and2a3)                   0.19       2.91 f
  cordic/U76/Y (and2c3)                    0.14       3.05 r
  cordic/U618/Y (xor2a2)                   0.19       3.24 r
  cordic/xn_reg_21_/D (fdf2a3)             0.00       3.24 r
  data arrival time                                   3.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_21_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.25


1
