// Seed: 567159209
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output wire id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14
);
  parameter id_16 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    output tri id_0,
    input wor id_1,
    input uwire _id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7
    , id_18,
    input supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    output wor id_15,
    input tri0 id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_6,
      id_13,
      id_13,
      id_6,
      id_7,
      id_6,
      id_5,
      id_10,
      id_15,
      id_14,
      id_7,
      id_4
  );
  assign modCall_1.id_14 = 0;
  logic [id_2 : 1] id_20;
  ;
endmodule
