# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0" \
"timing_tb_func_synth.v" \
"../../../../../prj_ip.srcs/sim_1/new/timing_tb.v" \

# Do not sort compile order
nosort
