module e(
   logic a,
    output logic b
);
assign bI= a;
endmodule
