
sensory_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be08  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800bec8  0800bec8  0001bec8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3ac  0800c3ac  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3ac  0800c3ac  0001c3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3b4  0800c3b4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3b8  0800c3b8  0001c3b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c3bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000890  200001d4  0800c590  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a64  0800c590  00020a64  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015916  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003812  00000000  00000000  00035b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001378  00000000  00000000  00039368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f0e  00000000  00000000  0003a6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000490f  00000000  00000000  0003b5ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ad47  00000000  00000000  0003fefd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000816c1  00000000  00000000  0005ac44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000059dc  00000000  00000000  000dc308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e1ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800beb0 	.word	0x0800beb0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800beb0 	.word	0x0800beb0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa73 	bl	8001928 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9c3 	bl	80017d8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa65 	bl	8001928 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa5b 	bl	8001928 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9eb 	bl	800185c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9e1 	bl	800185c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f002 f8ab 	bl	80026b4 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fd04 	bl	8001f74 <__aeabi_dsub>
 800056c:	f002 f8a2 	bl	80026b4 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 fa13 	bl	80019f0 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f002 f8d6 	bl	8002780 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 fa0a 	bl	80019f0 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fcc6 	bl	8001f74 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f002 f88f 	bl	8002720 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 f9f3 	bl	80019f0 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f002 f8b6 	bl	8002780 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 fa90 	bl	8000b3c <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f002 f966 	bl	8002914 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f002 f961 	bl	8002914 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_fmul>:
 80007bc:	0243      	lsls	r3, r0, #9
 80007be:	0a5b      	lsrs	r3, r3, #9
 80007c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c2:	464f      	mov	r7, r9
 80007c4:	4646      	mov	r6, r8
 80007c6:	4699      	mov	r9, r3
 80007c8:	46d6      	mov	lr, sl
 80007ca:	0fc3      	lsrs	r3, r0, #31
 80007cc:	0045      	lsls	r5, r0, #1
 80007ce:	4698      	mov	r8, r3
 80007d0:	b5c0      	push	{r6, r7, lr}
 80007d2:	464b      	mov	r3, r9
 80007d4:	1c0f      	adds	r7, r1, #0
 80007d6:	0e2d      	lsrs	r5, r5, #24
 80007d8:	d100      	bne.n	80007dc <__aeabi_fmul+0x20>
 80007da:	e0cb      	b.n	8000974 <__aeabi_fmul+0x1b8>
 80007dc:	2dff      	cmp	r5, #255	; 0xff
 80007de:	d100      	bne.n	80007e2 <__aeabi_fmul+0x26>
 80007e0:	e0cf      	b.n	8000982 <__aeabi_fmul+0x1c6>
 80007e2:	2280      	movs	r2, #128	; 0x80
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	04d2      	lsls	r2, r2, #19
 80007e8:	431a      	orrs	r2, r3
 80007ea:	2300      	movs	r3, #0
 80007ec:	4691      	mov	r9, r2
 80007ee:	2600      	movs	r6, #0
 80007f0:	469a      	mov	sl, r3
 80007f2:	3d7f      	subs	r5, #127	; 0x7f
 80007f4:	027c      	lsls	r4, r7, #9
 80007f6:	007b      	lsls	r3, r7, #1
 80007f8:	0a64      	lsrs	r4, r4, #9
 80007fa:	0e1b      	lsrs	r3, r3, #24
 80007fc:	0fff      	lsrs	r7, r7, #31
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_fmul+0x48>
 8000802:	e0a9      	b.n	8000958 <__aeabi_fmul+0x19c>
 8000804:	2bff      	cmp	r3, #255	; 0xff
 8000806:	d011      	beq.n	800082c <__aeabi_fmul+0x70>
 8000808:	2280      	movs	r2, #128	; 0x80
 800080a:	00e4      	lsls	r4, r4, #3
 800080c:	04d2      	lsls	r2, r2, #19
 800080e:	4314      	orrs	r4, r2
 8000810:	4642      	mov	r2, r8
 8000812:	3b7f      	subs	r3, #127	; 0x7f
 8000814:	195b      	adds	r3, r3, r5
 8000816:	407a      	eors	r2, r7
 8000818:	2000      	movs	r0, #0
 800081a:	b2d2      	uxtb	r2, r2
 800081c:	1c5d      	adds	r5, r3, #1
 800081e:	2e0a      	cmp	r6, #10
 8000820:	dd13      	ble.n	800084a <__aeabi_fmul+0x8e>
 8000822:	003a      	movs	r2, r7
 8000824:	2e0b      	cmp	r6, #11
 8000826:	d047      	beq.n	80008b8 <__aeabi_fmul+0xfc>
 8000828:	4647      	mov	r7, r8
 800082a:	e03f      	b.n	80008ac <__aeabi_fmul+0xf0>
 800082c:	002b      	movs	r3, r5
 800082e:	33ff      	adds	r3, #255	; 0xff
 8000830:	2c00      	cmp	r4, #0
 8000832:	d11e      	bne.n	8000872 <__aeabi_fmul+0xb6>
 8000834:	2202      	movs	r2, #2
 8000836:	4316      	orrs	r6, r2
 8000838:	4642      	mov	r2, r8
 800083a:	3501      	adds	r5, #1
 800083c:	407a      	eors	r2, r7
 800083e:	b2d2      	uxtb	r2, r2
 8000840:	35ff      	adds	r5, #255	; 0xff
 8000842:	2e0a      	cmp	r6, #10
 8000844:	dd00      	ble.n	8000848 <__aeabi_fmul+0x8c>
 8000846:	e0e4      	b.n	8000a12 <__aeabi_fmul+0x256>
 8000848:	2002      	movs	r0, #2
 800084a:	2e02      	cmp	r6, #2
 800084c:	dc1c      	bgt.n	8000888 <__aeabi_fmul+0xcc>
 800084e:	3e01      	subs	r6, #1
 8000850:	2e01      	cmp	r6, #1
 8000852:	d842      	bhi.n	80008da <__aeabi_fmul+0x11e>
 8000854:	2802      	cmp	r0, #2
 8000856:	d03d      	beq.n	80008d4 <__aeabi_fmul+0x118>
 8000858:	2801      	cmp	r0, #1
 800085a:	d166      	bne.n	800092a <__aeabi_fmul+0x16e>
 800085c:	2000      	movs	r0, #0
 800085e:	2100      	movs	r1, #0
 8000860:	05c0      	lsls	r0, r0, #23
 8000862:	4308      	orrs	r0, r1
 8000864:	07d2      	lsls	r2, r2, #31
 8000866:	4310      	orrs	r0, r2
 8000868:	bce0      	pop	{r5, r6, r7}
 800086a:	46ba      	mov	sl, r7
 800086c:	46b1      	mov	r9, r6
 800086e:	46a8      	mov	r8, r5
 8000870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000872:	2203      	movs	r2, #3
 8000874:	4316      	orrs	r6, r2
 8000876:	4642      	mov	r2, r8
 8000878:	3501      	adds	r5, #1
 800087a:	407a      	eors	r2, r7
 800087c:	b2d2      	uxtb	r2, r2
 800087e:	35ff      	adds	r5, #255	; 0xff
 8000880:	2e0a      	cmp	r6, #10
 8000882:	dd00      	ble.n	8000886 <__aeabi_fmul+0xca>
 8000884:	e0e4      	b.n	8000a50 <__aeabi_fmul+0x294>
 8000886:	2003      	movs	r0, #3
 8000888:	2101      	movs	r1, #1
 800088a:	40b1      	lsls	r1, r6
 800088c:	26a6      	movs	r6, #166	; 0xa6
 800088e:	00f6      	lsls	r6, r6, #3
 8000890:	4231      	tst	r1, r6
 8000892:	d10a      	bne.n	80008aa <__aeabi_fmul+0xee>
 8000894:	2690      	movs	r6, #144	; 0x90
 8000896:	00b6      	lsls	r6, r6, #2
 8000898:	4231      	tst	r1, r6
 800089a:	d116      	bne.n	80008ca <__aeabi_fmul+0x10e>
 800089c:	3eb9      	subs	r6, #185	; 0xb9
 800089e:	3eff      	subs	r6, #255	; 0xff
 80008a0:	420e      	tst	r6, r1
 80008a2:	d01a      	beq.n	80008da <__aeabi_fmul+0x11e>
 80008a4:	46a1      	mov	r9, r4
 80008a6:	4682      	mov	sl, r0
 80008a8:	e000      	b.n	80008ac <__aeabi_fmul+0xf0>
 80008aa:	0017      	movs	r7, r2
 80008ac:	4653      	mov	r3, sl
 80008ae:	003a      	movs	r2, r7
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d00f      	beq.n	80008d4 <__aeabi_fmul+0x118>
 80008b4:	464c      	mov	r4, r9
 80008b6:	4650      	mov	r0, sl
 80008b8:	2803      	cmp	r0, #3
 80008ba:	d1cd      	bne.n	8000858 <__aeabi_fmul+0x9c>
 80008bc:	2180      	movs	r1, #128	; 0x80
 80008be:	03c9      	lsls	r1, r1, #15
 80008c0:	4321      	orrs	r1, r4
 80008c2:	0249      	lsls	r1, r1, #9
 80008c4:	20ff      	movs	r0, #255	; 0xff
 80008c6:	0a49      	lsrs	r1, r1, #9
 80008c8:	e7ca      	b.n	8000860 <__aeabi_fmul+0xa4>
 80008ca:	2180      	movs	r1, #128	; 0x80
 80008cc:	2200      	movs	r2, #0
 80008ce:	20ff      	movs	r0, #255	; 0xff
 80008d0:	03c9      	lsls	r1, r1, #15
 80008d2:	e7c5      	b.n	8000860 <__aeabi_fmul+0xa4>
 80008d4:	20ff      	movs	r0, #255	; 0xff
 80008d6:	2100      	movs	r1, #0
 80008d8:	e7c2      	b.n	8000860 <__aeabi_fmul+0xa4>
 80008da:	0c20      	lsrs	r0, r4, #16
 80008dc:	4649      	mov	r1, r9
 80008de:	0424      	lsls	r4, r4, #16
 80008e0:	0c24      	lsrs	r4, r4, #16
 80008e2:	0027      	movs	r7, r4
 80008e4:	0c0e      	lsrs	r6, r1, #16
 80008e6:	0409      	lsls	r1, r1, #16
 80008e8:	0c09      	lsrs	r1, r1, #16
 80008ea:	4374      	muls	r4, r6
 80008ec:	434f      	muls	r7, r1
 80008ee:	4346      	muls	r6, r0
 80008f0:	4348      	muls	r0, r1
 80008f2:	0c39      	lsrs	r1, r7, #16
 80008f4:	1900      	adds	r0, r0, r4
 80008f6:	1809      	adds	r1, r1, r0
 80008f8:	428c      	cmp	r4, r1
 80008fa:	d903      	bls.n	8000904 <__aeabi_fmul+0x148>
 80008fc:	2080      	movs	r0, #128	; 0x80
 80008fe:	0240      	lsls	r0, r0, #9
 8000900:	4684      	mov	ip, r0
 8000902:	4466      	add	r6, ip
 8000904:	043f      	lsls	r7, r7, #16
 8000906:	0408      	lsls	r0, r1, #16
 8000908:	0c3f      	lsrs	r7, r7, #16
 800090a:	19c0      	adds	r0, r0, r7
 800090c:	0184      	lsls	r4, r0, #6
 800090e:	1e67      	subs	r7, r4, #1
 8000910:	41bc      	sbcs	r4, r7
 8000912:	0c09      	lsrs	r1, r1, #16
 8000914:	0e80      	lsrs	r0, r0, #26
 8000916:	1989      	adds	r1, r1, r6
 8000918:	4304      	orrs	r4, r0
 800091a:	0189      	lsls	r1, r1, #6
 800091c:	430c      	orrs	r4, r1
 800091e:	0109      	lsls	r1, r1, #4
 8000920:	d571      	bpl.n	8000a06 <__aeabi_fmul+0x24a>
 8000922:	2301      	movs	r3, #1
 8000924:	0861      	lsrs	r1, r4, #1
 8000926:	401c      	ands	r4, r3
 8000928:	430c      	orrs	r4, r1
 800092a:	002b      	movs	r3, r5
 800092c:	337f      	adds	r3, #127	; 0x7f
 800092e:	2b00      	cmp	r3, #0
 8000930:	dd51      	ble.n	80009d6 <__aeabi_fmul+0x21a>
 8000932:	0761      	lsls	r1, r4, #29
 8000934:	d004      	beq.n	8000940 <__aeabi_fmul+0x184>
 8000936:	210f      	movs	r1, #15
 8000938:	4021      	ands	r1, r4
 800093a:	2904      	cmp	r1, #4
 800093c:	d000      	beq.n	8000940 <__aeabi_fmul+0x184>
 800093e:	3404      	adds	r4, #4
 8000940:	0121      	lsls	r1, r4, #4
 8000942:	d503      	bpl.n	800094c <__aeabi_fmul+0x190>
 8000944:	4b43      	ldr	r3, [pc, #268]	; (8000a54 <__aeabi_fmul+0x298>)
 8000946:	401c      	ands	r4, r3
 8000948:	002b      	movs	r3, r5
 800094a:	3380      	adds	r3, #128	; 0x80
 800094c:	2bfe      	cmp	r3, #254	; 0xfe
 800094e:	dcc1      	bgt.n	80008d4 <__aeabi_fmul+0x118>
 8000950:	01a1      	lsls	r1, r4, #6
 8000952:	0a49      	lsrs	r1, r1, #9
 8000954:	b2d8      	uxtb	r0, r3
 8000956:	e783      	b.n	8000860 <__aeabi_fmul+0xa4>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d12c      	bne.n	80009b6 <__aeabi_fmul+0x1fa>
 800095c:	2301      	movs	r3, #1
 800095e:	4642      	mov	r2, r8
 8000960:	431e      	orrs	r6, r3
 8000962:	002b      	movs	r3, r5
 8000964:	407a      	eors	r2, r7
 8000966:	2001      	movs	r0, #1
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	1c5d      	adds	r5, r3, #1
 800096c:	2e0a      	cmp	r6, #10
 800096e:	dd00      	ble.n	8000972 <__aeabi_fmul+0x1b6>
 8000970:	e757      	b.n	8000822 <__aeabi_fmul+0x66>
 8000972:	e76a      	b.n	800084a <__aeabi_fmul+0x8e>
 8000974:	2b00      	cmp	r3, #0
 8000976:	d110      	bne.n	800099a <__aeabi_fmul+0x1de>
 8000978:	2301      	movs	r3, #1
 800097a:	2604      	movs	r6, #4
 800097c:	2500      	movs	r5, #0
 800097e:	469a      	mov	sl, r3
 8000980:	e738      	b.n	80007f4 <__aeabi_fmul+0x38>
 8000982:	2b00      	cmp	r3, #0
 8000984:	d104      	bne.n	8000990 <__aeabi_fmul+0x1d4>
 8000986:	2302      	movs	r3, #2
 8000988:	2608      	movs	r6, #8
 800098a:	25ff      	movs	r5, #255	; 0xff
 800098c:	469a      	mov	sl, r3
 800098e:	e731      	b.n	80007f4 <__aeabi_fmul+0x38>
 8000990:	2303      	movs	r3, #3
 8000992:	260c      	movs	r6, #12
 8000994:	25ff      	movs	r5, #255	; 0xff
 8000996:	469a      	mov	sl, r3
 8000998:	e72c      	b.n	80007f4 <__aeabi_fmul+0x38>
 800099a:	4648      	mov	r0, r9
 800099c:	f001 ff9c 	bl	80028d8 <__clzsi2>
 80009a0:	464a      	mov	r2, r9
 80009a2:	1f43      	subs	r3, r0, #5
 80009a4:	2576      	movs	r5, #118	; 0x76
 80009a6:	409a      	lsls	r2, r3
 80009a8:	2300      	movs	r3, #0
 80009aa:	426d      	negs	r5, r5
 80009ac:	4691      	mov	r9, r2
 80009ae:	2600      	movs	r6, #0
 80009b0:	469a      	mov	sl, r3
 80009b2:	1a2d      	subs	r5, r5, r0
 80009b4:	e71e      	b.n	80007f4 <__aeabi_fmul+0x38>
 80009b6:	0020      	movs	r0, r4
 80009b8:	f001 ff8e 	bl	80028d8 <__clzsi2>
 80009bc:	4642      	mov	r2, r8
 80009be:	1f43      	subs	r3, r0, #5
 80009c0:	409c      	lsls	r4, r3
 80009c2:	1a2b      	subs	r3, r5, r0
 80009c4:	3b76      	subs	r3, #118	; 0x76
 80009c6:	407a      	eors	r2, r7
 80009c8:	2000      	movs	r0, #0
 80009ca:	b2d2      	uxtb	r2, r2
 80009cc:	1c5d      	adds	r5, r3, #1
 80009ce:	2e0a      	cmp	r6, #10
 80009d0:	dd00      	ble.n	80009d4 <__aeabi_fmul+0x218>
 80009d2:	e726      	b.n	8000822 <__aeabi_fmul+0x66>
 80009d4:	e739      	b.n	800084a <__aeabi_fmul+0x8e>
 80009d6:	2101      	movs	r1, #1
 80009d8:	1acb      	subs	r3, r1, r3
 80009da:	2b1b      	cmp	r3, #27
 80009dc:	dd00      	ble.n	80009e0 <__aeabi_fmul+0x224>
 80009de:	e73d      	b.n	800085c <__aeabi_fmul+0xa0>
 80009e0:	359e      	adds	r5, #158	; 0x9e
 80009e2:	0021      	movs	r1, r4
 80009e4:	40ac      	lsls	r4, r5
 80009e6:	40d9      	lsrs	r1, r3
 80009e8:	1e63      	subs	r3, r4, #1
 80009ea:	419c      	sbcs	r4, r3
 80009ec:	4321      	orrs	r1, r4
 80009ee:	074b      	lsls	r3, r1, #29
 80009f0:	d004      	beq.n	80009fc <__aeabi_fmul+0x240>
 80009f2:	230f      	movs	r3, #15
 80009f4:	400b      	ands	r3, r1
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	d000      	beq.n	80009fc <__aeabi_fmul+0x240>
 80009fa:	3104      	adds	r1, #4
 80009fc:	014b      	lsls	r3, r1, #5
 80009fe:	d504      	bpl.n	8000a0a <__aeabi_fmul+0x24e>
 8000a00:	2001      	movs	r0, #1
 8000a02:	2100      	movs	r1, #0
 8000a04:	e72c      	b.n	8000860 <__aeabi_fmul+0xa4>
 8000a06:	001d      	movs	r5, r3
 8000a08:	e78f      	b.n	800092a <__aeabi_fmul+0x16e>
 8000a0a:	0189      	lsls	r1, r1, #6
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	0a49      	lsrs	r1, r1, #9
 8000a10:	e726      	b.n	8000860 <__aeabi_fmul+0xa4>
 8000a12:	2302      	movs	r3, #2
 8000a14:	2e0f      	cmp	r6, #15
 8000a16:	d10c      	bne.n	8000a32 <__aeabi_fmul+0x276>
 8000a18:	2180      	movs	r1, #128	; 0x80
 8000a1a:	464b      	mov	r3, r9
 8000a1c:	03c9      	lsls	r1, r1, #15
 8000a1e:	420b      	tst	r3, r1
 8000a20:	d00d      	beq.n	8000a3e <__aeabi_fmul+0x282>
 8000a22:	420c      	tst	r4, r1
 8000a24:	d10b      	bne.n	8000a3e <__aeabi_fmul+0x282>
 8000a26:	4321      	orrs	r1, r4
 8000a28:	0249      	lsls	r1, r1, #9
 8000a2a:	003a      	movs	r2, r7
 8000a2c:	20ff      	movs	r0, #255	; 0xff
 8000a2e:	0a49      	lsrs	r1, r1, #9
 8000a30:	e716      	b.n	8000860 <__aeabi_fmul+0xa4>
 8000a32:	2e0b      	cmp	r6, #11
 8000a34:	d000      	beq.n	8000a38 <__aeabi_fmul+0x27c>
 8000a36:	e6f7      	b.n	8000828 <__aeabi_fmul+0x6c>
 8000a38:	46a1      	mov	r9, r4
 8000a3a:	469a      	mov	sl, r3
 8000a3c:	e736      	b.n	80008ac <__aeabi_fmul+0xf0>
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	464b      	mov	r3, r9
 8000a42:	03c9      	lsls	r1, r1, #15
 8000a44:	4319      	orrs	r1, r3
 8000a46:	0249      	lsls	r1, r1, #9
 8000a48:	4642      	mov	r2, r8
 8000a4a:	20ff      	movs	r0, #255	; 0xff
 8000a4c:	0a49      	lsrs	r1, r1, #9
 8000a4e:	e707      	b.n	8000860 <__aeabi_fmul+0xa4>
 8000a50:	2303      	movs	r3, #3
 8000a52:	e7df      	b.n	8000a14 <__aeabi_fmul+0x258>
 8000a54:	f7ffffff 	.word	0xf7ffffff

08000a58 <__aeabi_f2iz>:
 8000a58:	0241      	lsls	r1, r0, #9
 8000a5a:	0042      	lsls	r2, r0, #1
 8000a5c:	0fc3      	lsrs	r3, r0, #31
 8000a5e:	0a49      	lsrs	r1, r1, #9
 8000a60:	2000      	movs	r0, #0
 8000a62:	0e12      	lsrs	r2, r2, #24
 8000a64:	2a7e      	cmp	r2, #126	; 0x7e
 8000a66:	dd03      	ble.n	8000a70 <__aeabi_f2iz+0x18>
 8000a68:	2a9d      	cmp	r2, #157	; 0x9d
 8000a6a:	dd02      	ble.n	8000a72 <__aeabi_f2iz+0x1a>
 8000a6c:	4a09      	ldr	r2, [pc, #36]	; (8000a94 <__aeabi_f2iz+0x3c>)
 8000a6e:	1898      	adds	r0, r3, r2
 8000a70:	4770      	bx	lr
 8000a72:	2080      	movs	r0, #128	; 0x80
 8000a74:	0400      	lsls	r0, r0, #16
 8000a76:	4301      	orrs	r1, r0
 8000a78:	2a95      	cmp	r2, #149	; 0x95
 8000a7a:	dc07      	bgt.n	8000a8c <__aeabi_f2iz+0x34>
 8000a7c:	2096      	movs	r0, #150	; 0x96
 8000a7e:	1a82      	subs	r2, r0, r2
 8000a80:	40d1      	lsrs	r1, r2
 8000a82:	4248      	negs	r0, r1
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d1f3      	bne.n	8000a70 <__aeabi_f2iz+0x18>
 8000a88:	0008      	movs	r0, r1
 8000a8a:	e7f1      	b.n	8000a70 <__aeabi_f2iz+0x18>
 8000a8c:	3a96      	subs	r2, #150	; 0x96
 8000a8e:	4091      	lsls	r1, r2
 8000a90:	e7f7      	b.n	8000a82 <__aeabi_f2iz+0x2a>
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	7fffffff 	.word	0x7fffffff

08000a98 <__aeabi_i2f>:
 8000a98:	b570      	push	{r4, r5, r6, lr}
 8000a9a:	2800      	cmp	r0, #0
 8000a9c:	d013      	beq.n	8000ac6 <__aeabi_i2f+0x2e>
 8000a9e:	17c3      	asrs	r3, r0, #31
 8000aa0:	18c5      	adds	r5, r0, r3
 8000aa2:	405d      	eors	r5, r3
 8000aa4:	0fc4      	lsrs	r4, r0, #31
 8000aa6:	0028      	movs	r0, r5
 8000aa8:	f001 ff16 	bl	80028d8 <__clzsi2>
 8000aac:	239e      	movs	r3, #158	; 0x9e
 8000aae:	0001      	movs	r1, r0
 8000ab0:	1a1b      	subs	r3, r3, r0
 8000ab2:	2b96      	cmp	r3, #150	; 0x96
 8000ab4:	dc0f      	bgt.n	8000ad6 <__aeabi_i2f+0x3e>
 8000ab6:	2808      	cmp	r0, #8
 8000ab8:	d031      	beq.n	8000b1e <__aeabi_i2f+0x86>
 8000aba:	3908      	subs	r1, #8
 8000abc:	408d      	lsls	r5, r1
 8000abe:	026d      	lsls	r5, r5, #9
 8000ac0:	0a6d      	lsrs	r5, r5, #9
 8000ac2:	b2d8      	uxtb	r0, r3
 8000ac4:	e002      	b.n	8000acc <__aeabi_i2f+0x34>
 8000ac6:	2400      	movs	r4, #0
 8000ac8:	2000      	movs	r0, #0
 8000aca:	2500      	movs	r5, #0
 8000acc:	05c0      	lsls	r0, r0, #23
 8000ace:	4328      	orrs	r0, r5
 8000ad0:	07e4      	lsls	r4, r4, #31
 8000ad2:	4320      	orrs	r0, r4
 8000ad4:	bd70      	pop	{r4, r5, r6, pc}
 8000ad6:	2b99      	cmp	r3, #153	; 0x99
 8000ad8:	dd0c      	ble.n	8000af4 <__aeabi_i2f+0x5c>
 8000ada:	2205      	movs	r2, #5
 8000adc:	1a12      	subs	r2, r2, r0
 8000ade:	0028      	movs	r0, r5
 8000ae0:	40d0      	lsrs	r0, r2
 8000ae2:	0002      	movs	r2, r0
 8000ae4:	0008      	movs	r0, r1
 8000ae6:	301b      	adds	r0, #27
 8000ae8:	4085      	lsls	r5, r0
 8000aea:	0028      	movs	r0, r5
 8000aec:	1e45      	subs	r5, r0, #1
 8000aee:	41a8      	sbcs	r0, r5
 8000af0:	4302      	orrs	r2, r0
 8000af2:	0015      	movs	r5, r2
 8000af4:	2905      	cmp	r1, #5
 8000af6:	dc16      	bgt.n	8000b26 <__aeabi_i2f+0x8e>
 8000af8:	002a      	movs	r2, r5
 8000afa:	480f      	ldr	r0, [pc, #60]	; (8000b38 <__aeabi_i2f+0xa0>)
 8000afc:	4002      	ands	r2, r0
 8000afe:	076e      	lsls	r6, r5, #29
 8000b00:	d009      	beq.n	8000b16 <__aeabi_i2f+0x7e>
 8000b02:	260f      	movs	r6, #15
 8000b04:	4035      	ands	r5, r6
 8000b06:	2d04      	cmp	r5, #4
 8000b08:	d005      	beq.n	8000b16 <__aeabi_i2f+0x7e>
 8000b0a:	3204      	adds	r2, #4
 8000b0c:	0155      	lsls	r5, r2, #5
 8000b0e:	d502      	bpl.n	8000b16 <__aeabi_i2f+0x7e>
 8000b10:	239f      	movs	r3, #159	; 0x9f
 8000b12:	4002      	ands	r2, r0
 8000b14:	1a5b      	subs	r3, r3, r1
 8000b16:	0192      	lsls	r2, r2, #6
 8000b18:	0a55      	lsrs	r5, r2, #9
 8000b1a:	b2d8      	uxtb	r0, r3
 8000b1c:	e7d6      	b.n	8000acc <__aeabi_i2f+0x34>
 8000b1e:	026d      	lsls	r5, r5, #9
 8000b20:	2096      	movs	r0, #150	; 0x96
 8000b22:	0a6d      	lsrs	r5, r5, #9
 8000b24:	e7d2      	b.n	8000acc <__aeabi_i2f+0x34>
 8000b26:	1f4a      	subs	r2, r1, #5
 8000b28:	4095      	lsls	r5, r2
 8000b2a:	002a      	movs	r2, r5
 8000b2c:	4802      	ldr	r0, [pc, #8]	; (8000b38 <__aeabi_i2f+0xa0>)
 8000b2e:	4002      	ands	r2, r0
 8000b30:	076e      	lsls	r6, r5, #29
 8000b32:	d0f0      	beq.n	8000b16 <__aeabi_i2f+0x7e>
 8000b34:	e7e5      	b.n	8000b02 <__aeabi_i2f+0x6a>
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	fbffffff 	.word	0xfbffffff

08000b3c <__aeabi_dadd>:
 8000b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b3e:	464f      	mov	r7, r9
 8000b40:	4646      	mov	r6, r8
 8000b42:	46d6      	mov	lr, sl
 8000b44:	0004      	movs	r4, r0
 8000b46:	b5c0      	push	{r6, r7, lr}
 8000b48:	001f      	movs	r7, r3
 8000b4a:	030b      	lsls	r3, r1, #12
 8000b4c:	0010      	movs	r0, r2
 8000b4e:	004e      	lsls	r6, r1, #1
 8000b50:	0a5b      	lsrs	r3, r3, #9
 8000b52:	0fcd      	lsrs	r5, r1, #31
 8000b54:	0f61      	lsrs	r1, r4, #29
 8000b56:	007a      	lsls	r2, r7, #1
 8000b58:	4319      	orrs	r1, r3
 8000b5a:	00e3      	lsls	r3, r4, #3
 8000b5c:	033c      	lsls	r4, r7, #12
 8000b5e:	0fff      	lsrs	r7, r7, #31
 8000b60:	46bc      	mov	ip, r7
 8000b62:	0a64      	lsrs	r4, r4, #9
 8000b64:	0f47      	lsrs	r7, r0, #29
 8000b66:	4327      	orrs	r7, r4
 8000b68:	0d76      	lsrs	r6, r6, #21
 8000b6a:	0d52      	lsrs	r2, r2, #21
 8000b6c:	00c0      	lsls	r0, r0, #3
 8000b6e:	46b9      	mov	r9, r7
 8000b70:	4680      	mov	r8, r0
 8000b72:	1ab7      	subs	r7, r6, r2
 8000b74:	4565      	cmp	r5, ip
 8000b76:	d100      	bne.n	8000b7a <__aeabi_dadd+0x3e>
 8000b78:	e09b      	b.n	8000cb2 <__aeabi_dadd+0x176>
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	dc00      	bgt.n	8000b80 <__aeabi_dadd+0x44>
 8000b7e:	e084      	b.n	8000c8a <__aeabi_dadd+0x14e>
 8000b80:	2a00      	cmp	r2, #0
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x4a>
 8000b84:	e0be      	b.n	8000d04 <__aeabi_dadd+0x1c8>
 8000b86:	4ac8      	ldr	r2, [pc, #800]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000b88:	4296      	cmp	r6, r2
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_dadd+0x52>
 8000b8c:	e124      	b.n	8000dd8 <__aeabi_dadd+0x29c>
 8000b8e:	2280      	movs	r2, #128	; 0x80
 8000b90:	464c      	mov	r4, r9
 8000b92:	0412      	lsls	r2, r2, #16
 8000b94:	4314      	orrs	r4, r2
 8000b96:	46a1      	mov	r9, r4
 8000b98:	2f38      	cmp	r7, #56	; 0x38
 8000b9a:	dd00      	ble.n	8000b9e <__aeabi_dadd+0x62>
 8000b9c:	e167      	b.n	8000e6e <__aeabi_dadd+0x332>
 8000b9e:	2f1f      	cmp	r7, #31
 8000ba0:	dd00      	ble.n	8000ba4 <__aeabi_dadd+0x68>
 8000ba2:	e1d6      	b.n	8000f52 <__aeabi_dadd+0x416>
 8000ba4:	2220      	movs	r2, #32
 8000ba6:	464c      	mov	r4, r9
 8000ba8:	1bd2      	subs	r2, r2, r7
 8000baa:	4094      	lsls	r4, r2
 8000bac:	46a2      	mov	sl, r4
 8000bae:	4644      	mov	r4, r8
 8000bb0:	40fc      	lsrs	r4, r7
 8000bb2:	0020      	movs	r0, r4
 8000bb4:	4654      	mov	r4, sl
 8000bb6:	4304      	orrs	r4, r0
 8000bb8:	4640      	mov	r0, r8
 8000bba:	4090      	lsls	r0, r2
 8000bbc:	1e42      	subs	r2, r0, #1
 8000bbe:	4190      	sbcs	r0, r2
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	40fa      	lsrs	r2, r7
 8000bc4:	4304      	orrs	r4, r0
 8000bc6:	1a89      	subs	r1, r1, r2
 8000bc8:	1b1c      	subs	r4, r3, r4
 8000bca:	42a3      	cmp	r3, r4
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	4252      	negs	r2, r2
 8000bd0:	1a8b      	subs	r3, r1, r2
 8000bd2:	469a      	mov	sl, r3
 8000bd4:	4653      	mov	r3, sl
 8000bd6:	021b      	lsls	r3, r3, #8
 8000bd8:	d400      	bmi.n	8000bdc <__aeabi_dadd+0xa0>
 8000bda:	e0d4      	b.n	8000d86 <__aeabi_dadd+0x24a>
 8000bdc:	4653      	mov	r3, sl
 8000bde:	025a      	lsls	r2, r3, #9
 8000be0:	0a53      	lsrs	r3, r2, #9
 8000be2:	469a      	mov	sl, r3
 8000be4:	4653      	mov	r3, sl
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d100      	bne.n	8000bec <__aeabi_dadd+0xb0>
 8000bea:	e104      	b.n	8000df6 <__aeabi_dadd+0x2ba>
 8000bec:	4650      	mov	r0, sl
 8000bee:	f001 fe73 	bl	80028d8 <__clzsi2>
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	3b08      	subs	r3, #8
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	0020      	movs	r0, r4
 8000bfa:	1ad2      	subs	r2, r2, r3
 8000bfc:	4651      	mov	r1, sl
 8000bfe:	40d0      	lsrs	r0, r2
 8000c00:	4099      	lsls	r1, r3
 8000c02:	0002      	movs	r2, r0
 8000c04:	409c      	lsls	r4, r3
 8000c06:	430a      	orrs	r2, r1
 8000c08:	42b3      	cmp	r3, r6
 8000c0a:	da00      	bge.n	8000c0e <__aeabi_dadd+0xd2>
 8000c0c:	e102      	b.n	8000e14 <__aeabi_dadd+0x2d8>
 8000c0e:	1b9b      	subs	r3, r3, r6
 8000c10:	1c59      	adds	r1, r3, #1
 8000c12:	291f      	cmp	r1, #31
 8000c14:	dd00      	ble.n	8000c18 <__aeabi_dadd+0xdc>
 8000c16:	e0a7      	b.n	8000d68 <__aeabi_dadd+0x22c>
 8000c18:	2320      	movs	r3, #32
 8000c1a:	0010      	movs	r0, r2
 8000c1c:	0026      	movs	r6, r4
 8000c1e:	1a5b      	subs	r3, r3, r1
 8000c20:	409c      	lsls	r4, r3
 8000c22:	4098      	lsls	r0, r3
 8000c24:	40ce      	lsrs	r6, r1
 8000c26:	40ca      	lsrs	r2, r1
 8000c28:	1e63      	subs	r3, r4, #1
 8000c2a:	419c      	sbcs	r4, r3
 8000c2c:	4330      	orrs	r0, r6
 8000c2e:	4692      	mov	sl, r2
 8000c30:	2600      	movs	r6, #0
 8000c32:	4304      	orrs	r4, r0
 8000c34:	0763      	lsls	r3, r4, #29
 8000c36:	d009      	beq.n	8000c4c <__aeabi_dadd+0x110>
 8000c38:	230f      	movs	r3, #15
 8000c3a:	4023      	ands	r3, r4
 8000c3c:	2b04      	cmp	r3, #4
 8000c3e:	d005      	beq.n	8000c4c <__aeabi_dadd+0x110>
 8000c40:	1d23      	adds	r3, r4, #4
 8000c42:	42a3      	cmp	r3, r4
 8000c44:	41a4      	sbcs	r4, r4
 8000c46:	4264      	negs	r4, r4
 8000c48:	44a2      	add	sl, r4
 8000c4a:	001c      	movs	r4, r3
 8000c4c:	4653      	mov	r3, sl
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	d400      	bmi.n	8000c54 <__aeabi_dadd+0x118>
 8000c52:	e09b      	b.n	8000d8c <__aeabi_dadd+0x250>
 8000c54:	4b94      	ldr	r3, [pc, #592]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000c56:	3601      	adds	r6, #1
 8000c58:	429e      	cmp	r6, r3
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x122>
 8000c5c:	e0b8      	b.n	8000dd0 <__aeabi_dadd+0x294>
 8000c5e:	4653      	mov	r3, sl
 8000c60:	4992      	ldr	r1, [pc, #584]	; (8000eac <__aeabi_dadd+0x370>)
 8000c62:	08e4      	lsrs	r4, r4, #3
 8000c64:	400b      	ands	r3, r1
 8000c66:	0019      	movs	r1, r3
 8000c68:	075b      	lsls	r3, r3, #29
 8000c6a:	4323      	orrs	r3, r4
 8000c6c:	0572      	lsls	r2, r6, #21
 8000c6e:	024c      	lsls	r4, r1, #9
 8000c70:	0b24      	lsrs	r4, r4, #12
 8000c72:	0d52      	lsrs	r2, r2, #21
 8000c74:	0512      	lsls	r2, r2, #20
 8000c76:	07ed      	lsls	r5, r5, #31
 8000c78:	4322      	orrs	r2, r4
 8000c7a:	432a      	orrs	r2, r5
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	0011      	movs	r1, r2
 8000c80:	bce0      	pop	{r5, r6, r7}
 8000c82:	46ba      	mov	sl, r7
 8000c84:	46b1      	mov	r9, r6
 8000c86:	46a8      	mov	r8, r5
 8000c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d048      	beq.n	8000d20 <__aeabi_dadd+0x1e4>
 8000c8e:	1b97      	subs	r7, r2, r6
 8000c90:	2e00      	cmp	r6, #0
 8000c92:	d000      	beq.n	8000c96 <__aeabi_dadd+0x15a>
 8000c94:	e10e      	b.n	8000eb4 <__aeabi_dadd+0x378>
 8000c96:	000c      	movs	r4, r1
 8000c98:	431c      	orrs	r4, r3
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x162>
 8000c9c:	e1b7      	b.n	800100e <__aeabi_dadd+0x4d2>
 8000c9e:	1e7c      	subs	r4, r7, #1
 8000ca0:	2f01      	cmp	r7, #1
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_dadd+0x16a>
 8000ca4:	e226      	b.n	80010f4 <__aeabi_dadd+0x5b8>
 8000ca6:	4d80      	ldr	r5, [pc, #512]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000ca8:	42af      	cmp	r7, r5
 8000caa:	d100      	bne.n	8000cae <__aeabi_dadd+0x172>
 8000cac:	e1d5      	b.n	800105a <__aeabi_dadd+0x51e>
 8000cae:	0027      	movs	r7, r4
 8000cb0:	e107      	b.n	8000ec2 <__aeabi_dadd+0x386>
 8000cb2:	2f00      	cmp	r7, #0
 8000cb4:	dc00      	bgt.n	8000cb8 <__aeabi_dadd+0x17c>
 8000cb6:	e0b2      	b.n	8000e1e <__aeabi_dadd+0x2e2>
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	d047      	beq.n	8000d4c <__aeabi_dadd+0x210>
 8000cbc:	4a7a      	ldr	r2, [pc, #488]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000cbe:	4296      	cmp	r6, r2
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_dadd+0x188>
 8000cc2:	e089      	b.n	8000dd8 <__aeabi_dadd+0x29c>
 8000cc4:	2280      	movs	r2, #128	; 0x80
 8000cc6:	464c      	mov	r4, r9
 8000cc8:	0412      	lsls	r2, r2, #16
 8000cca:	4314      	orrs	r4, r2
 8000ccc:	46a1      	mov	r9, r4
 8000cce:	2f38      	cmp	r7, #56	; 0x38
 8000cd0:	dc6b      	bgt.n	8000daa <__aeabi_dadd+0x26e>
 8000cd2:	2f1f      	cmp	r7, #31
 8000cd4:	dc00      	bgt.n	8000cd8 <__aeabi_dadd+0x19c>
 8000cd6:	e16e      	b.n	8000fb6 <__aeabi_dadd+0x47a>
 8000cd8:	003a      	movs	r2, r7
 8000cda:	4648      	mov	r0, r9
 8000cdc:	3a20      	subs	r2, #32
 8000cde:	40d0      	lsrs	r0, r2
 8000ce0:	4684      	mov	ip, r0
 8000ce2:	2f20      	cmp	r7, #32
 8000ce4:	d007      	beq.n	8000cf6 <__aeabi_dadd+0x1ba>
 8000ce6:	2240      	movs	r2, #64	; 0x40
 8000ce8:	4648      	mov	r0, r9
 8000cea:	1bd2      	subs	r2, r2, r7
 8000cec:	4090      	lsls	r0, r2
 8000cee:	0002      	movs	r2, r0
 8000cf0:	4640      	mov	r0, r8
 8000cf2:	4310      	orrs	r0, r2
 8000cf4:	4680      	mov	r8, r0
 8000cf6:	4640      	mov	r0, r8
 8000cf8:	1e42      	subs	r2, r0, #1
 8000cfa:	4190      	sbcs	r0, r2
 8000cfc:	4662      	mov	r2, ip
 8000cfe:	0004      	movs	r4, r0
 8000d00:	4314      	orrs	r4, r2
 8000d02:	e057      	b.n	8000db4 <__aeabi_dadd+0x278>
 8000d04:	464a      	mov	r2, r9
 8000d06:	4302      	orrs	r2, r0
 8000d08:	d100      	bne.n	8000d0c <__aeabi_dadd+0x1d0>
 8000d0a:	e103      	b.n	8000f14 <__aeabi_dadd+0x3d8>
 8000d0c:	1e7a      	subs	r2, r7, #1
 8000d0e:	2f01      	cmp	r7, #1
 8000d10:	d100      	bne.n	8000d14 <__aeabi_dadd+0x1d8>
 8000d12:	e193      	b.n	800103c <__aeabi_dadd+0x500>
 8000d14:	4c64      	ldr	r4, [pc, #400]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000d16:	42a7      	cmp	r7, r4
 8000d18:	d100      	bne.n	8000d1c <__aeabi_dadd+0x1e0>
 8000d1a:	e18a      	b.n	8001032 <__aeabi_dadd+0x4f6>
 8000d1c:	0017      	movs	r7, r2
 8000d1e:	e73b      	b.n	8000b98 <__aeabi_dadd+0x5c>
 8000d20:	4c63      	ldr	r4, [pc, #396]	; (8000eb0 <__aeabi_dadd+0x374>)
 8000d22:	1c72      	adds	r2, r6, #1
 8000d24:	4222      	tst	r2, r4
 8000d26:	d000      	beq.n	8000d2a <__aeabi_dadd+0x1ee>
 8000d28:	e0e0      	b.n	8000eec <__aeabi_dadd+0x3b0>
 8000d2a:	000a      	movs	r2, r1
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d000      	beq.n	8000d34 <__aeabi_dadd+0x1f8>
 8000d32:	e174      	b.n	800101e <__aeabi_dadd+0x4e2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	d100      	bne.n	8000d3a <__aeabi_dadd+0x1fe>
 8000d38:	e1d0      	b.n	80010dc <__aeabi_dadd+0x5a0>
 8000d3a:	464a      	mov	r2, r9
 8000d3c:	4302      	orrs	r2, r0
 8000d3e:	d000      	beq.n	8000d42 <__aeabi_dadd+0x206>
 8000d40:	e1e3      	b.n	800110a <__aeabi_dadd+0x5ce>
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	4313      	orrs	r3, r2
 8000d48:	08c9      	lsrs	r1, r1, #3
 8000d4a:	e029      	b.n	8000da0 <__aeabi_dadd+0x264>
 8000d4c:	464a      	mov	r2, r9
 8000d4e:	4302      	orrs	r2, r0
 8000d50:	d100      	bne.n	8000d54 <__aeabi_dadd+0x218>
 8000d52:	e17d      	b.n	8001050 <__aeabi_dadd+0x514>
 8000d54:	1e7a      	subs	r2, r7, #1
 8000d56:	2f01      	cmp	r7, #1
 8000d58:	d100      	bne.n	8000d5c <__aeabi_dadd+0x220>
 8000d5a:	e0e0      	b.n	8000f1e <__aeabi_dadd+0x3e2>
 8000d5c:	4c52      	ldr	r4, [pc, #328]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000d5e:	42a7      	cmp	r7, r4
 8000d60:	d100      	bne.n	8000d64 <__aeabi_dadd+0x228>
 8000d62:	e166      	b.n	8001032 <__aeabi_dadd+0x4f6>
 8000d64:	0017      	movs	r7, r2
 8000d66:	e7b2      	b.n	8000cce <__aeabi_dadd+0x192>
 8000d68:	0010      	movs	r0, r2
 8000d6a:	3b1f      	subs	r3, #31
 8000d6c:	40d8      	lsrs	r0, r3
 8000d6e:	2920      	cmp	r1, #32
 8000d70:	d003      	beq.n	8000d7a <__aeabi_dadd+0x23e>
 8000d72:	2340      	movs	r3, #64	; 0x40
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	409a      	lsls	r2, r3
 8000d78:	4314      	orrs	r4, r2
 8000d7a:	1e63      	subs	r3, r4, #1
 8000d7c:	419c      	sbcs	r4, r3
 8000d7e:	2300      	movs	r3, #0
 8000d80:	2600      	movs	r6, #0
 8000d82:	469a      	mov	sl, r3
 8000d84:	4304      	orrs	r4, r0
 8000d86:	0763      	lsls	r3, r4, #29
 8000d88:	d000      	beq.n	8000d8c <__aeabi_dadd+0x250>
 8000d8a:	e755      	b.n	8000c38 <__aeabi_dadd+0xfc>
 8000d8c:	4652      	mov	r2, sl
 8000d8e:	08e3      	lsrs	r3, r4, #3
 8000d90:	0752      	lsls	r2, r2, #29
 8000d92:	4313      	orrs	r3, r2
 8000d94:	4652      	mov	r2, sl
 8000d96:	0037      	movs	r7, r6
 8000d98:	08d1      	lsrs	r1, r2, #3
 8000d9a:	4a43      	ldr	r2, [pc, #268]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000d9c:	4297      	cmp	r7, r2
 8000d9e:	d01f      	beq.n	8000de0 <__aeabi_dadd+0x2a4>
 8000da0:	0309      	lsls	r1, r1, #12
 8000da2:	057a      	lsls	r2, r7, #21
 8000da4:	0b0c      	lsrs	r4, r1, #12
 8000da6:	0d52      	lsrs	r2, r2, #21
 8000da8:	e764      	b.n	8000c74 <__aeabi_dadd+0x138>
 8000daa:	4642      	mov	r2, r8
 8000dac:	464c      	mov	r4, r9
 8000dae:	4314      	orrs	r4, r2
 8000db0:	1e62      	subs	r2, r4, #1
 8000db2:	4194      	sbcs	r4, r2
 8000db4:	18e4      	adds	r4, r4, r3
 8000db6:	429c      	cmp	r4, r3
 8000db8:	4192      	sbcs	r2, r2
 8000dba:	4252      	negs	r2, r2
 8000dbc:	4692      	mov	sl, r2
 8000dbe:	448a      	add	sl, r1
 8000dc0:	4653      	mov	r3, sl
 8000dc2:	021b      	lsls	r3, r3, #8
 8000dc4:	d5df      	bpl.n	8000d86 <__aeabi_dadd+0x24a>
 8000dc6:	4b38      	ldr	r3, [pc, #224]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000dc8:	3601      	adds	r6, #1
 8000dca:	429e      	cmp	r6, r3
 8000dcc:	d000      	beq.n	8000dd0 <__aeabi_dadd+0x294>
 8000dce:	e0b3      	b.n	8000f38 <__aeabi_dadd+0x3fc>
 8000dd0:	0032      	movs	r2, r6
 8000dd2:	2400      	movs	r4, #0
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e74d      	b.n	8000c74 <__aeabi_dadd+0x138>
 8000dd8:	074a      	lsls	r2, r1, #29
 8000dda:	08db      	lsrs	r3, r3, #3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	08c9      	lsrs	r1, r1, #3
 8000de0:	001a      	movs	r2, r3
 8000de2:	430a      	orrs	r2, r1
 8000de4:	d100      	bne.n	8000de8 <__aeabi_dadd+0x2ac>
 8000de6:	e200      	b.n	80011ea <__aeabi_dadd+0x6ae>
 8000de8:	2480      	movs	r4, #128	; 0x80
 8000dea:	0324      	lsls	r4, r4, #12
 8000dec:	430c      	orrs	r4, r1
 8000dee:	0324      	lsls	r4, r4, #12
 8000df0:	4a2d      	ldr	r2, [pc, #180]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000df2:	0b24      	lsrs	r4, r4, #12
 8000df4:	e73e      	b.n	8000c74 <__aeabi_dadd+0x138>
 8000df6:	0020      	movs	r0, r4
 8000df8:	f001 fd6e 	bl	80028d8 <__clzsi2>
 8000dfc:	0003      	movs	r3, r0
 8000dfe:	3318      	adds	r3, #24
 8000e00:	2b1f      	cmp	r3, #31
 8000e02:	dc00      	bgt.n	8000e06 <__aeabi_dadd+0x2ca>
 8000e04:	e6f7      	b.n	8000bf6 <__aeabi_dadd+0xba>
 8000e06:	0022      	movs	r2, r4
 8000e08:	3808      	subs	r0, #8
 8000e0a:	4082      	lsls	r2, r0
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	42b3      	cmp	r3, r6
 8000e10:	db00      	blt.n	8000e14 <__aeabi_dadd+0x2d8>
 8000e12:	e6fc      	b.n	8000c0e <__aeabi_dadd+0xd2>
 8000e14:	1af6      	subs	r6, r6, r3
 8000e16:	4b25      	ldr	r3, [pc, #148]	; (8000eac <__aeabi_dadd+0x370>)
 8000e18:	401a      	ands	r2, r3
 8000e1a:	4692      	mov	sl, r2
 8000e1c:	e70a      	b.n	8000c34 <__aeabi_dadd+0xf8>
 8000e1e:	2f00      	cmp	r7, #0
 8000e20:	d02b      	beq.n	8000e7a <__aeabi_dadd+0x33e>
 8000e22:	1b97      	subs	r7, r2, r6
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	d100      	bne.n	8000e2a <__aeabi_dadd+0x2ee>
 8000e28:	e0b8      	b.n	8000f9c <__aeabi_dadd+0x460>
 8000e2a:	4c1f      	ldr	r4, [pc, #124]	; (8000ea8 <__aeabi_dadd+0x36c>)
 8000e2c:	42a2      	cmp	r2, r4
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_dadd+0x2f6>
 8000e30:	e11c      	b.n	800106c <__aeabi_dadd+0x530>
 8000e32:	2480      	movs	r4, #128	; 0x80
 8000e34:	0424      	lsls	r4, r4, #16
 8000e36:	4321      	orrs	r1, r4
 8000e38:	2f38      	cmp	r7, #56	; 0x38
 8000e3a:	dd00      	ble.n	8000e3e <__aeabi_dadd+0x302>
 8000e3c:	e11e      	b.n	800107c <__aeabi_dadd+0x540>
 8000e3e:	2f1f      	cmp	r7, #31
 8000e40:	dd00      	ble.n	8000e44 <__aeabi_dadd+0x308>
 8000e42:	e19e      	b.n	8001182 <__aeabi_dadd+0x646>
 8000e44:	2620      	movs	r6, #32
 8000e46:	000c      	movs	r4, r1
 8000e48:	1bf6      	subs	r6, r6, r7
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	40b4      	lsls	r4, r6
 8000e50:	40f8      	lsrs	r0, r7
 8000e52:	1e5e      	subs	r6, r3, #1
 8000e54:	41b3      	sbcs	r3, r6
 8000e56:	40f9      	lsrs	r1, r7
 8000e58:	4304      	orrs	r4, r0
 8000e5a:	431c      	orrs	r4, r3
 8000e5c:	4489      	add	r9, r1
 8000e5e:	4444      	add	r4, r8
 8000e60:	4544      	cmp	r4, r8
 8000e62:	419b      	sbcs	r3, r3
 8000e64:	425b      	negs	r3, r3
 8000e66:	444b      	add	r3, r9
 8000e68:	469a      	mov	sl, r3
 8000e6a:	0016      	movs	r6, r2
 8000e6c:	e7a8      	b.n	8000dc0 <__aeabi_dadd+0x284>
 8000e6e:	4642      	mov	r2, r8
 8000e70:	464c      	mov	r4, r9
 8000e72:	4314      	orrs	r4, r2
 8000e74:	1e62      	subs	r2, r4, #1
 8000e76:	4194      	sbcs	r4, r2
 8000e78:	e6a6      	b.n	8000bc8 <__aeabi_dadd+0x8c>
 8000e7a:	4c0d      	ldr	r4, [pc, #52]	; (8000eb0 <__aeabi_dadd+0x374>)
 8000e7c:	1c72      	adds	r2, r6, #1
 8000e7e:	4222      	tst	r2, r4
 8000e80:	d000      	beq.n	8000e84 <__aeabi_dadd+0x348>
 8000e82:	e0a8      	b.n	8000fd6 <__aeabi_dadd+0x49a>
 8000e84:	000a      	movs	r2, r1
 8000e86:	431a      	orrs	r2, r3
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d000      	beq.n	8000e8e <__aeabi_dadd+0x352>
 8000e8c:	e10a      	b.n	80010a4 <__aeabi_dadd+0x568>
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d100      	bne.n	8000e94 <__aeabi_dadd+0x358>
 8000e92:	e15e      	b.n	8001152 <__aeabi_dadd+0x616>
 8000e94:	464a      	mov	r2, r9
 8000e96:	4302      	orrs	r2, r0
 8000e98:	d000      	beq.n	8000e9c <__aeabi_dadd+0x360>
 8000e9a:	e161      	b.n	8001160 <__aeabi_dadd+0x624>
 8000e9c:	074a      	lsls	r2, r1, #29
 8000e9e:	08db      	lsrs	r3, r3, #3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	08c9      	lsrs	r1, r1, #3
 8000ea4:	e77c      	b.n	8000da0 <__aeabi_dadd+0x264>
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	000007ff 	.word	0x000007ff
 8000eac:	ff7fffff 	.word	0xff7fffff
 8000eb0:	000007fe 	.word	0x000007fe
 8000eb4:	4ccf      	ldr	r4, [pc, #828]	; (80011f4 <__aeabi_dadd+0x6b8>)
 8000eb6:	42a2      	cmp	r2, r4
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_dadd+0x380>
 8000eba:	e0ce      	b.n	800105a <__aeabi_dadd+0x51e>
 8000ebc:	2480      	movs	r4, #128	; 0x80
 8000ebe:	0424      	lsls	r4, r4, #16
 8000ec0:	4321      	orrs	r1, r4
 8000ec2:	2f38      	cmp	r7, #56	; 0x38
 8000ec4:	dc5b      	bgt.n	8000f7e <__aeabi_dadd+0x442>
 8000ec6:	2f1f      	cmp	r7, #31
 8000ec8:	dd00      	ble.n	8000ecc <__aeabi_dadd+0x390>
 8000eca:	e0dc      	b.n	8001086 <__aeabi_dadd+0x54a>
 8000ecc:	2520      	movs	r5, #32
 8000ece:	000c      	movs	r4, r1
 8000ed0:	1bed      	subs	r5, r5, r7
 8000ed2:	001e      	movs	r6, r3
 8000ed4:	40ab      	lsls	r3, r5
 8000ed6:	40ac      	lsls	r4, r5
 8000ed8:	40fe      	lsrs	r6, r7
 8000eda:	1e5d      	subs	r5, r3, #1
 8000edc:	41ab      	sbcs	r3, r5
 8000ede:	4334      	orrs	r4, r6
 8000ee0:	40f9      	lsrs	r1, r7
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	1a5b      	subs	r3, r3, r1
 8000ee8:	4699      	mov	r9, r3
 8000eea:	e04c      	b.n	8000f86 <__aeabi_dadd+0x44a>
 8000eec:	464a      	mov	r2, r9
 8000eee:	1a1c      	subs	r4, r3, r0
 8000ef0:	1a88      	subs	r0, r1, r2
 8000ef2:	42a3      	cmp	r3, r4
 8000ef4:	4192      	sbcs	r2, r2
 8000ef6:	4252      	negs	r2, r2
 8000ef8:	4692      	mov	sl, r2
 8000efa:	0002      	movs	r2, r0
 8000efc:	4650      	mov	r0, sl
 8000efe:	1a12      	subs	r2, r2, r0
 8000f00:	4692      	mov	sl, r2
 8000f02:	0212      	lsls	r2, r2, #8
 8000f04:	d478      	bmi.n	8000ff8 <__aeabi_dadd+0x4bc>
 8000f06:	4653      	mov	r3, sl
 8000f08:	4323      	orrs	r3, r4
 8000f0a:	d000      	beq.n	8000f0e <__aeabi_dadd+0x3d2>
 8000f0c:	e66a      	b.n	8000be4 <__aeabi_dadd+0xa8>
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2500      	movs	r5, #0
 8000f12:	e745      	b.n	8000da0 <__aeabi_dadd+0x264>
 8000f14:	074a      	lsls	r2, r1, #29
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	08c9      	lsrs	r1, r1, #3
 8000f1c:	e73d      	b.n	8000d9a <__aeabi_dadd+0x25e>
 8000f1e:	181c      	adds	r4, r3, r0
 8000f20:	429c      	cmp	r4, r3
 8000f22:	419b      	sbcs	r3, r3
 8000f24:	4449      	add	r1, r9
 8000f26:	468a      	mov	sl, r1
 8000f28:	425b      	negs	r3, r3
 8000f2a:	449a      	add	sl, r3
 8000f2c:	4653      	mov	r3, sl
 8000f2e:	2601      	movs	r6, #1
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	d400      	bmi.n	8000f36 <__aeabi_dadd+0x3fa>
 8000f34:	e727      	b.n	8000d86 <__aeabi_dadd+0x24a>
 8000f36:	2602      	movs	r6, #2
 8000f38:	4652      	mov	r2, sl
 8000f3a:	4baf      	ldr	r3, [pc, #700]	; (80011f8 <__aeabi_dadd+0x6bc>)
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	401a      	ands	r2, r3
 8000f40:	0013      	movs	r3, r2
 8000f42:	4021      	ands	r1, r4
 8000f44:	0862      	lsrs	r2, r4, #1
 8000f46:	430a      	orrs	r2, r1
 8000f48:	07dc      	lsls	r4, r3, #31
 8000f4a:	085b      	lsrs	r3, r3, #1
 8000f4c:	469a      	mov	sl, r3
 8000f4e:	4314      	orrs	r4, r2
 8000f50:	e670      	b.n	8000c34 <__aeabi_dadd+0xf8>
 8000f52:	003a      	movs	r2, r7
 8000f54:	464c      	mov	r4, r9
 8000f56:	3a20      	subs	r2, #32
 8000f58:	40d4      	lsrs	r4, r2
 8000f5a:	46a4      	mov	ip, r4
 8000f5c:	2f20      	cmp	r7, #32
 8000f5e:	d007      	beq.n	8000f70 <__aeabi_dadd+0x434>
 8000f60:	2240      	movs	r2, #64	; 0x40
 8000f62:	4648      	mov	r0, r9
 8000f64:	1bd2      	subs	r2, r2, r7
 8000f66:	4090      	lsls	r0, r2
 8000f68:	0002      	movs	r2, r0
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	4310      	orrs	r0, r2
 8000f6e:	4680      	mov	r8, r0
 8000f70:	4640      	mov	r0, r8
 8000f72:	1e42      	subs	r2, r0, #1
 8000f74:	4190      	sbcs	r0, r2
 8000f76:	4662      	mov	r2, ip
 8000f78:	0004      	movs	r4, r0
 8000f7a:	4314      	orrs	r4, r2
 8000f7c:	e624      	b.n	8000bc8 <__aeabi_dadd+0x8c>
 8000f7e:	4319      	orrs	r1, r3
 8000f80:	000c      	movs	r4, r1
 8000f82:	1e63      	subs	r3, r4, #1
 8000f84:	419c      	sbcs	r4, r3
 8000f86:	4643      	mov	r3, r8
 8000f88:	1b1c      	subs	r4, r3, r4
 8000f8a:	45a0      	cmp	r8, r4
 8000f8c:	419b      	sbcs	r3, r3
 8000f8e:	4649      	mov	r1, r9
 8000f90:	425b      	negs	r3, r3
 8000f92:	1acb      	subs	r3, r1, r3
 8000f94:	469a      	mov	sl, r3
 8000f96:	4665      	mov	r5, ip
 8000f98:	0016      	movs	r6, r2
 8000f9a:	e61b      	b.n	8000bd4 <__aeabi_dadd+0x98>
 8000f9c:	000c      	movs	r4, r1
 8000f9e:	431c      	orrs	r4, r3
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_dadd+0x468>
 8000fa2:	e0c7      	b.n	8001134 <__aeabi_dadd+0x5f8>
 8000fa4:	1e7c      	subs	r4, r7, #1
 8000fa6:	2f01      	cmp	r7, #1
 8000fa8:	d100      	bne.n	8000fac <__aeabi_dadd+0x470>
 8000faa:	e0f9      	b.n	80011a0 <__aeabi_dadd+0x664>
 8000fac:	4e91      	ldr	r6, [pc, #580]	; (80011f4 <__aeabi_dadd+0x6b8>)
 8000fae:	42b7      	cmp	r7, r6
 8000fb0:	d05c      	beq.n	800106c <__aeabi_dadd+0x530>
 8000fb2:	0027      	movs	r7, r4
 8000fb4:	e740      	b.n	8000e38 <__aeabi_dadd+0x2fc>
 8000fb6:	2220      	movs	r2, #32
 8000fb8:	464c      	mov	r4, r9
 8000fba:	4640      	mov	r0, r8
 8000fbc:	1bd2      	subs	r2, r2, r7
 8000fbe:	4094      	lsls	r4, r2
 8000fc0:	40f8      	lsrs	r0, r7
 8000fc2:	4304      	orrs	r4, r0
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	4090      	lsls	r0, r2
 8000fc8:	1e42      	subs	r2, r0, #1
 8000fca:	4190      	sbcs	r0, r2
 8000fcc:	464a      	mov	r2, r9
 8000fce:	40fa      	lsrs	r2, r7
 8000fd0:	4304      	orrs	r4, r0
 8000fd2:	1889      	adds	r1, r1, r2
 8000fd4:	e6ee      	b.n	8000db4 <__aeabi_dadd+0x278>
 8000fd6:	4c87      	ldr	r4, [pc, #540]	; (80011f4 <__aeabi_dadd+0x6b8>)
 8000fd8:	42a2      	cmp	r2, r4
 8000fda:	d100      	bne.n	8000fde <__aeabi_dadd+0x4a2>
 8000fdc:	e6f9      	b.n	8000dd2 <__aeabi_dadd+0x296>
 8000fde:	1818      	adds	r0, r3, r0
 8000fe0:	4298      	cmp	r0, r3
 8000fe2:	419b      	sbcs	r3, r3
 8000fe4:	4449      	add	r1, r9
 8000fe6:	425b      	negs	r3, r3
 8000fe8:	18cb      	adds	r3, r1, r3
 8000fea:	07dc      	lsls	r4, r3, #31
 8000fec:	0840      	lsrs	r0, r0, #1
 8000fee:	085b      	lsrs	r3, r3, #1
 8000ff0:	469a      	mov	sl, r3
 8000ff2:	0016      	movs	r6, r2
 8000ff4:	4304      	orrs	r4, r0
 8000ff6:	e6c6      	b.n	8000d86 <__aeabi_dadd+0x24a>
 8000ff8:	4642      	mov	r2, r8
 8000ffa:	1ad4      	subs	r4, r2, r3
 8000ffc:	45a0      	cmp	r8, r4
 8000ffe:	4180      	sbcs	r0, r0
 8001000:	464b      	mov	r3, r9
 8001002:	4240      	negs	r0, r0
 8001004:	1a59      	subs	r1, r3, r1
 8001006:	1a0b      	subs	r3, r1, r0
 8001008:	469a      	mov	sl, r3
 800100a:	4665      	mov	r5, ip
 800100c:	e5ea      	b.n	8000be4 <__aeabi_dadd+0xa8>
 800100e:	464b      	mov	r3, r9
 8001010:	464a      	mov	r2, r9
 8001012:	08c0      	lsrs	r0, r0, #3
 8001014:	075b      	lsls	r3, r3, #29
 8001016:	4665      	mov	r5, ip
 8001018:	4303      	orrs	r3, r0
 800101a:	08d1      	lsrs	r1, r2, #3
 800101c:	e6bd      	b.n	8000d9a <__aeabi_dadd+0x25e>
 800101e:	2a00      	cmp	r2, #0
 8001020:	d000      	beq.n	8001024 <__aeabi_dadd+0x4e8>
 8001022:	e08e      	b.n	8001142 <__aeabi_dadd+0x606>
 8001024:	464b      	mov	r3, r9
 8001026:	4303      	orrs	r3, r0
 8001028:	d117      	bne.n	800105a <__aeabi_dadd+0x51e>
 800102a:	2180      	movs	r1, #128	; 0x80
 800102c:	2500      	movs	r5, #0
 800102e:	0309      	lsls	r1, r1, #12
 8001030:	e6da      	b.n	8000de8 <__aeabi_dadd+0x2ac>
 8001032:	074a      	lsls	r2, r1, #29
 8001034:	08db      	lsrs	r3, r3, #3
 8001036:	4313      	orrs	r3, r2
 8001038:	08c9      	lsrs	r1, r1, #3
 800103a:	e6d1      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 800103c:	1a1c      	subs	r4, r3, r0
 800103e:	464a      	mov	r2, r9
 8001040:	42a3      	cmp	r3, r4
 8001042:	419b      	sbcs	r3, r3
 8001044:	1a89      	subs	r1, r1, r2
 8001046:	425b      	negs	r3, r3
 8001048:	1acb      	subs	r3, r1, r3
 800104a:	469a      	mov	sl, r3
 800104c:	2601      	movs	r6, #1
 800104e:	e5c1      	b.n	8000bd4 <__aeabi_dadd+0x98>
 8001050:	074a      	lsls	r2, r1, #29
 8001052:	08db      	lsrs	r3, r3, #3
 8001054:	4313      	orrs	r3, r2
 8001056:	08c9      	lsrs	r1, r1, #3
 8001058:	e69f      	b.n	8000d9a <__aeabi_dadd+0x25e>
 800105a:	4643      	mov	r3, r8
 800105c:	08d8      	lsrs	r0, r3, #3
 800105e:	464b      	mov	r3, r9
 8001060:	464a      	mov	r2, r9
 8001062:	075b      	lsls	r3, r3, #29
 8001064:	4665      	mov	r5, ip
 8001066:	4303      	orrs	r3, r0
 8001068:	08d1      	lsrs	r1, r2, #3
 800106a:	e6b9      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 800106c:	4643      	mov	r3, r8
 800106e:	08d8      	lsrs	r0, r3, #3
 8001070:	464b      	mov	r3, r9
 8001072:	464a      	mov	r2, r9
 8001074:	075b      	lsls	r3, r3, #29
 8001076:	4303      	orrs	r3, r0
 8001078:	08d1      	lsrs	r1, r2, #3
 800107a:	e6b1      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 800107c:	4319      	orrs	r1, r3
 800107e:	000c      	movs	r4, r1
 8001080:	1e63      	subs	r3, r4, #1
 8001082:	419c      	sbcs	r4, r3
 8001084:	e6eb      	b.n	8000e5e <__aeabi_dadd+0x322>
 8001086:	003c      	movs	r4, r7
 8001088:	000d      	movs	r5, r1
 800108a:	3c20      	subs	r4, #32
 800108c:	40e5      	lsrs	r5, r4
 800108e:	2f20      	cmp	r7, #32
 8001090:	d003      	beq.n	800109a <__aeabi_dadd+0x55e>
 8001092:	2440      	movs	r4, #64	; 0x40
 8001094:	1be4      	subs	r4, r4, r7
 8001096:	40a1      	lsls	r1, r4
 8001098:	430b      	orrs	r3, r1
 800109a:	001c      	movs	r4, r3
 800109c:	1e63      	subs	r3, r4, #1
 800109e:	419c      	sbcs	r4, r3
 80010a0:	432c      	orrs	r4, r5
 80010a2:	e770      	b.n	8000f86 <__aeabi_dadd+0x44a>
 80010a4:	2a00      	cmp	r2, #0
 80010a6:	d0e1      	beq.n	800106c <__aeabi_dadd+0x530>
 80010a8:	464a      	mov	r2, r9
 80010aa:	4302      	orrs	r2, r0
 80010ac:	d0c1      	beq.n	8001032 <__aeabi_dadd+0x4f6>
 80010ae:	074a      	lsls	r2, r1, #29
 80010b0:	08db      	lsrs	r3, r3, #3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	2280      	movs	r2, #128	; 0x80
 80010b6:	08c9      	lsrs	r1, r1, #3
 80010b8:	0312      	lsls	r2, r2, #12
 80010ba:	4211      	tst	r1, r2
 80010bc:	d008      	beq.n	80010d0 <__aeabi_dadd+0x594>
 80010be:	4648      	mov	r0, r9
 80010c0:	08c4      	lsrs	r4, r0, #3
 80010c2:	4214      	tst	r4, r2
 80010c4:	d104      	bne.n	80010d0 <__aeabi_dadd+0x594>
 80010c6:	4643      	mov	r3, r8
 80010c8:	0021      	movs	r1, r4
 80010ca:	08db      	lsrs	r3, r3, #3
 80010cc:	0742      	lsls	r2, r0, #29
 80010ce:	4313      	orrs	r3, r2
 80010d0:	0f5a      	lsrs	r2, r3, #29
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	0752      	lsls	r2, r2, #29
 80010d6:	08db      	lsrs	r3, r3, #3
 80010d8:	4313      	orrs	r3, r2
 80010da:	e681      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 80010dc:	464b      	mov	r3, r9
 80010de:	4303      	orrs	r3, r0
 80010e0:	d100      	bne.n	80010e4 <__aeabi_dadd+0x5a8>
 80010e2:	e714      	b.n	8000f0e <__aeabi_dadd+0x3d2>
 80010e4:	464b      	mov	r3, r9
 80010e6:	464a      	mov	r2, r9
 80010e8:	08c0      	lsrs	r0, r0, #3
 80010ea:	075b      	lsls	r3, r3, #29
 80010ec:	4665      	mov	r5, ip
 80010ee:	4303      	orrs	r3, r0
 80010f0:	08d1      	lsrs	r1, r2, #3
 80010f2:	e655      	b.n	8000da0 <__aeabi_dadd+0x264>
 80010f4:	1ac4      	subs	r4, r0, r3
 80010f6:	45a0      	cmp	r8, r4
 80010f8:	4180      	sbcs	r0, r0
 80010fa:	464b      	mov	r3, r9
 80010fc:	4240      	negs	r0, r0
 80010fe:	1a59      	subs	r1, r3, r1
 8001100:	1a0b      	subs	r3, r1, r0
 8001102:	469a      	mov	sl, r3
 8001104:	4665      	mov	r5, ip
 8001106:	2601      	movs	r6, #1
 8001108:	e564      	b.n	8000bd4 <__aeabi_dadd+0x98>
 800110a:	1a1c      	subs	r4, r3, r0
 800110c:	464a      	mov	r2, r9
 800110e:	42a3      	cmp	r3, r4
 8001110:	4180      	sbcs	r0, r0
 8001112:	1a8a      	subs	r2, r1, r2
 8001114:	4240      	negs	r0, r0
 8001116:	1a12      	subs	r2, r2, r0
 8001118:	4692      	mov	sl, r2
 800111a:	0212      	lsls	r2, r2, #8
 800111c:	d549      	bpl.n	80011b2 <__aeabi_dadd+0x676>
 800111e:	4642      	mov	r2, r8
 8001120:	1ad4      	subs	r4, r2, r3
 8001122:	45a0      	cmp	r8, r4
 8001124:	4180      	sbcs	r0, r0
 8001126:	464b      	mov	r3, r9
 8001128:	4240      	negs	r0, r0
 800112a:	1a59      	subs	r1, r3, r1
 800112c:	1a0b      	subs	r3, r1, r0
 800112e:	469a      	mov	sl, r3
 8001130:	4665      	mov	r5, ip
 8001132:	e57f      	b.n	8000c34 <__aeabi_dadd+0xf8>
 8001134:	464b      	mov	r3, r9
 8001136:	464a      	mov	r2, r9
 8001138:	08c0      	lsrs	r0, r0, #3
 800113a:	075b      	lsls	r3, r3, #29
 800113c:	4303      	orrs	r3, r0
 800113e:	08d1      	lsrs	r1, r2, #3
 8001140:	e62b      	b.n	8000d9a <__aeabi_dadd+0x25e>
 8001142:	464a      	mov	r2, r9
 8001144:	08db      	lsrs	r3, r3, #3
 8001146:	4302      	orrs	r2, r0
 8001148:	d138      	bne.n	80011bc <__aeabi_dadd+0x680>
 800114a:	074a      	lsls	r2, r1, #29
 800114c:	4313      	orrs	r3, r2
 800114e:	08c9      	lsrs	r1, r1, #3
 8001150:	e646      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 8001152:	464b      	mov	r3, r9
 8001154:	464a      	mov	r2, r9
 8001156:	08c0      	lsrs	r0, r0, #3
 8001158:	075b      	lsls	r3, r3, #29
 800115a:	4303      	orrs	r3, r0
 800115c:	08d1      	lsrs	r1, r2, #3
 800115e:	e61f      	b.n	8000da0 <__aeabi_dadd+0x264>
 8001160:	181c      	adds	r4, r3, r0
 8001162:	429c      	cmp	r4, r3
 8001164:	419b      	sbcs	r3, r3
 8001166:	4449      	add	r1, r9
 8001168:	468a      	mov	sl, r1
 800116a:	425b      	negs	r3, r3
 800116c:	449a      	add	sl, r3
 800116e:	4653      	mov	r3, sl
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	d400      	bmi.n	8001176 <__aeabi_dadd+0x63a>
 8001174:	e607      	b.n	8000d86 <__aeabi_dadd+0x24a>
 8001176:	4652      	mov	r2, sl
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <__aeabi_dadd+0x6bc>)
 800117a:	2601      	movs	r6, #1
 800117c:	401a      	ands	r2, r3
 800117e:	4692      	mov	sl, r2
 8001180:	e601      	b.n	8000d86 <__aeabi_dadd+0x24a>
 8001182:	003c      	movs	r4, r7
 8001184:	000e      	movs	r6, r1
 8001186:	3c20      	subs	r4, #32
 8001188:	40e6      	lsrs	r6, r4
 800118a:	2f20      	cmp	r7, #32
 800118c:	d003      	beq.n	8001196 <__aeabi_dadd+0x65a>
 800118e:	2440      	movs	r4, #64	; 0x40
 8001190:	1be4      	subs	r4, r4, r7
 8001192:	40a1      	lsls	r1, r4
 8001194:	430b      	orrs	r3, r1
 8001196:	001c      	movs	r4, r3
 8001198:	1e63      	subs	r3, r4, #1
 800119a:	419c      	sbcs	r4, r3
 800119c:	4334      	orrs	r4, r6
 800119e:	e65e      	b.n	8000e5e <__aeabi_dadd+0x322>
 80011a0:	4443      	add	r3, r8
 80011a2:	4283      	cmp	r3, r0
 80011a4:	4180      	sbcs	r0, r0
 80011a6:	4449      	add	r1, r9
 80011a8:	468a      	mov	sl, r1
 80011aa:	4240      	negs	r0, r0
 80011ac:	001c      	movs	r4, r3
 80011ae:	4482      	add	sl, r0
 80011b0:	e6bc      	b.n	8000f2c <__aeabi_dadd+0x3f0>
 80011b2:	4653      	mov	r3, sl
 80011b4:	4323      	orrs	r3, r4
 80011b6:	d100      	bne.n	80011ba <__aeabi_dadd+0x67e>
 80011b8:	e6a9      	b.n	8000f0e <__aeabi_dadd+0x3d2>
 80011ba:	e5e4      	b.n	8000d86 <__aeabi_dadd+0x24a>
 80011bc:	074a      	lsls	r2, r1, #29
 80011be:	4313      	orrs	r3, r2
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	08c9      	lsrs	r1, r1, #3
 80011c4:	0312      	lsls	r2, r2, #12
 80011c6:	4211      	tst	r1, r2
 80011c8:	d009      	beq.n	80011de <__aeabi_dadd+0x6a2>
 80011ca:	4648      	mov	r0, r9
 80011cc:	08c4      	lsrs	r4, r0, #3
 80011ce:	4214      	tst	r4, r2
 80011d0:	d105      	bne.n	80011de <__aeabi_dadd+0x6a2>
 80011d2:	4643      	mov	r3, r8
 80011d4:	4665      	mov	r5, ip
 80011d6:	0021      	movs	r1, r4
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	0742      	lsls	r2, r0, #29
 80011dc:	4313      	orrs	r3, r2
 80011de:	0f5a      	lsrs	r2, r3, #29
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	08db      	lsrs	r3, r3, #3
 80011e4:	0752      	lsls	r2, r2, #29
 80011e6:	4313      	orrs	r3, r2
 80011e8:	e5fa      	b.n	8000de0 <__aeabi_dadd+0x2a4>
 80011ea:	2300      	movs	r3, #0
 80011ec:	4a01      	ldr	r2, [pc, #4]	; (80011f4 <__aeabi_dadd+0x6b8>)
 80011ee:	001c      	movs	r4, r3
 80011f0:	e540      	b.n	8000c74 <__aeabi_dadd+0x138>
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	000007ff 	.word	0x000007ff
 80011f8:	ff7fffff 	.word	0xff7fffff

080011fc <__aeabi_ddiv>:
 80011fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fe:	4657      	mov	r7, sl
 8001200:	464e      	mov	r6, r9
 8001202:	4645      	mov	r5, r8
 8001204:	46de      	mov	lr, fp
 8001206:	b5e0      	push	{r5, r6, r7, lr}
 8001208:	030c      	lsls	r4, r1, #12
 800120a:	001f      	movs	r7, r3
 800120c:	004b      	lsls	r3, r1, #1
 800120e:	4681      	mov	r9, r0
 8001210:	4692      	mov	sl, r2
 8001212:	0005      	movs	r5, r0
 8001214:	b085      	sub	sp, #20
 8001216:	0b24      	lsrs	r4, r4, #12
 8001218:	0d5b      	lsrs	r3, r3, #21
 800121a:	0fce      	lsrs	r6, r1, #31
 800121c:	2b00      	cmp	r3, #0
 800121e:	d100      	bne.n	8001222 <__aeabi_ddiv+0x26>
 8001220:	e152      	b.n	80014c8 <__aeabi_ddiv+0x2cc>
 8001222:	4ad2      	ldr	r2, [pc, #840]	; (800156c <__aeabi_ddiv+0x370>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d100      	bne.n	800122a <__aeabi_ddiv+0x2e>
 8001228:	e16e      	b.n	8001508 <__aeabi_ddiv+0x30c>
 800122a:	0f42      	lsrs	r2, r0, #29
 800122c:	00e4      	lsls	r4, r4, #3
 800122e:	4314      	orrs	r4, r2
 8001230:	2280      	movs	r2, #128	; 0x80
 8001232:	0412      	lsls	r2, r2, #16
 8001234:	4322      	orrs	r2, r4
 8001236:	4690      	mov	r8, r2
 8001238:	4acd      	ldr	r2, [pc, #820]	; (8001570 <__aeabi_ddiv+0x374>)
 800123a:	00c5      	lsls	r5, r0, #3
 800123c:	4693      	mov	fp, r2
 800123e:	449b      	add	fp, r3
 8001240:	2300      	movs	r3, #0
 8001242:	4699      	mov	r9, r3
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	033c      	lsls	r4, r7, #12
 8001248:	007b      	lsls	r3, r7, #1
 800124a:	4650      	mov	r0, sl
 800124c:	0b24      	lsrs	r4, r4, #12
 800124e:	0d5b      	lsrs	r3, r3, #21
 8001250:	0fff      	lsrs	r7, r7, #31
 8001252:	2b00      	cmp	r3, #0
 8001254:	d100      	bne.n	8001258 <__aeabi_ddiv+0x5c>
 8001256:	e11a      	b.n	800148e <__aeabi_ddiv+0x292>
 8001258:	4ac4      	ldr	r2, [pc, #784]	; (800156c <__aeabi_ddiv+0x370>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d100      	bne.n	8001260 <__aeabi_ddiv+0x64>
 800125e:	e15e      	b.n	800151e <__aeabi_ddiv+0x322>
 8001260:	0f42      	lsrs	r2, r0, #29
 8001262:	00e4      	lsls	r4, r4, #3
 8001264:	4322      	orrs	r2, r4
 8001266:	2480      	movs	r4, #128	; 0x80
 8001268:	0424      	lsls	r4, r4, #16
 800126a:	4314      	orrs	r4, r2
 800126c:	4ac0      	ldr	r2, [pc, #768]	; (8001570 <__aeabi_ddiv+0x374>)
 800126e:	00c1      	lsls	r1, r0, #3
 8001270:	4694      	mov	ip, r2
 8001272:	465a      	mov	r2, fp
 8001274:	4463      	add	r3, ip
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	469b      	mov	fp, r3
 800127a:	2000      	movs	r0, #0
 800127c:	0033      	movs	r3, r6
 800127e:	407b      	eors	r3, r7
 8001280:	469a      	mov	sl, r3
 8001282:	464b      	mov	r3, r9
 8001284:	2b0f      	cmp	r3, #15
 8001286:	d827      	bhi.n	80012d8 <__aeabi_ddiv+0xdc>
 8001288:	4aba      	ldr	r2, [pc, #744]	; (8001574 <__aeabi_ddiv+0x378>)
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	58d3      	ldr	r3, [r2, r3]
 800128e:	469f      	mov	pc, r3
 8001290:	46b2      	mov	sl, r6
 8001292:	9b00      	ldr	r3, [sp, #0]
 8001294:	2b02      	cmp	r3, #2
 8001296:	d016      	beq.n	80012c6 <__aeabi_ddiv+0xca>
 8001298:	2b03      	cmp	r3, #3
 800129a:	d100      	bne.n	800129e <__aeabi_ddiv+0xa2>
 800129c:	e287      	b.n	80017ae <__aeabi_ddiv+0x5b2>
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d000      	beq.n	80012a4 <__aeabi_ddiv+0xa8>
 80012a2:	e0d5      	b.n	8001450 <__aeabi_ddiv+0x254>
 80012a4:	2300      	movs	r3, #0
 80012a6:	2200      	movs	r2, #0
 80012a8:	2500      	movs	r5, #0
 80012aa:	051b      	lsls	r3, r3, #20
 80012ac:	4313      	orrs	r3, r2
 80012ae:	4652      	mov	r2, sl
 80012b0:	07d2      	lsls	r2, r2, #31
 80012b2:	4313      	orrs	r3, r2
 80012b4:	0028      	movs	r0, r5
 80012b6:	0019      	movs	r1, r3
 80012b8:	b005      	add	sp, #20
 80012ba:	bcf0      	pop	{r4, r5, r6, r7}
 80012bc:	46bb      	mov	fp, r7
 80012be:	46b2      	mov	sl, r6
 80012c0:	46a9      	mov	r9, r5
 80012c2:	46a0      	mov	r8, r4
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2200      	movs	r2, #0
 80012c8:	2500      	movs	r5, #0
 80012ca:	4ba8      	ldr	r3, [pc, #672]	; (800156c <__aeabi_ddiv+0x370>)
 80012cc:	e7ed      	b.n	80012aa <__aeabi_ddiv+0xae>
 80012ce:	46ba      	mov	sl, r7
 80012d0:	46a0      	mov	r8, r4
 80012d2:	000d      	movs	r5, r1
 80012d4:	9000      	str	r0, [sp, #0]
 80012d6:	e7dc      	b.n	8001292 <__aeabi_ddiv+0x96>
 80012d8:	4544      	cmp	r4, r8
 80012da:	d200      	bcs.n	80012de <__aeabi_ddiv+0xe2>
 80012dc:	e1c4      	b.n	8001668 <__aeabi_ddiv+0x46c>
 80012de:	d100      	bne.n	80012e2 <__aeabi_ddiv+0xe6>
 80012e0:	e1bf      	b.n	8001662 <__aeabi_ddiv+0x466>
 80012e2:	2301      	movs	r3, #1
 80012e4:	425b      	negs	r3, r3
 80012e6:	469c      	mov	ip, r3
 80012e8:	002e      	movs	r6, r5
 80012ea:	4640      	mov	r0, r8
 80012ec:	2500      	movs	r5, #0
 80012ee:	44e3      	add	fp, ip
 80012f0:	0223      	lsls	r3, r4, #8
 80012f2:	0e0c      	lsrs	r4, r1, #24
 80012f4:	431c      	orrs	r4, r3
 80012f6:	0c1b      	lsrs	r3, r3, #16
 80012f8:	4699      	mov	r9, r3
 80012fa:	0423      	lsls	r3, r4, #16
 80012fc:	020a      	lsls	r2, r1, #8
 80012fe:	0c1f      	lsrs	r7, r3, #16
 8001300:	4649      	mov	r1, r9
 8001302:	9200      	str	r2, [sp, #0]
 8001304:	9701      	str	r7, [sp, #4]
 8001306:	f7fe ffa1 	bl	800024c <__aeabi_uidivmod>
 800130a:	0002      	movs	r2, r0
 800130c:	437a      	muls	r2, r7
 800130e:	040b      	lsls	r3, r1, #16
 8001310:	0c31      	lsrs	r1, r6, #16
 8001312:	4680      	mov	r8, r0
 8001314:	4319      	orrs	r1, r3
 8001316:	428a      	cmp	r2, r1
 8001318:	d907      	bls.n	800132a <__aeabi_ddiv+0x12e>
 800131a:	2301      	movs	r3, #1
 800131c:	425b      	negs	r3, r3
 800131e:	469c      	mov	ip, r3
 8001320:	1909      	adds	r1, r1, r4
 8001322:	44e0      	add	r8, ip
 8001324:	428c      	cmp	r4, r1
 8001326:	d800      	bhi.n	800132a <__aeabi_ddiv+0x12e>
 8001328:	e201      	b.n	800172e <__aeabi_ddiv+0x532>
 800132a:	1a88      	subs	r0, r1, r2
 800132c:	4649      	mov	r1, r9
 800132e:	f7fe ff8d 	bl	800024c <__aeabi_uidivmod>
 8001332:	9a01      	ldr	r2, [sp, #4]
 8001334:	0436      	lsls	r6, r6, #16
 8001336:	4342      	muls	r2, r0
 8001338:	0409      	lsls	r1, r1, #16
 800133a:	0c36      	lsrs	r6, r6, #16
 800133c:	0003      	movs	r3, r0
 800133e:	430e      	orrs	r6, r1
 8001340:	42b2      	cmp	r2, r6
 8001342:	d904      	bls.n	800134e <__aeabi_ddiv+0x152>
 8001344:	1936      	adds	r6, r6, r4
 8001346:	3b01      	subs	r3, #1
 8001348:	42b4      	cmp	r4, r6
 800134a:	d800      	bhi.n	800134e <__aeabi_ddiv+0x152>
 800134c:	e1e9      	b.n	8001722 <__aeabi_ddiv+0x526>
 800134e:	1ab0      	subs	r0, r6, r2
 8001350:	4642      	mov	r2, r8
 8001352:	9e00      	ldr	r6, [sp, #0]
 8001354:	0412      	lsls	r2, r2, #16
 8001356:	431a      	orrs	r2, r3
 8001358:	0c33      	lsrs	r3, r6, #16
 800135a:	001f      	movs	r7, r3
 800135c:	0c11      	lsrs	r1, r2, #16
 800135e:	4690      	mov	r8, r2
 8001360:	9302      	str	r3, [sp, #8]
 8001362:	0413      	lsls	r3, r2, #16
 8001364:	0432      	lsls	r2, r6, #16
 8001366:	0c16      	lsrs	r6, r2, #16
 8001368:	0032      	movs	r2, r6
 800136a:	0c1b      	lsrs	r3, r3, #16
 800136c:	435a      	muls	r2, r3
 800136e:	9603      	str	r6, [sp, #12]
 8001370:	437b      	muls	r3, r7
 8001372:	434e      	muls	r6, r1
 8001374:	4379      	muls	r1, r7
 8001376:	0c17      	lsrs	r7, r2, #16
 8001378:	46bc      	mov	ip, r7
 800137a:	199b      	adds	r3, r3, r6
 800137c:	4463      	add	r3, ip
 800137e:	429e      	cmp	r6, r3
 8001380:	d903      	bls.n	800138a <__aeabi_ddiv+0x18e>
 8001382:	2680      	movs	r6, #128	; 0x80
 8001384:	0276      	lsls	r6, r6, #9
 8001386:	46b4      	mov	ip, r6
 8001388:	4461      	add	r1, ip
 800138a:	0c1e      	lsrs	r6, r3, #16
 800138c:	1871      	adds	r1, r6, r1
 800138e:	0416      	lsls	r6, r2, #16
 8001390:	041b      	lsls	r3, r3, #16
 8001392:	0c36      	lsrs	r6, r6, #16
 8001394:	199e      	adds	r6, r3, r6
 8001396:	4288      	cmp	r0, r1
 8001398:	d302      	bcc.n	80013a0 <__aeabi_ddiv+0x1a4>
 800139a:	d112      	bne.n	80013c2 <__aeabi_ddiv+0x1c6>
 800139c:	42b5      	cmp	r5, r6
 800139e:	d210      	bcs.n	80013c2 <__aeabi_ddiv+0x1c6>
 80013a0:	4643      	mov	r3, r8
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	9b00      	ldr	r3, [sp, #0]
 80013a6:	469c      	mov	ip, r3
 80013a8:	4465      	add	r5, ip
 80013aa:	001f      	movs	r7, r3
 80013ac:	429d      	cmp	r5, r3
 80013ae:	419b      	sbcs	r3, r3
 80013b0:	425b      	negs	r3, r3
 80013b2:	191b      	adds	r3, r3, r4
 80013b4:	18c0      	adds	r0, r0, r3
 80013b6:	4284      	cmp	r4, r0
 80013b8:	d200      	bcs.n	80013bc <__aeabi_ddiv+0x1c0>
 80013ba:	e19e      	b.n	80016fa <__aeabi_ddiv+0x4fe>
 80013bc:	d100      	bne.n	80013c0 <__aeabi_ddiv+0x1c4>
 80013be:	e199      	b.n	80016f4 <__aeabi_ddiv+0x4f8>
 80013c0:	4690      	mov	r8, r2
 80013c2:	1bae      	subs	r6, r5, r6
 80013c4:	42b5      	cmp	r5, r6
 80013c6:	41ad      	sbcs	r5, r5
 80013c8:	1a40      	subs	r0, r0, r1
 80013ca:	426d      	negs	r5, r5
 80013cc:	1b40      	subs	r0, r0, r5
 80013ce:	4284      	cmp	r4, r0
 80013d0:	d100      	bne.n	80013d4 <__aeabi_ddiv+0x1d8>
 80013d2:	e1d2      	b.n	800177a <__aeabi_ddiv+0x57e>
 80013d4:	4649      	mov	r1, r9
 80013d6:	f7fe ff39 	bl	800024c <__aeabi_uidivmod>
 80013da:	9a01      	ldr	r2, [sp, #4]
 80013dc:	040b      	lsls	r3, r1, #16
 80013de:	4342      	muls	r2, r0
 80013e0:	0c31      	lsrs	r1, r6, #16
 80013e2:	0005      	movs	r5, r0
 80013e4:	4319      	orrs	r1, r3
 80013e6:	428a      	cmp	r2, r1
 80013e8:	d900      	bls.n	80013ec <__aeabi_ddiv+0x1f0>
 80013ea:	e16c      	b.n	80016c6 <__aeabi_ddiv+0x4ca>
 80013ec:	1a88      	subs	r0, r1, r2
 80013ee:	4649      	mov	r1, r9
 80013f0:	f7fe ff2c 	bl	800024c <__aeabi_uidivmod>
 80013f4:	9a01      	ldr	r2, [sp, #4]
 80013f6:	0436      	lsls	r6, r6, #16
 80013f8:	4342      	muls	r2, r0
 80013fa:	0409      	lsls	r1, r1, #16
 80013fc:	0c36      	lsrs	r6, r6, #16
 80013fe:	0003      	movs	r3, r0
 8001400:	430e      	orrs	r6, r1
 8001402:	42b2      	cmp	r2, r6
 8001404:	d900      	bls.n	8001408 <__aeabi_ddiv+0x20c>
 8001406:	e153      	b.n	80016b0 <__aeabi_ddiv+0x4b4>
 8001408:	9803      	ldr	r0, [sp, #12]
 800140a:	1ab6      	subs	r6, r6, r2
 800140c:	0002      	movs	r2, r0
 800140e:	042d      	lsls	r5, r5, #16
 8001410:	431d      	orrs	r5, r3
 8001412:	9f02      	ldr	r7, [sp, #8]
 8001414:	042b      	lsls	r3, r5, #16
 8001416:	0c1b      	lsrs	r3, r3, #16
 8001418:	435a      	muls	r2, r3
 800141a:	437b      	muls	r3, r7
 800141c:	469c      	mov	ip, r3
 800141e:	0c29      	lsrs	r1, r5, #16
 8001420:	4348      	muls	r0, r1
 8001422:	0c13      	lsrs	r3, r2, #16
 8001424:	4484      	add	ip, r0
 8001426:	4463      	add	r3, ip
 8001428:	4379      	muls	r1, r7
 800142a:	4298      	cmp	r0, r3
 800142c:	d903      	bls.n	8001436 <__aeabi_ddiv+0x23a>
 800142e:	2080      	movs	r0, #128	; 0x80
 8001430:	0240      	lsls	r0, r0, #9
 8001432:	4684      	mov	ip, r0
 8001434:	4461      	add	r1, ip
 8001436:	0c18      	lsrs	r0, r3, #16
 8001438:	0412      	lsls	r2, r2, #16
 800143a:	041b      	lsls	r3, r3, #16
 800143c:	0c12      	lsrs	r2, r2, #16
 800143e:	1840      	adds	r0, r0, r1
 8001440:	189b      	adds	r3, r3, r2
 8001442:	4286      	cmp	r6, r0
 8001444:	d200      	bcs.n	8001448 <__aeabi_ddiv+0x24c>
 8001446:	e100      	b.n	800164a <__aeabi_ddiv+0x44e>
 8001448:	d100      	bne.n	800144c <__aeabi_ddiv+0x250>
 800144a:	e0fb      	b.n	8001644 <__aeabi_ddiv+0x448>
 800144c:	2301      	movs	r3, #1
 800144e:	431d      	orrs	r5, r3
 8001450:	4b49      	ldr	r3, [pc, #292]	; (8001578 <__aeabi_ddiv+0x37c>)
 8001452:	445b      	add	r3, fp
 8001454:	2b00      	cmp	r3, #0
 8001456:	dc00      	bgt.n	800145a <__aeabi_ddiv+0x25e>
 8001458:	e0aa      	b.n	80015b0 <__aeabi_ddiv+0x3b4>
 800145a:	076a      	lsls	r2, r5, #29
 800145c:	d000      	beq.n	8001460 <__aeabi_ddiv+0x264>
 800145e:	e13d      	b.n	80016dc <__aeabi_ddiv+0x4e0>
 8001460:	08e9      	lsrs	r1, r5, #3
 8001462:	4642      	mov	r2, r8
 8001464:	01d2      	lsls	r2, r2, #7
 8001466:	d506      	bpl.n	8001476 <__aeabi_ddiv+0x27a>
 8001468:	4642      	mov	r2, r8
 800146a:	4b44      	ldr	r3, [pc, #272]	; (800157c <__aeabi_ddiv+0x380>)
 800146c:	401a      	ands	r2, r3
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	4690      	mov	r8, r2
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	445b      	add	r3, fp
 8001476:	4a42      	ldr	r2, [pc, #264]	; (8001580 <__aeabi_ddiv+0x384>)
 8001478:	4293      	cmp	r3, r2
 800147a:	dd00      	ble.n	800147e <__aeabi_ddiv+0x282>
 800147c:	e723      	b.n	80012c6 <__aeabi_ddiv+0xca>
 800147e:	4642      	mov	r2, r8
 8001480:	055b      	lsls	r3, r3, #21
 8001482:	0755      	lsls	r5, r2, #29
 8001484:	0252      	lsls	r2, r2, #9
 8001486:	430d      	orrs	r5, r1
 8001488:	0b12      	lsrs	r2, r2, #12
 800148a:	0d5b      	lsrs	r3, r3, #21
 800148c:	e70d      	b.n	80012aa <__aeabi_ddiv+0xae>
 800148e:	4651      	mov	r1, sl
 8001490:	4321      	orrs	r1, r4
 8001492:	d100      	bne.n	8001496 <__aeabi_ddiv+0x29a>
 8001494:	e07c      	b.n	8001590 <__aeabi_ddiv+0x394>
 8001496:	2c00      	cmp	r4, #0
 8001498:	d100      	bne.n	800149c <__aeabi_ddiv+0x2a0>
 800149a:	e0fb      	b.n	8001694 <__aeabi_ddiv+0x498>
 800149c:	0020      	movs	r0, r4
 800149e:	f001 fa1b 	bl	80028d8 <__clzsi2>
 80014a2:	0002      	movs	r2, r0
 80014a4:	3a0b      	subs	r2, #11
 80014a6:	231d      	movs	r3, #29
 80014a8:	1a9b      	subs	r3, r3, r2
 80014aa:	4652      	mov	r2, sl
 80014ac:	0001      	movs	r1, r0
 80014ae:	40da      	lsrs	r2, r3
 80014b0:	4653      	mov	r3, sl
 80014b2:	3908      	subs	r1, #8
 80014b4:	408b      	lsls	r3, r1
 80014b6:	408c      	lsls	r4, r1
 80014b8:	0019      	movs	r1, r3
 80014ba:	4314      	orrs	r4, r2
 80014bc:	4b31      	ldr	r3, [pc, #196]	; (8001584 <__aeabi_ddiv+0x388>)
 80014be:	4458      	add	r0, fp
 80014c0:	469b      	mov	fp, r3
 80014c2:	4483      	add	fp, r0
 80014c4:	2000      	movs	r0, #0
 80014c6:	e6d9      	b.n	800127c <__aeabi_ddiv+0x80>
 80014c8:	0003      	movs	r3, r0
 80014ca:	4323      	orrs	r3, r4
 80014cc:	4698      	mov	r8, r3
 80014ce:	d044      	beq.n	800155a <__aeabi_ddiv+0x35e>
 80014d0:	2c00      	cmp	r4, #0
 80014d2:	d100      	bne.n	80014d6 <__aeabi_ddiv+0x2da>
 80014d4:	e0cf      	b.n	8001676 <__aeabi_ddiv+0x47a>
 80014d6:	0020      	movs	r0, r4
 80014d8:	f001 f9fe 	bl	80028d8 <__clzsi2>
 80014dc:	0001      	movs	r1, r0
 80014de:	0002      	movs	r2, r0
 80014e0:	390b      	subs	r1, #11
 80014e2:	231d      	movs	r3, #29
 80014e4:	1a5b      	subs	r3, r3, r1
 80014e6:	4649      	mov	r1, r9
 80014e8:	0010      	movs	r0, r2
 80014ea:	40d9      	lsrs	r1, r3
 80014ec:	3808      	subs	r0, #8
 80014ee:	4084      	lsls	r4, r0
 80014f0:	000b      	movs	r3, r1
 80014f2:	464d      	mov	r5, r9
 80014f4:	4323      	orrs	r3, r4
 80014f6:	4698      	mov	r8, r3
 80014f8:	4085      	lsls	r5, r0
 80014fa:	4b23      	ldr	r3, [pc, #140]	; (8001588 <__aeabi_ddiv+0x38c>)
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	469b      	mov	fp, r3
 8001500:	2300      	movs	r3, #0
 8001502:	4699      	mov	r9, r3
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	e69e      	b.n	8001246 <__aeabi_ddiv+0x4a>
 8001508:	0002      	movs	r2, r0
 800150a:	4322      	orrs	r2, r4
 800150c:	4690      	mov	r8, r2
 800150e:	d11d      	bne.n	800154c <__aeabi_ddiv+0x350>
 8001510:	2208      	movs	r2, #8
 8001512:	469b      	mov	fp, r3
 8001514:	2302      	movs	r3, #2
 8001516:	2500      	movs	r5, #0
 8001518:	4691      	mov	r9, r2
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	e693      	b.n	8001246 <__aeabi_ddiv+0x4a>
 800151e:	4651      	mov	r1, sl
 8001520:	4321      	orrs	r1, r4
 8001522:	d109      	bne.n	8001538 <__aeabi_ddiv+0x33c>
 8001524:	2302      	movs	r3, #2
 8001526:	464a      	mov	r2, r9
 8001528:	431a      	orrs	r2, r3
 800152a:	4b18      	ldr	r3, [pc, #96]	; (800158c <__aeabi_ddiv+0x390>)
 800152c:	4691      	mov	r9, r2
 800152e:	469c      	mov	ip, r3
 8001530:	2400      	movs	r4, #0
 8001532:	2002      	movs	r0, #2
 8001534:	44e3      	add	fp, ip
 8001536:	e6a1      	b.n	800127c <__aeabi_ddiv+0x80>
 8001538:	2303      	movs	r3, #3
 800153a:	464a      	mov	r2, r9
 800153c:	431a      	orrs	r2, r3
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <__aeabi_ddiv+0x390>)
 8001540:	4691      	mov	r9, r2
 8001542:	469c      	mov	ip, r3
 8001544:	4651      	mov	r1, sl
 8001546:	2003      	movs	r0, #3
 8001548:	44e3      	add	fp, ip
 800154a:	e697      	b.n	800127c <__aeabi_ddiv+0x80>
 800154c:	220c      	movs	r2, #12
 800154e:	469b      	mov	fp, r3
 8001550:	2303      	movs	r3, #3
 8001552:	46a0      	mov	r8, r4
 8001554:	4691      	mov	r9, r2
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	e675      	b.n	8001246 <__aeabi_ddiv+0x4a>
 800155a:	2304      	movs	r3, #4
 800155c:	4699      	mov	r9, r3
 800155e:	2300      	movs	r3, #0
 8001560:	469b      	mov	fp, r3
 8001562:	3301      	adds	r3, #1
 8001564:	2500      	movs	r5, #0
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	e66d      	b.n	8001246 <__aeabi_ddiv+0x4a>
 800156a:	46c0      	nop			; (mov r8, r8)
 800156c:	000007ff 	.word	0x000007ff
 8001570:	fffffc01 	.word	0xfffffc01
 8001574:	0800bed8 	.word	0x0800bed8
 8001578:	000003ff 	.word	0x000003ff
 800157c:	feffffff 	.word	0xfeffffff
 8001580:	000007fe 	.word	0x000007fe
 8001584:	000003f3 	.word	0x000003f3
 8001588:	fffffc0d 	.word	0xfffffc0d
 800158c:	fffff801 	.word	0xfffff801
 8001590:	464a      	mov	r2, r9
 8001592:	2301      	movs	r3, #1
 8001594:	431a      	orrs	r2, r3
 8001596:	4691      	mov	r9, r2
 8001598:	2400      	movs	r4, #0
 800159a:	2001      	movs	r0, #1
 800159c:	e66e      	b.n	800127c <__aeabi_ddiv+0x80>
 800159e:	2300      	movs	r3, #0
 80015a0:	2280      	movs	r2, #128	; 0x80
 80015a2:	469a      	mov	sl, r3
 80015a4:	2500      	movs	r5, #0
 80015a6:	4b88      	ldr	r3, [pc, #544]	; (80017c8 <__aeabi_ddiv+0x5cc>)
 80015a8:	0312      	lsls	r2, r2, #12
 80015aa:	e67e      	b.n	80012aa <__aeabi_ddiv+0xae>
 80015ac:	2501      	movs	r5, #1
 80015ae:	426d      	negs	r5, r5
 80015b0:	2201      	movs	r2, #1
 80015b2:	1ad2      	subs	r2, r2, r3
 80015b4:	2a38      	cmp	r2, #56	; 0x38
 80015b6:	dd00      	ble.n	80015ba <__aeabi_ddiv+0x3be>
 80015b8:	e674      	b.n	80012a4 <__aeabi_ddiv+0xa8>
 80015ba:	2a1f      	cmp	r2, #31
 80015bc:	dc00      	bgt.n	80015c0 <__aeabi_ddiv+0x3c4>
 80015be:	e0bd      	b.n	800173c <__aeabi_ddiv+0x540>
 80015c0:	211f      	movs	r1, #31
 80015c2:	4249      	negs	r1, r1
 80015c4:	1acb      	subs	r3, r1, r3
 80015c6:	4641      	mov	r1, r8
 80015c8:	40d9      	lsrs	r1, r3
 80015ca:	000b      	movs	r3, r1
 80015cc:	2a20      	cmp	r2, #32
 80015ce:	d004      	beq.n	80015da <__aeabi_ddiv+0x3de>
 80015d0:	4641      	mov	r1, r8
 80015d2:	4a7e      	ldr	r2, [pc, #504]	; (80017cc <__aeabi_ddiv+0x5d0>)
 80015d4:	445a      	add	r2, fp
 80015d6:	4091      	lsls	r1, r2
 80015d8:	430d      	orrs	r5, r1
 80015da:	0029      	movs	r1, r5
 80015dc:	1e4a      	subs	r2, r1, #1
 80015de:	4191      	sbcs	r1, r2
 80015e0:	4319      	orrs	r1, r3
 80015e2:	2307      	movs	r3, #7
 80015e4:	001d      	movs	r5, r3
 80015e6:	2200      	movs	r2, #0
 80015e8:	400d      	ands	r5, r1
 80015ea:	420b      	tst	r3, r1
 80015ec:	d100      	bne.n	80015f0 <__aeabi_ddiv+0x3f4>
 80015ee:	e0d0      	b.n	8001792 <__aeabi_ddiv+0x596>
 80015f0:	220f      	movs	r2, #15
 80015f2:	2300      	movs	r3, #0
 80015f4:	400a      	ands	r2, r1
 80015f6:	2a04      	cmp	r2, #4
 80015f8:	d100      	bne.n	80015fc <__aeabi_ddiv+0x400>
 80015fa:	e0c7      	b.n	800178c <__aeabi_ddiv+0x590>
 80015fc:	1d0a      	adds	r2, r1, #4
 80015fe:	428a      	cmp	r2, r1
 8001600:	4189      	sbcs	r1, r1
 8001602:	4249      	negs	r1, r1
 8001604:	185b      	adds	r3, r3, r1
 8001606:	0011      	movs	r1, r2
 8001608:	021a      	lsls	r2, r3, #8
 800160a:	d400      	bmi.n	800160e <__aeabi_ddiv+0x412>
 800160c:	e0be      	b.n	800178c <__aeabi_ddiv+0x590>
 800160e:	2301      	movs	r3, #1
 8001610:	2200      	movs	r2, #0
 8001612:	2500      	movs	r5, #0
 8001614:	e649      	b.n	80012aa <__aeabi_ddiv+0xae>
 8001616:	2280      	movs	r2, #128	; 0x80
 8001618:	4643      	mov	r3, r8
 800161a:	0312      	lsls	r2, r2, #12
 800161c:	4213      	tst	r3, r2
 800161e:	d008      	beq.n	8001632 <__aeabi_ddiv+0x436>
 8001620:	4214      	tst	r4, r2
 8001622:	d106      	bne.n	8001632 <__aeabi_ddiv+0x436>
 8001624:	4322      	orrs	r2, r4
 8001626:	0312      	lsls	r2, r2, #12
 8001628:	46ba      	mov	sl, r7
 800162a:	000d      	movs	r5, r1
 800162c:	4b66      	ldr	r3, [pc, #408]	; (80017c8 <__aeabi_ddiv+0x5cc>)
 800162e:	0b12      	lsrs	r2, r2, #12
 8001630:	e63b      	b.n	80012aa <__aeabi_ddiv+0xae>
 8001632:	2280      	movs	r2, #128	; 0x80
 8001634:	4643      	mov	r3, r8
 8001636:	0312      	lsls	r2, r2, #12
 8001638:	431a      	orrs	r2, r3
 800163a:	0312      	lsls	r2, r2, #12
 800163c:	46b2      	mov	sl, r6
 800163e:	4b62      	ldr	r3, [pc, #392]	; (80017c8 <__aeabi_ddiv+0x5cc>)
 8001640:	0b12      	lsrs	r2, r2, #12
 8001642:	e632      	b.n	80012aa <__aeabi_ddiv+0xae>
 8001644:	2b00      	cmp	r3, #0
 8001646:	d100      	bne.n	800164a <__aeabi_ddiv+0x44e>
 8001648:	e702      	b.n	8001450 <__aeabi_ddiv+0x254>
 800164a:	19a6      	adds	r6, r4, r6
 800164c:	1e6a      	subs	r2, r5, #1
 800164e:	42a6      	cmp	r6, r4
 8001650:	d200      	bcs.n	8001654 <__aeabi_ddiv+0x458>
 8001652:	e089      	b.n	8001768 <__aeabi_ddiv+0x56c>
 8001654:	4286      	cmp	r6, r0
 8001656:	d200      	bcs.n	800165a <__aeabi_ddiv+0x45e>
 8001658:	e09f      	b.n	800179a <__aeabi_ddiv+0x59e>
 800165a:	d100      	bne.n	800165e <__aeabi_ddiv+0x462>
 800165c:	e0af      	b.n	80017be <__aeabi_ddiv+0x5c2>
 800165e:	0015      	movs	r5, r2
 8001660:	e6f4      	b.n	800144c <__aeabi_ddiv+0x250>
 8001662:	42a9      	cmp	r1, r5
 8001664:	d900      	bls.n	8001668 <__aeabi_ddiv+0x46c>
 8001666:	e63c      	b.n	80012e2 <__aeabi_ddiv+0xe6>
 8001668:	4643      	mov	r3, r8
 800166a:	07de      	lsls	r6, r3, #31
 800166c:	0858      	lsrs	r0, r3, #1
 800166e:	086b      	lsrs	r3, r5, #1
 8001670:	431e      	orrs	r6, r3
 8001672:	07ed      	lsls	r5, r5, #31
 8001674:	e63c      	b.n	80012f0 <__aeabi_ddiv+0xf4>
 8001676:	f001 f92f 	bl	80028d8 <__clzsi2>
 800167a:	0001      	movs	r1, r0
 800167c:	0002      	movs	r2, r0
 800167e:	3115      	adds	r1, #21
 8001680:	3220      	adds	r2, #32
 8001682:	291c      	cmp	r1, #28
 8001684:	dc00      	bgt.n	8001688 <__aeabi_ddiv+0x48c>
 8001686:	e72c      	b.n	80014e2 <__aeabi_ddiv+0x2e6>
 8001688:	464b      	mov	r3, r9
 800168a:	3808      	subs	r0, #8
 800168c:	4083      	lsls	r3, r0
 800168e:	2500      	movs	r5, #0
 8001690:	4698      	mov	r8, r3
 8001692:	e732      	b.n	80014fa <__aeabi_ddiv+0x2fe>
 8001694:	f001 f920 	bl	80028d8 <__clzsi2>
 8001698:	0003      	movs	r3, r0
 800169a:	001a      	movs	r2, r3
 800169c:	3215      	adds	r2, #21
 800169e:	3020      	adds	r0, #32
 80016a0:	2a1c      	cmp	r2, #28
 80016a2:	dc00      	bgt.n	80016a6 <__aeabi_ddiv+0x4aa>
 80016a4:	e6ff      	b.n	80014a6 <__aeabi_ddiv+0x2aa>
 80016a6:	4654      	mov	r4, sl
 80016a8:	3b08      	subs	r3, #8
 80016aa:	2100      	movs	r1, #0
 80016ac:	409c      	lsls	r4, r3
 80016ae:	e705      	b.n	80014bc <__aeabi_ddiv+0x2c0>
 80016b0:	1936      	adds	r6, r6, r4
 80016b2:	3b01      	subs	r3, #1
 80016b4:	42b4      	cmp	r4, r6
 80016b6:	d900      	bls.n	80016ba <__aeabi_ddiv+0x4be>
 80016b8:	e6a6      	b.n	8001408 <__aeabi_ddiv+0x20c>
 80016ba:	42b2      	cmp	r2, r6
 80016bc:	d800      	bhi.n	80016c0 <__aeabi_ddiv+0x4c4>
 80016be:	e6a3      	b.n	8001408 <__aeabi_ddiv+0x20c>
 80016c0:	1e83      	subs	r3, r0, #2
 80016c2:	1936      	adds	r6, r6, r4
 80016c4:	e6a0      	b.n	8001408 <__aeabi_ddiv+0x20c>
 80016c6:	1909      	adds	r1, r1, r4
 80016c8:	3d01      	subs	r5, #1
 80016ca:	428c      	cmp	r4, r1
 80016cc:	d900      	bls.n	80016d0 <__aeabi_ddiv+0x4d4>
 80016ce:	e68d      	b.n	80013ec <__aeabi_ddiv+0x1f0>
 80016d0:	428a      	cmp	r2, r1
 80016d2:	d800      	bhi.n	80016d6 <__aeabi_ddiv+0x4da>
 80016d4:	e68a      	b.n	80013ec <__aeabi_ddiv+0x1f0>
 80016d6:	1e85      	subs	r5, r0, #2
 80016d8:	1909      	adds	r1, r1, r4
 80016da:	e687      	b.n	80013ec <__aeabi_ddiv+0x1f0>
 80016dc:	220f      	movs	r2, #15
 80016de:	402a      	ands	r2, r5
 80016e0:	2a04      	cmp	r2, #4
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0x4ea>
 80016e4:	e6bc      	b.n	8001460 <__aeabi_ddiv+0x264>
 80016e6:	1d29      	adds	r1, r5, #4
 80016e8:	42a9      	cmp	r1, r5
 80016ea:	41ad      	sbcs	r5, r5
 80016ec:	426d      	negs	r5, r5
 80016ee:	08c9      	lsrs	r1, r1, #3
 80016f0:	44a8      	add	r8, r5
 80016f2:	e6b6      	b.n	8001462 <__aeabi_ddiv+0x266>
 80016f4:	42af      	cmp	r7, r5
 80016f6:	d900      	bls.n	80016fa <__aeabi_ddiv+0x4fe>
 80016f8:	e662      	b.n	80013c0 <__aeabi_ddiv+0x1c4>
 80016fa:	4281      	cmp	r1, r0
 80016fc:	d804      	bhi.n	8001708 <__aeabi_ddiv+0x50c>
 80016fe:	d000      	beq.n	8001702 <__aeabi_ddiv+0x506>
 8001700:	e65e      	b.n	80013c0 <__aeabi_ddiv+0x1c4>
 8001702:	42ae      	cmp	r6, r5
 8001704:	d800      	bhi.n	8001708 <__aeabi_ddiv+0x50c>
 8001706:	e65b      	b.n	80013c0 <__aeabi_ddiv+0x1c4>
 8001708:	2302      	movs	r3, #2
 800170a:	425b      	negs	r3, r3
 800170c:	469c      	mov	ip, r3
 800170e:	9b00      	ldr	r3, [sp, #0]
 8001710:	44e0      	add	r8, ip
 8001712:	469c      	mov	ip, r3
 8001714:	4465      	add	r5, ip
 8001716:	429d      	cmp	r5, r3
 8001718:	419b      	sbcs	r3, r3
 800171a:	425b      	negs	r3, r3
 800171c:	191b      	adds	r3, r3, r4
 800171e:	18c0      	adds	r0, r0, r3
 8001720:	e64f      	b.n	80013c2 <__aeabi_ddiv+0x1c6>
 8001722:	42b2      	cmp	r2, r6
 8001724:	d800      	bhi.n	8001728 <__aeabi_ddiv+0x52c>
 8001726:	e612      	b.n	800134e <__aeabi_ddiv+0x152>
 8001728:	1e83      	subs	r3, r0, #2
 800172a:	1936      	adds	r6, r6, r4
 800172c:	e60f      	b.n	800134e <__aeabi_ddiv+0x152>
 800172e:	428a      	cmp	r2, r1
 8001730:	d800      	bhi.n	8001734 <__aeabi_ddiv+0x538>
 8001732:	e5fa      	b.n	800132a <__aeabi_ddiv+0x12e>
 8001734:	1e83      	subs	r3, r0, #2
 8001736:	4698      	mov	r8, r3
 8001738:	1909      	adds	r1, r1, r4
 800173a:	e5f6      	b.n	800132a <__aeabi_ddiv+0x12e>
 800173c:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <__aeabi_ddiv+0x5d4>)
 800173e:	0028      	movs	r0, r5
 8001740:	445b      	add	r3, fp
 8001742:	4641      	mov	r1, r8
 8001744:	409d      	lsls	r5, r3
 8001746:	4099      	lsls	r1, r3
 8001748:	40d0      	lsrs	r0, r2
 800174a:	1e6b      	subs	r3, r5, #1
 800174c:	419d      	sbcs	r5, r3
 800174e:	4643      	mov	r3, r8
 8001750:	4301      	orrs	r1, r0
 8001752:	4329      	orrs	r1, r5
 8001754:	40d3      	lsrs	r3, r2
 8001756:	074a      	lsls	r2, r1, #29
 8001758:	d100      	bne.n	800175c <__aeabi_ddiv+0x560>
 800175a:	e755      	b.n	8001608 <__aeabi_ddiv+0x40c>
 800175c:	220f      	movs	r2, #15
 800175e:	400a      	ands	r2, r1
 8001760:	2a04      	cmp	r2, #4
 8001762:	d000      	beq.n	8001766 <__aeabi_ddiv+0x56a>
 8001764:	e74a      	b.n	80015fc <__aeabi_ddiv+0x400>
 8001766:	e74f      	b.n	8001608 <__aeabi_ddiv+0x40c>
 8001768:	0015      	movs	r5, r2
 800176a:	4286      	cmp	r6, r0
 800176c:	d000      	beq.n	8001770 <__aeabi_ddiv+0x574>
 800176e:	e66d      	b.n	800144c <__aeabi_ddiv+0x250>
 8001770:	9a00      	ldr	r2, [sp, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d000      	beq.n	8001778 <__aeabi_ddiv+0x57c>
 8001776:	e669      	b.n	800144c <__aeabi_ddiv+0x250>
 8001778:	e66a      	b.n	8001450 <__aeabi_ddiv+0x254>
 800177a:	4b16      	ldr	r3, [pc, #88]	; (80017d4 <__aeabi_ddiv+0x5d8>)
 800177c:	445b      	add	r3, fp
 800177e:	2b00      	cmp	r3, #0
 8001780:	dc00      	bgt.n	8001784 <__aeabi_ddiv+0x588>
 8001782:	e713      	b.n	80015ac <__aeabi_ddiv+0x3b0>
 8001784:	2501      	movs	r5, #1
 8001786:	2100      	movs	r1, #0
 8001788:	44a8      	add	r8, r5
 800178a:	e66a      	b.n	8001462 <__aeabi_ddiv+0x266>
 800178c:	075d      	lsls	r5, r3, #29
 800178e:	025b      	lsls	r3, r3, #9
 8001790:	0b1a      	lsrs	r2, r3, #12
 8001792:	08c9      	lsrs	r1, r1, #3
 8001794:	2300      	movs	r3, #0
 8001796:	430d      	orrs	r5, r1
 8001798:	e587      	b.n	80012aa <__aeabi_ddiv+0xae>
 800179a:	9900      	ldr	r1, [sp, #0]
 800179c:	3d02      	subs	r5, #2
 800179e:	004a      	lsls	r2, r1, #1
 80017a0:	428a      	cmp	r2, r1
 80017a2:	41bf      	sbcs	r7, r7
 80017a4:	427f      	negs	r7, r7
 80017a6:	193f      	adds	r7, r7, r4
 80017a8:	19f6      	adds	r6, r6, r7
 80017aa:	9200      	str	r2, [sp, #0]
 80017ac:	e7dd      	b.n	800176a <__aeabi_ddiv+0x56e>
 80017ae:	2280      	movs	r2, #128	; 0x80
 80017b0:	4643      	mov	r3, r8
 80017b2:	0312      	lsls	r2, r2, #12
 80017b4:	431a      	orrs	r2, r3
 80017b6:	0312      	lsls	r2, r2, #12
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <__aeabi_ddiv+0x5cc>)
 80017ba:	0b12      	lsrs	r2, r2, #12
 80017bc:	e575      	b.n	80012aa <__aeabi_ddiv+0xae>
 80017be:	9900      	ldr	r1, [sp, #0]
 80017c0:	4299      	cmp	r1, r3
 80017c2:	d3ea      	bcc.n	800179a <__aeabi_ddiv+0x59e>
 80017c4:	0015      	movs	r5, r2
 80017c6:	e7d3      	b.n	8001770 <__aeabi_ddiv+0x574>
 80017c8:	000007ff 	.word	0x000007ff
 80017cc:	0000043e 	.word	0x0000043e
 80017d0:	0000041e 	.word	0x0000041e
 80017d4:	000003ff 	.word	0x000003ff

080017d8 <__eqdf2>:
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	464e      	mov	r6, r9
 80017dc:	4645      	mov	r5, r8
 80017de:	46de      	mov	lr, fp
 80017e0:	4657      	mov	r7, sl
 80017e2:	4690      	mov	r8, r2
 80017e4:	b5e0      	push	{r5, r6, r7, lr}
 80017e6:	0017      	movs	r7, r2
 80017e8:	031a      	lsls	r2, r3, #12
 80017ea:	0b12      	lsrs	r2, r2, #12
 80017ec:	0005      	movs	r5, r0
 80017ee:	4684      	mov	ip, r0
 80017f0:	4819      	ldr	r0, [pc, #100]	; (8001858 <__eqdf2+0x80>)
 80017f2:	030e      	lsls	r6, r1, #12
 80017f4:	004c      	lsls	r4, r1, #1
 80017f6:	4691      	mov	r9, r2
 80017f8:	005a      	lsls	r2, r3, #1
 80017fa:	0fdb      	lsrs	r3, r3, #31
 80017fc:	469b      	mov	fp, r3
 80017fe:	0b36      	lsrs	r6, r6, #12
 8001800:	0d64      	lsrs	r4, r4, #21
 8001802:	0fc9      	lsrs	r1, r1, #31
 8001804:	0d52      	lsrs	r2, r2, #21
 8001806:	4284      	cmp	r4, r0
 8001808:	d019      	beq.n	800183e <__eqdf2+0x66>
 800180a:	4282      	cmp	r2, r0
 800180c:	d010      	beq.n	8001830 <__eqdf2+0x58>
 800180e:	2001      	movs	r0, #1
 8001810:	4294      	cmp	r4, r2
 8001812:	d10e      	bne.n	8001832 <__eqdf2+0x5a>
 8001814:	454e      	cmp	r6, r9
 8001816:	d10c      	bne.n	8001832 <__eqdf2+0x5a>
 8001818:	2001      	movs	r0, #1
 800181a:	45c4      	cmp	ip, r8
 800181c:	d109      	bne.n	8001832 <__eqdf2+0x5a>
 800181e:	4559      	cmp	r1, fp
 8001820:	d017      	beq.n	8001852 <__eqdf2+0x7a>
 8001822:	2c00      	cmp	r4, #0
 8001824:	d105      	bne.n	8001832 <__eqdf2+0x5a>
 8001826:	0030      	movs	r0, r6
 8001828:	4328      	orrs	r0, r5
 800182a:	1e43      	subs	r3, r0, #1
 800182c:	4198      	sbcs	r0, r3
 800182e:	e000      	b.n	8001832 <__eqdf2+0x5a>
 8001830:	2001      	movs	r0, #1
 8001832:	bcf0      	pop	{r4, r5, r6, r7}
 8001834:	46bb      	mov	fp, r7
 8001836:	46b2      	mov	sl, r6
 8001838:	46a9      	mov	r9, r5
 800183a:	46a0      	mov	r8, r4
 800183c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800183e:	0033      	movs	r3, r6
 8001840:	2001      	movs	r0, #1
 8001842:	432b      	orrs	r3, r5
 8001844:	d1f5      	bne.n	8001832 <__eqdf2+0x5a>
 8001846:	42a2      	cmp	r2, r4
 8001848:	d1f3      	bne.n	8001832 <__eqdf2+0x5a>
 800184a:	464b      	mov	r3, r9
 800184c:	433b      	orrs	r3, r7
 800184e:	d1f0      	bne.n	8001832 <__eqdf2+0x5a>
 8001850:	e7e2      	b.n	8001818 <__eqdf2+0x40>
 8001852:	2000      	movs	r0, #0
 8001854:	e7ed      	b.n	8001832 <__eqdf2+0x5a>
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	000007ff 	.word	0x000007ff

0800185c <__gedf2>:
 800185c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800185e:	4647      	mov	r7, r8
 8001860:	46ce      	mov	lr, r9
 8001862:	0004      	movs	r4, r0
 8001864:	0018      	movs	r0, r3
 8001866:	0016      	movs	r6, r2
 8001868:	031b      	lsls	r3, r3, #12
 800186a:	0b1b      	lsrs	r3, r3, #12
 800186c:	4d2d      	ldr	r5, [pc, #180]	; (8001924 <__gedf2+0xc8>)
 800186e:	004a      	lsls	r2, r1, #1
 8001870:	4699      	mov	r9, r3
 8001872:	b580      	push	{r7, lr}
 8001874:	0043      	lsls	r3, r0, #1
 8001876:	030f      	lsls	r7, r1, #12
 8001878:	46a4      	mov	ip, r4
 800187a:	46b0      	mov	r8, r6
 800187c:	0b3f      	lsrs	r7, r7, #12
 800187e:	0d52      	lsrs	r2, r2, #21
 8001880:	0fc9      	lsrs	r1, r1, #31
 8001882:	0d5b      	lsrs	r3, r3, #21
 8001884:	0fc0      	lsrs	r0, r0, #31
 8001886:	42aa      	cmp	r2, r5
 8001888:	d021      	beq.n	80018ce <__gedf2+0x72>
 800188a:	42ab      	cmp	r3, r5
 800188c:	d013      	beq.n	80018b6 <__gedf2+0x5a>
 800188e:	2a00      	cmp	r2, #0
 8001890:	d122      	bne.n	80018d8 <__gedf2+0x7c>
 8001892:	433c      	orrs	r4, r7
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <__gedf2+0x42>
 8001898:	464d      	mov	r5, r9
 800189a:	432e      	orrs	r6, r5
 800189c:	d022      	beq.n	80018e4 <__gedf2+0x88>
 800189e:	2c00      	cmp	r4, #0
 80018a0:	d010      	beq.n	80018c4 <__gedf2+0x68>
 80018a2:	4281      	cmp	r1, r0
 80018a4:	d022      	beq.n	80018ec <__gedf2+0x90>
 80018a6:	2002      	movs	r0, #2
 80018a8:	3901      	subs	r1, #1
 80018aa:	4008      	ands	r0, r1
 80018ac:	3801      	subs	r0, #1
 80018ae:	bcc0      	pop	{r6, r7}
 80018b0:	46b9      	mov	r9, r7
 80018b2:	46b0      	mov	r8, r6
 80018b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b6:	464d      	mov	r5, r9
 80018b8:	432e      	orrs	r6, r5
 80018ba:	d129      	bne.n	8001910 <__gedf2+0xb4>
 80018bc:	2a00      	cmp	r2, #0
 80018be:	d1f0      	bne.n	80018a2 <__gedf2+0x46>
 80018c0:	433c      	orrs	r4, r7
 80018c2:	d1ee      	bne.n	80018a2 <__gedf2+0x46>
 80018c4:	2800      	cmp	r0, #0
 80018c6:	d1f2      	bne.n	80018ae <__gedf2+0x52>
 80018c8:	2001      	movs	r0, #1
 80018ca:	4240      	negs	r0, r0
 80018cc:	e7ef      	b.n	80018ae <__gedf2+0x52>
 80018ce:	003d      	movs	r5, r7
 80018d0:	4325      	orrs	r5, r4
 80018d2:	d11d      	bne.n	8001910 <__gedf2+0xb4>
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d0ee      	beq.n	80018b6 <__gedf2+0x5a>
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e2      	bne.n	80018a2 <__gedf2+0x46>
 80018dc:	464c      	mov	r4, r9
 80018de:	4326      	orrs	r6, r4
 80018e0:	d1df      	bne.n	80018a2 <__gedf2+0x46>
 80018e2:	e7e0      	b.n	80018a6 <__gedf2+0x4a>
 80018e4:	2000      	movs	r0, #0
 80018e6:	2c00      	cmp	r4, #0
 80018e8:	d0e1      	beq.n	80018ae <__gedf2+0x52>
 80018ea:	e7dc      	b.n	80018a6 <__gedf2+0x4a>
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dc0a      	bgt.n	8001906 <__gedf2+0xaa>
 80018f0:	dbe8      	blt.n	80018c4 <__gedf2+0x68>
 80018f2:	454f      	cmp	r7, r9
 80018f4:	d8d7      	bhi.n	80018a6 <__gedf2+0x4a>
 80018f6:	d00e      	beq.n	8001916 <__gedf2+0xba>
 80018f8:	2000      	movs	r0, #0
 80018fa:	454f      	cmp	r7, r9
 80018fc:	d2d7      	bcs.n	80018ae <__gedf2+0x52>
 80018fe:	2900      	cmp	r1, #0
 8001900:	d0e2      	beq.n	80018c8 <__gedf2+0x6c>
 8001902:	0008      	movs	r0, r1
 8001904:	e7d3      	b.n	80018ae <__gedf2+0x52>
 8001906:	4243      	negs	r3, r0
 8001908:	4158      	adcs	r0, r3
 800190a:	0040      	lsls	r0, r0, #1
 800190c:	3801      	subs	r0, #1
 800190e:	e7ce      	b.n	80018ae <__gedf2+0x52>
 8001910:	2002      	movs	r0, #2
 8001912:	4240      	negs	r0, r0
 8001914:	e7cb      	b.n	80018ae <__gedf2+0x52>
 8001916:	45c4      	cmp	ip, r8
 8001918:	d8c5      	bhi.n	80018a6 <__gedf2+0x4a>
 800191a:	2000      	movs	r0, #0
 800191c:	45c4      	cmp	ip, r8
 800191e:	d2c6      	bcs.n	80018ae <__gedf2+0x52>
 8001920:	e7ed      	b.n	80018fe <__gedf2+0xa2>
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	000007ff 	.word	0x000007ff

08001928 <__ledf2>:
 8001928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800192a:	4647      	mov	r7, r8
 800192c:	46ce      	mov	lr, r9
 800192e:	0004      	movs	r4, r0
 8001930:	0018      	movs	r0, r3
 8001932:	0016      	movs	r6, r2
 8001934:	031b      	lsls	r3, r3, #12
 8001936:	0b1b      	lsrs	r3, r3, #12
 8001938:	4d2c      	ldr	r5, [pc, #176]	; (80019ec <__ledf2+0xc4>)
 800193a:	004a      	lsls	r2, r1, #1
 800193c:	4699      	mov	r9, r3
 800193e:	b580      	push	{r7, lr}
 8001940:	0043      	lsls	r3, r0, #1
 8001942:	030f      	lsls	r7, r1, #12
 8001944:	46a4      	mov	ip, r4
 8001946:	46b0      	mov	r8, r6
 8001948:	0b3f      	lsrs	r7, r7, #12
 800194a:	0d52      	lsrs	r2, r2, #21
 800194c:	0fc9      	lsrs	r1, r1, #31
 800194e:	0d5b      	lsrs	r3, r3, #21
 8001950:	0fc0      	lsrs	r0, r0, #31
 8001952:	42aa      	cmp	r2, r5
 8001954:	d00d      	beq.n	8001972 <__ledf2+0x4a>
 8001956:	42ab      	cmp	r3, r5
 8001958:	d010      	beq.n	800197c <__ledf2+0x54>
 800195a:	2a00      	cmp	r2, #0
 800195c:	d127      	bne.n	80019ae <__ledf2+0x86>
 800195e:	433c      	orrs	r4, r7
 8001960:	2b00      	cmp	r3, #0
 8001962:	d111      	bne.n	8001988 <__ledf2+0x60>
 8001964:	464d      	mov	r5, r9
 8001966:	432e      	orrs	r6, r5
 8001968:	d10e      	bne.n	8001988 <__ledf2+0x60>
 800196a:	2000      	movs	r0, #0
 800196c:	2c00      	cmp	r4, #0
 800196e:	d015      	beq.n	800199c <__ledf2+0x74>
 8001970:	e00e      	b.n	8001990 <__ledf2+0x68>
 8001972:	003d      	movs	r5, r7
 8001974:	4325      	orrs	r5, r4
 8001976:	d110      	bne.n	800199a <__ledf2+0x72>
 8001978:	4293      	cmp	r3, r2
 800197a:	d118      	bne.n	80019ae <__ledf2+0x86>
 800197c:	464d      	mov	r5, r9
 800197e:	432e      	orrs	r6, r5
 8001980:	d10b      	bne.n	800199a <__ledf2+0x72>
 8001982:	2a00      	cmp	r2, #0
 8001984:	d102      	bne.n	800198c <__ledf2+0x64>
 8001986:	433c      	orrs	r4, r7
 8001988:	2c00      	cmp	r4, #0
 800198a:	d00b      	beq.n	80019a4 <__ledf2+0x7c>
 800198c:	4281      	cmp	r1, r0
 800198e:	d014      	beq.n	80019ba <__ledf2+0x92>
 8001990:	2002      	movs	r0, #2
 8001992:	3901      	subs	r1, #1
 8001994:	4008      	ands	r0, r1
 8001996:	3801      	subs	r0, #1
 8001998:	e000      	b.n	800199c <__ledf2+0x74>
 800199a:	2002      	movs	r0, #2
 800199c:	bcc0      	pop	{r6, r7}
 800199e:	46b9      	mov	r9, r7
 80019a0:	46b0      	mov	r8, r6
 80019a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019a4:	2800      	cmp	r0, #0
 80019a6:	d1f9      	bne.n	800199c <__ledf2+0x74>
 80019a8:	2001      	movs	r0, #1
 80019aa:	4240      	negs	r0, r0
 80019ac:	e7f6      	b.n	800199c <__ledf2+0x74>
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1ec      	bne.n	800198c <__ledf2+0x64>
 80019b2:	464c      	mov	r4, r9
 80019b4:	4326      	orrs	r6, r4
 80019b6:	d1e9      	bne.n	800198c <__ledf2+0x64>
 80019b8:	e7ea      	b.n	8001990 <__ledf2+0x68>
 80019ba:	429a      	cmp	r2, r3
 80019bc:	dd04      	ble.n	80019c8 <__ledf2+0xa0>
 80019be:	4243      	negs	r3, r0
 80019c0:	4158      	adcs	r0, r3
 80019c2:	0040      	lsls	r0, r0, #1
 80019c4:	3801      	subs	r0, #1
 80019c6:	e7e9      	b.n	800199c <__ledf2+0x74>
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dbeb      	blt.n	80019a4 <__ledf2+0x7c>
 80019cc:	454f      	cmp	r7, r9
 80019ce:	d8df      	bhi.n	8001990 <__ledf2+0x68>
 80019d0:	d006      	beq.n	80019e0 <__ledf2+0xb8>
 80019d2:	2000      	movs	r0, #0
 80019d4:	454f      	cmp	r7, r9
 80019d6:	d2e1      	bcs.n	800199c <__ledf2+0x74>
 80019d8:	2900      	cmp	r1, #0
 80019da:	d0e5      	beq.n	80019a8 <__ledf2+0x80>
 80019dc:	0008      	movs	r0, r1
 80019de:	e7dd      	b.n	800199c <__ledf2+0x74>
 80019e0:	45c4      	cmp	ip, r8
 80019e2:	d8d5      	bhi.n	8001990 <__ledf2+0x68>
 80019e4:	2000      	movs	r0, #0
 80019e6:	45c4      	cmp	ip, r8
 80019e8:	d2d8      	bcs.n	800199c <__ledf2+0x74>
 80019ea:	e7f5      	b.n	80019d8 <__ledf2+0xb0>
 80019ec:	000007ff 	.word	0x000007ff

080019f0 <__aeabi_dmul>:
 80019f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f2:	4645      	mov	r5, r8
 80019f4:	46de      	mov	lr, fp
 80019f6:	4657      	mov	r7, sl
 80019f8:	464e      	mov	r6, r9
 80019fa:	b5e0      	push	{r5, r6, r7, lr}
 80019fc:	001f      	movs	r7, r3
 80019fe:	030b      	lsls	r3, r1, #12
 8001a00:	0b1b      	lsrs	r3, r3, #12
 8001a02:	469b      	mov	fp, r3
 8001a04:	004d      	lsls	r5, r1, #1
 8001a06:	0fcb      	lsrs	r3, r1, #31
 8001a08:	0004      	movs	r4, r0
 8001a0a:	4691      	mov	r9, r2
 8001a0c:	4698      	mov	r8, r3
 8001a0e:	b087      	sub	sp, #28
 8001a10:	0d6d      	lsrs	r5, r5, #21
 8001a12:	d100      	bne.n	8001a16 <__aeabi_dmul+0x26>
 8001a14:	e1cd      	b.n	8001db2 <__aeabi_dmul+0x3c2>
 8001a16:	4bce      	ldr	r3, [pc, #824]	; (8001d50 <__aeabi_dmul+0x360>)
 8001a18:	429d      	cmp	r5, r3
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dmul+0x2e>
 8001a1c:	e1e9      	b.n	8001df2 <__aeabi_dmul+0x402>
 8001a1e:	465a      	mov	r2, fp
 8001a20:	0f43      	lsrs	r3, r0, #29
 8001a22:	00d2      	lsls	r2, r2, #3
 8001a24:	4313      	orrs	r3, r2
 8001a26:	2280      	movs	r2, #128	; 0x80
 8001a28:	0412      	lsls	r2, r2, #16
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	00c3      	lsls	r3, r0, #3
 8001a2e:	469a      	mov	sl, r3
 8001a30:	4bc8      	ldr	r3, [pc, #800]	; (8001d54 <__aeabi_dmul+0x364>)
 8001a32:	4693      	mov	fp, r2
 8001a34:	469c      	mov	ip, r3
 8001a36:	2300      	movs	r3, #0
 8001a38:	2600      	movs	r6, #0
 8001a3a:	4465      	add	r5, ip
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	033c      	lsls	r4, r7, #12
 8001a40:	007b      	lsls	r3, r7, #1
 8001a42:	4648      	mov	r0, r9
 8001a44:	0b24      	lsrs	r4, r4, #12
 8001a46:	0d5b      	lsrs	r3, r3, #21
 8001a48:	0fff      	lsrs	r7, r7, #31
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_dmul+0x60>
 8001a4e:	e189      	b.n	8001d64 <__aeabi_dmul+0x374>
 8001a50:	4abf      	ldr	r2, [pc, #764]	; (8001d50 <__aeabi_dmul+0x360>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d019      	beq.n	8001a8a <__aeabi_dmul+0x9a>
 8001a56:	0f42      	lsrs	r2, r0, #29
 8001a58:	00e4      	lsls	r4, r4, #3
 8001a5a:	4322      	orrs	r2, r4
 8001a5c:	2480      	movs	r4, #128	; 0x80
 8001a5e:	0424      	lsls	r4, r4, #16
 8001a60:	4314      	orrs	r4, r2
 8001a62:	4abc      	ldr	r2, [pc, #752]	; (8001d54 <__aeabi_dmul+0x364>)
 8001a64:	2100      	movs	r1, #0
 8001a66:	4694      	mov	ip, r2
 8001a68:	4642      	mov	r2, r8
 8001a6a:	4463      	add	r3, ip
 8001a6c:	195b      	adds	r3, r3, r5
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	9b01      	ldr	r3, [sp, #4]
 8001a72:	407a      	eors	r2, r7
 8001a74:	3301      	adds	r3, #1
 8001a76:	00c0      	lsls	r0, r0, #3
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	9302      	str	r3, [sp, #8]
 8001a7c:	2e0a      	cmp	r6, #10
 8001a7e:	dd1c      	ble.n	8001aba <__aeabi_dmul+0xca>
 8001a80:	003a      	movs	r2, r7
 8001a82:	2e0b      	cmp	r6, #11
 8001a84:	d05e      	beq.n	8001b44 <__aeabi_dmul+0x154>
 8001a86:	4647      	mov	r7, r8
 8001a88:	e056      	b.n	8001b38 <__aeabi_dmul+0x148>
 8001a8a:	4649      	mov	r1, r9
 8001a8c:	4bb0      	ldr	r3, [pc, #704]	; (8001d50 <__aeabi_dmul+0x360>)
 8001a8e:	4321      	orrs	r1, r4
 8001a90:	18eb      	adds	r3, r5, r3
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	2900      	cmp	r1, #0
 8001a96:	d12a      	bne.n	8001aee <__aeabi_dmul+0xfe>
 8001a98:	2080      	movs	r0, #128	; 0x80
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	0100      	lsls	r0, r0, #4
 8001a9e:	002b      	movs	r3, r5
 8001aa0:	4684      	mov	ip, r0
 8001aa2:	4316      	orrs	r6, r2
 8001aa4:	4642      	mov	r2, r8
 8001aa6:	4463      	add	r3, ip
 8001aa8:	407a      	eors	r2, r7
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	9302      	str	r3, [sp, #8]
 8001aae:	2e0a      	cmp	r6, #10
 8001ab0:	dd00      	ble.n	8001ab4 <__aeabi_dmul+0xc4>
 8001ab2:	e231      	b.n	8001f18 <__aeabi_dmul+0x528>
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	2400      	movs	r4, #0
 8001ab8:	2102      	movs	r1, #2
 8001aba:	2e02      	cmp	r6, #2
 8001abc:	dc26      	bgt.n	8001b0c <__aeabi_dmul+0x11c>
 8001abe:	3e01      	subs	r6, #1
 8001ac0:	2e01      	cmp	r6, #1
 8001ac2:	d852      	bhi.n	8001b6a <__aeabi_dmul+0x17a>
 8001ac4:	2902      	cmp	r1, #2
 8001ac6:	d04c      	beq.n	8001b62 <__aeabi_dmul+0x172>
 8001ac8:	2901      	cmp	r1, #1
 8001aca:	d000      	beq.n	8001ace <__aeabi_dmul+0xde>
 8001acc:	e118      	b.n	8001d00 <__aeabi_dmul+0x310>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	2400      	movs	r4, #0
 8001ad2:	2500      	movs	r5, #0
 8001ad4:	051b      	lsls	r3, r3, #20
 8001ad6:	4323      	orrs	r3, r4
 8001ad8:	07d2      	lsls	r2, r2, #31
 8001ada:	4313      	orrs	r3, r2
 8001adc:	0028      	movs	r0, r5
 8001ade:	0019      	movs	r1, r3
 8001ae0:	b007      	add	sp, #28
 8001ae2:	bcf0      	pop	{r4, r5, r6, r7}
 8001ae4:	46bb      	mov	fp, r7
 8001ae6:	46b2      	mov	sl, r6
 8001ae8:	46a9      	mov	r9, r5
 8001aea:	46a0      	mov	r8, r4
 8001aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aee:	2180      	movs	r1, #128	; 0x80
 8001af0:	2203      	movs	r2, #3
 8001af2:	0109      	lsls	r1, r1, #4
 8001af4:	002b      	movs	r3, r5
 8001af6:	468c      	mov	ip, r1
 8001af8:	4316      	orrs	r6, r2
 8001afa:	4642      	mov	r2, r8
 8001afc:	4463      	add	r3, ip
 8001afe:	407a      	eors	r2, r7
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	9302      	str	r3, [sp, #8]
 8001b04:	2e0a      	cmp	r6, #10
 8001b06:	dd00      	ble.n	8001b0a <__aeabi_dmul+0x11a>
 8001b08:	e228      	b.n	8001f5c <__aeabi_dmul+0x56c>
 8001b0a:	2103      	movs	r1, #3
 8001b0c:	2501      	movs	r5, #1
 8001b0e:	40b5      	lsls	r5, r6
 8001b10:	46ac      	mov	ip, r5
 8001b12:	26a6      	movs	r6, #166	; 0xa6
 8001b14:	4663      	mov	r3, ip
 8001b16:	00f6      	lsls	r6, r6, #3
 8001b18:	4035      	ands	r5, r6
 8001b1a:	4233      	tst	r3, r6
 8001b1c:	d10b      	bne.n	8001b36 <__aeabi_dmul+0x146>
 8001b1e:	2690      	movs	r6, #144	; 0x90
 8001b20:	00b6      	lsls	r6, r6, #2
 8001b22:	4233      	tst	r3, r6
 8001b24:	d118      	bne.n	8001b58 <__aeabi_dmul+0x168>
 8001b26:	3eb9      	subs	r6, #185	; 0xb9
 8001b28:	3eff      	subs	r6, #255	; 0xff
 8001b2a:	421e      	tst	r6, r3
 8001b2c:	d01d      	beq.n	8001b6a <__aeabi_dmul+0x17a>
 8001b2e:	46a3      	mov	fp, r4
 8001b30:	4682      	mov	sl, r0
 8001b32:	9100      	str	r1, [sp, #0]
 8001b34:	e000      	b.n	8001b38 <__aeabi_dmul+0x148>
 8001b36:	0017      	movs	r7, r2
 8001b38:	9900      	ldr	r1, [sp, #0]
 8001b3a:	003a      	movs	r2, r7
 8001b3c:	2902      	cmp	r1, #2
 8001b3e:	d010      	beq.n	8001b62 <__aeabi_dmul+0x172>
 8001b40:	465c      	mov	r4, fp
 8001b42:	4650      	mov	r0, sl
 8001b44:	2903      	cmp	r1, #3
 8001b46:	d1bf      	bne.n	8001ac8 <__aeabi_dmul+0xd8>
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	031b      	lsls	r3, r3, #12
 8001b4c:	431c      	orrs	r4, r3
 8001b4e:	0324      	lsls	r4, r4, #12
 8001b50:	0005      	movs	r5, r0
 8001b52:	4b7f      	ldr	r3, [pc, #508]	; (8001d50 <__aeabi_dmul+0x360>)
 8001b54:	0b24      	lsrs	r4, r4, #12
 8001b56:	e7bd      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001b58:	2480      	movs	r4, #128	; 0x80
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	4b7c      	ldr	r3, [pc, #496]	; (8001d50 <__aeabi_dmul+0x360>)
 8001b5e:	0324      	lsls	r4, r4, #12
 8001b60:	e7b8      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001b62:	2400      	movs	r4, #0
 8001b64:	2500      	movs	r5, #0
 8001b66:	4b7a      	ldr	r3, [pc, #488]	; (8001d50 <__aeabi_dmul+0x360>)
 8001b68:	e7b4      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001b6a:	4653      	mov	r3, sl
 8001b6c:	041e      	lsls	r6, r3, #16
 8001b6e:	0c36      	lsrs	r6, r6, #16
 8001b70:	0c1f      	lsrs	r7, r3, #16
 8001b72:	0033      	movs	r3, r6
 8001b74:	0c01      	lsrs	r1, r0, #16
 8001b76:	0400      	lsls	r0, r0, #16
 8001b78:	0c00      	lsrs	r0, r0, #16
 8001b7a:	4343      	muls	r3, r0
 8001b7c:	4698      	mov	r8, r3
 8001b7e:	0003      	movs	r3, r0
 8001b80:	437b      	muls	r3, r7
 8001b82:	4699      	mov	r9, r3
 8001b84:	0033      	movs	r3, r6
 8001b86:	434b      	muls	r3, r1
 8001b88:	469c      	mov	ip, r3
 8001b8a:	4643      	mov	r3, r8
 8001b8c:	000d      	movs	r5, r1
 8001b8e:	0c1b      	lsrs	r3, r3, #16
 8001b90:	469a      	mov	sl, r3
 8001b92:	437d      	muls	r5, r7
 8001b94:	44cc      	add	ip, r9
 8001b96:	44d4      	add	ip, sl
 8001b98:	9500      	str	r5, [sp, #0]
 8001b9a:	45e1      	cmp	r9, ip
 8001b9c:	d904      	bls.n	8001ba8 <__aeabi_dmul+0x1b8>
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	025b      	lsls	r3, r3, #9
 8001ba2:	4699      	mov	r9, r3
 8001ba4:	444d      	add	r5, r9
 8001ba6:	9500      	str	r5, [sp, #0]
 8001ba8:	4663      	mov	r3, ip
 8001baa:	0c1b      	lsrs	r3, r3, #16
 8001bac:	001d      	movs	r5, r3
 8001bae:	4663      	mov	r3, ip
 8001bb0:	041b      	lsls	r3, r3, #16
 8001bb2:	469c      	mov	ip, r3
 8001bb4:	4643      	mov	r3, r8
 8001bb6:	041b      	lsls	r3, r3, #16
 8001bb8:	0c1b      	lsrs	r3, r3, #16
 8001bba:	4698      	mov	r8, r3
 8001bbc:	4663      	mov	r3, ip
 8001bbe:	4443      	add	r3, r8
 8001bc0:	9303      	str	r3, [sp, #12]
 8001bc2:	0c23      	lsrs	r3, r4, #16
 8001bc4:	4698      	mov	r8, r3
 8001bc6:	0033      	movs	r3, r6
 8001bc8:	0424      	lsls	r4, r4, #16
 8001bca:	0c24      	lsrs	r4, r4, #16
 8001bcc:	4363      	muls	r3, r4
 8001bce:	469c      	mov	ip, r3
 8001bd0:	0023      	movs	r3, r4
 8001bd2:	437b      	muls	r3, r7
 8001bd4:	4699      	mov	r9, r3
 8001bd6:	4643      	mov	r3, r8
 8001bd8:	435e      	muls	r6, r3
 8001bda:	435f      	muls	r7, r3
 8001bdc:	444e      	add	r6, r9
 8001bde:	4663      	mov	r3, ip
 8001be0:	46b2      	mov	sl, r6
 8001be2:	0c1e      	lsrs	r6, r3, #16
 8001be4:	4456      	add	r6, sl
 8001be6:	45b1      	cmp	r9, r6
 8001be8:	d903      	bls.n	8001bf2 <__aeabi_dmul+0x202>
 8001bea:	2380      	movs	r3, #128	; 0x80
 8001bec:	025b      	lsls	r3, r3, #9
 8001bee:	4699      	mov	r9, r3
 8001bf0:	444f      	add	r7, r9
 8001bf2:	0c33      	lsrs	r3, r6, #16
 8001bf4:	4699      	mov	r9, r3
 8001bf6:	003b      	movs	r3, r7
 8001bf8:	444b      	add	r3, r9
 8001bfa:	9305      	str	r3, [sp, #20]
 8001bfc:	4663      	mov	r3, ip
 8001bfe:	46ac      	mov	ip, r5
 8001c00:	041f      	lsls	r7, r3, #16
 8001c02:	0c3f      	lsrs	r7, r7, #16
 8001c04:	0436      	lsls	r6, r6, #16
 8001c06:	19f6      	adds	r6, r6, r7
 8001c08:	44b4      	add	ip, r6
 8001c0a:	4663      	mov	r3, ip
 8001c0c:	9304      	str	r3, [sp, #16]
 8001c0e:	465b      	mov	r3, fp
 8001c10:	0c1b      	lsrs	r3, r3, #16
 8001c12:	469c      	mov	ip, r3
 8001c14:	465b      	mov	r3, fp
 8001c16:	041f      	lsls	r7, r3, #16
 8001c18:	0c3f      	lsrs	r7, r7, #16
 8001c1a:	003b      	movs	r3, r7
 8001c1c:	4343      	muls	r3, r0
 8001c1e:	4699      	mov	r9, r3
 8001c20:	4663      	mov	r3, ip
 8001c22:	4343      	muls	r3, r0
 8001c24:	469a      	mov	sl, r3
 8001c26:	464b      	mov	r3, r9
 8001c28:	4660      	mov	r0, ip
 8001c2a:	0c1b      	lsrs	r3, r3, #16
 8001c2c:	469b      	mov	fp, r3
 8001c2e:	4348      	muls	r0, r1
 8001c30:	4379      	muls	r1, r7
 8001c32:	4451      	add	r1, sl
 8001c34:	4459      	add	r1, fp
 8001c36:	458a      	cmp	sl, r1
 8001c38:	d903      	bls.n	8001c42 <__aeabi_dmul+0x252>
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	025b      	lsls	r3, r3, #9
 8001c3e:	469a      	mov	sl, r3
 8001c40:	4450      	add	r0, sl
 8001c42:	0c0b      	lsrs	r3, r1, #16
 8001c44:	469a      	mov	sl, r3
 8001c46:	464b      	mov	r3, r9
 8001c48:	041b      	lsls	r3, r3, #16
 8001c4a:	0c1b      	lsrs	r3, r3, #16
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	003b      	movs	r3, r7
 8001c50:	4363      	muls	r3, r4
 8001c52:	0409      	lsls	r1, r1, #16
 8001c54:	4645      	mov	r5, r8
 8001c56:	4449      	add	r1, r9
 8001c58:	4699      	mov	r9, r3
 8001c5a:	4663      	mov	r3, ip
 8001c5c:	435c      	muls	r4, r3
 8001c5e:	436b      	muls	r3, r5
 8001c60:	469c      	mov	ip, r3
 8001c62:	464b      	mov	r3, r9
 8001c64:	0c1b      	lsrs	r3, r3, #16
 8001c66:	4698      	mov	r8, r3
 8001c68:	436f      	muls	r7, r5
 8001c6a:	193f      	adds	r7, r7, r4
 8001c6c:	4447      	add	r7, r8
 8001c6e:	4450      	add	r0, sl
 8001c70:	42bc      	cmp	r4, r7
 8001c72:	d903      	bls.n	8001c7c <__aeabi_dmul+0x28c>
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	025b      	lsls	r3, r3, #9
 8001c78:	4698      	mov	r8, r3
 8001c7a:	44c4      	add	ip, r8
 8001c7c:	9b04      	ldr	r3, [sp, #16]
 8001c7e:	9d00      	ldr	r5, [sp, #0]
 8001c80:	4698      	mov	r8, r3
 8001c82:	4445      	add	r5, r8
 8001c84:	42b5      	cmp	r5, r6
 8001c86:	41b6      	sbcs	r6, r6
 8001c88:	4273      	negs	r3, r6
 8001c8a:	4698      	mov	r8, r3
 8001c8c:	464b      	mov	r3, r9
 8001c8e:	041e      	lsls	r6, r3, #16
 8001c90:	9b05      	ldr	r3, [sp, #20]
 8001c92:	043c      	lsls	r4, r7, #16
 8001c94:	4699      	mov	r9, r3
 8001c96:	0c36      	lsrs	r6, r6, #16
 8001c98:	19a4      	adds	r4, r4, r6
 8001c9a:	444c      	add	r4, r9
 8001c9c:	46a1      	mov	r9, r4
 8001c9e:	4683      	mov	fp, r0
 8001ca0:	186e      	adds	r6, r5, r1
 8001ca2:	44c1      	add	r9, r8
 8001ca4:	428e      	cmp	r6, r1
 8001ca6:	4189      	sbcs	r1, r1
 8001ca8:	44cb      	add	fp, r9
 8001caa:	465d      	mov	r5, fp
 8001cac:	4249      	negs	r1, r1
 8001cae:	186d      	adds	r5, r5, r1
 8001cb0:	429c      	cmp	r4, r3
 8001cb2:	41a4      	sbcs	r4, r4
 8001cb4:	45c1      	cmp	r9, r8
 8001cb6:	419b      	sbcs	r3, r3
 8001cb8:	4583      	cmp	fp, r0
 8001cba:	4180      	sbcs	r0, r0
 8001cbc:	428d      	cmp	r5, r1
 8001cbe:	4189      	sbcs	r1, r1
 8001cc0:	425b      	negs	r3, r3
 8001cc2:	4264      	negs	r4, r4
 8001cc4:	431c      	orrs	r4, r3
 8001cc6:	4240      	negs	r0, r0
 8001cc8:	9b03      	ldr	r3, [sp, #12]
 8001cca:	4249      	negs	r1, r1
 8001ccc:	4301      	orrs	r1, r0
 8001cce:	0270      	lsls	r0, r6, #9
 8001cd0:	0c3f      	lsrs	r7, r7, #16
 8001cd2:	4318      	orrs	r0, r3
 8001cd4:	19e4      	adds	r4, r4, r7
 8001cd6:	1e47      	subs	r7, r0, #1
 8001cd8:	41b8      	sbcs	r0, r7
 8001cda:	1864      	adds	r4, r4, r1
 8001cdc:	4464      	add	r4, ip
 8001cde:	0df6      	lsrs	r6, r6, #23
 8001ce0:	0261      	lsls	r1, r4, #9
 8001ce2:	4330      	orrs	r0, r6
 8001ce4:	0dec      	lsrs	r4, r5, #23
 8001ce6:	026e      	lsls	r6, r5, #9
 8001ce8:	430c      	orrs	r4, r1
 8001cea:	4330      	orrs	r0, r6
 8001cec:	01c9      	lsls	r1, r1, #7
 8001cee:	d400      	bmi.n	8001cf2 <__aeabi_dmul+0x302>
 8001cf0:	e0f1      	b.n	8001ed6 <__aeabi_dmul+0x4e6>
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	0843      	lsrs	r3, r0, #1
 8001cf6:	4001      	ands	r1, r0
 8001cf8:	430b      	orrs	r3, r1
 8001cfa:	07e0      	lsls	r0, r4, #31
 8001cfc:	4318      	orrs	r0, r3
 8001cfe:	0864      	lsrs	r4, r4, #1
 8001d00:	4915      	ldr	r1, [pc, #84]	; (8001d58 <__aeabi_dmul+0x368>)
 8001d02:	9b02      	ldr	r3, [sp, #8]
 8001d04:	468c      	mov	ip, r1
 8001d06:	4463      	add	r3, ip
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	dc00      	bgt.n	8001d0e <__aeabi_dmul+0x31e>
 8001d0c:	e097      	b.n	8001e3e <__aeabi_dmul+0x44e>
 8001d0e:	0741      	lsls	r1, r0, #29
 8001d10:	d009      	beq.n	8001d26 <__aeabi_dmul+0x336>
 8001d12:	210f      	movs	r1, #15
 8001d14:	4001      	ands	r1, r0
 8001d16:	2904      	cmp	r1, #4
 8001d18:	d005      	beq.n	8001d26 <__aeabi_dmul+0x336>
 8001d1a:	1d01      	adds	r1, r0, #4
 8001d1c:	4281      	cmp	r1, r0
 8001d1e:	4180      	sbcs	r0, r0
 8001d20:	4240      	negs	r0, r0
 8001d22:	1824      	adds	r4, r4, r0
 8001d24:	0008      	movs	r0, r1
 8001d26:	01e1      	lsls	r1, r4, #7
 8001d28:	d506      	bpl.n	8001d38 <__aeabi_dmul+0x348>
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	00c9      	lsls	r1, r1, #3
 8001d2e:	468c      	mov	ip, r1
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <__aeabi_dmul+0x36c>)
 8001d32:	401c      	ands	r4, r3
 8001d34:	9b02      	ldr	r3, [sp, #8]
 8001d36:	4463      	add	r3, ip
 8001d38:	4909      	ldr	r1, [pc, #36]	; (8001d60 <__aeabi_dmul+0x370>)
 8001d3a:	428b      	cmp	r3, r1
 8001d3c:	dd00      	ble.n	8001d40 <__aeabi_dmul+0x350>
 8001d3e:	e710      	b.n	8001b62 <__aeabi_dmul+0x172>
 8001d40:	0761      	lsls	r1, r4, #29
 8001d42:	08c5      	lsrs	r5, r0, #3
 8001d44:	0264      	lsls	r4, r4, #9
 8001d46:	055b      	lsls	r3, r3, #21
 8001d48:	430d      	orrs	r5, r1
 8001d4a:	0b24      	lsrs	r4, r4, #12
 8001d4c:	0d5b      	lsrs	r3, r3, #21
 8001d4e:	e6c1      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001d50:	000007ff 	.word	0x000007ff
 8001d54:	fffffc01 	.word	0xfffffc01
 8001d58:	000003ff 	.word	0x000003ff
 8001d5c:	feffffff 	.word	0xfeffffff
 8001d60:	000007fe 	.word	0x000007fe
 8001d64:	464b      	mov	r3, r9
 8001d66:	4323      	orrs	r3, r4
 8001d68:	d059      	beq.n	8001e1e <__aeabi_dmul+0x42e>
 8001d6a:	2c00      	cmp	r4, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dmul+0x380>
 8001d6e:	e0a3      	b.n	8001eb8 <__aeabi_dmul+0x4c8>
 8001d70:	0020      	movs	r0, r4
 8001d72:	f000 fdb1 	bl	80028d8 <__clzsi2>
 8001d76:	0001      	movs	r1, r0
 8001d78:	0003      	movs	r3, r0
 8001d7a:	390b      	subs	r1, #11
 8001d7c:	221d      	movs	r2, #29
 8001d7e:	1a52      	subs	r2, r2, r1
 8001d80:	4649      	mov	r1, r9
 8001d82:	0018      	movs	r0, r3
 8001d84:	40d1      	lsrs	r1, r2
 8001d86:	464a      	mov	r2, r9
 8001d88:	3808      	subs	r0, #8
 8001d8a:	4082      	lsls	r2, r0
 8001d8c:	4084      	lsls	r4, r0
 8001d8e:	0010      	movs	r0, r2
 8001d90:	430c      	orrs	r4, r1
 8001d92:	4a74      	ldr	r2, [pc, #464]	; (8001f64 <__aeabi_dmul+0x574>)
 8001d94:	1aeb      	subs	r3, r5, r3
 8001d96:	4694      	mov	ip, r2
 8001d98:	4642      	mov	r2, r8
 8001d9a:	4463      	add	r3, ip
 8001d9c:	9301      	str	r3, [sp, #4]
 8001d9e:	9b01      	ldr	r3, [sp, #4]
 8001da0:	407a      	eors	r2, r7
 8001da2:	3301      	adds	r3, #1
 8001da4:	2100      	movs	r1, #0
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	9302      	str	r3, [sp, #8]
 8001daa:	2e0a      	cmp	r6, #10
 8001dac:	dd00      	ble.n	8001db0 <__aeabi_dmul+0x3c0>
 8001dae:	e667      	b.n	8001a80 <__aeabi_dmul+0x90>
 8001db0:	e683      	b.n	8001aba <__aeabi_dmul+0xca>
 8001db2:	465b      	mov	r3, fp
 8001db4:	4303      	orrs	r3, r0
 8001db6:	469a      	mov	sl, r3
 8001db8:	d02a      	beq.n	8001e10 <__aeabi_dmul+0x420>
 8001dba:	465b      	mov	r3, fp
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d06d      	beq.n	8001e9c <__aeabi_dmul+0x4ac>
 8001dc0:	4658      	mov	r0, fp
 8001dc2:	f000 fd89 	bl	80028d8 <__clzsi2>
 8001dc6:	0001      	movs	r1, r0
 8001dc8:	0003      	movs	r3, r0
 8001dca:	390b      	subs	r1, #11
 8001dcc:	221d      	movs	r2, #29
 8001dce:	1a52      	subs	r2, r2, r1
 8001dd0:	0021      	movs	r1, r4
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	465d      	mov	r5, fp
 8001dd6:	40d1      	lsrs	r1, r2
 8001dd8:	3808      	subs	r0, #8
 8001dda:	4085      	lsls	r5, r0
 8001ddc:	000a      	movs	r2, r1
 8001dde:	4084      	lsls	r4, r0
 8001de0:	432a      	orrs	r2, r5
 8001de2:	4693      	mov	fp, r2
 8001de4:	46a2      	mov	sl, r4
 8001de6:	4d5f      	ldr	r5, [pc, #380]	; (8001f64 <__aeabi_dmul+0x574>)
 8001de8:	2600      	movs	r6, #0
 8001dea:	1aed      	subs	r5, r5, r3
 8001dec:	2300      	movs	r3, #0
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	e625      	b.n	8001a3e <__aeabi_dmul+0x4e>
 8001df2:	465b      	mov	r3, fp
 8001df4:	4303      	orrs	r3, r0
 8001df6:	469a      	mov	sl, r3
 8001df8:	d105      	bne.n	8001e06 <__aeabi_dmul+0x416>
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	469b      	mov	fp, r3
 8001dfe:	3302      	adds	r3, #2
 8001e00:	2608      	movs	r6, #8
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	e61b      	b.n	8001a3e <__aeabi_dmul+0x4e>
 8001e06:	2303      	movs	r3, #3
 8001e08:	4682      	mov	sl, r0
 8001e0a:	260c      	movs	r6, #12
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	e616      	b.n	8001a3e <__aeabi_dmul+0x4e>
 8001e10:	2300      	movs	r3, #0
 8001e12:	469b      	mov	fp, r3
 8001e14:	3301      	adds	r3, #1
 8001e16:	2604      	movs	r6, #4
 8001e18:	2500      	movs	r5, #0
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	e60f      	b.n	8001a3e <__aeabi_dmul+0x4e>
 8001e1e:	4642      	mov	r2, r8
 8001e20:	3301      	adds	r3, #1
 8001e22:	9501      	str	r5, [sp, #4]
 8001e24:	431e      	orrs	r6, r3
 8001e26:	9b01      	ldr	r3, [sp, #4]
 8001e28:	407a      	eors	r2, r7
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	2400      	movs	r4, #0
 8001e2e:	2000      	movs	r0, #0
 8001e30:	2101      	movs	r1, #1
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	9302      	str	r3, [sp, #8]
 8001e36:	2e0a      	cmp	r6, #10
 8001e38:	dd00      	ble.n	8001e3c <__aeabi_dmul+0x44c>
 8001e3a:	e621      	b.n	8001a80 <__aeabi_dmul+0x90>
 8001e3c:	e63d      	b.n	8001aba <__aeabi_dmul+0xca>
 8001e3e:	2101      	movs	r1, #1
 8001e40:	1ac9      	subs	r1, r1, r3
 8001e42:	2938      	cmp	r1, #56	; 0x38
 8001e44:	dd00      	ble.n	8001e48 <__aeabi_dmul+0x458>
 8001e46:	e642      	b.n	8001ace <__aeabi_dmul+0xde>
 8001e48:	291f      	cmp	r1, #31
 8001e4a:	dd47      	ble.n	8001edc <__aeabi_dmul+0x4ec>
 8001e4c:	261f      	movs	r6, #31
 8001e4e:	0025      	movs	r5, r4
 8001e50:	4276      	negs	r6, r6
 8001e52:	1af3      	subs	r3, r6, r3
 8001e54:	40dd      	lsrs	r5, r3
 8001e56:	002b      	movs	r3, r5
 8001e58:	2920      	cmp	r1, #32
 8001e5a:	d005      	beq.n	8001e68 <__aeabi_dmul+0x478>
 8001e5c:	4942      	ldr	r1, [pc, #264]	; (8001f68 <__aeabi_dmul+0x578>)
 8001e5e:	9d02      	ldr	r5, [sp, #8]
 8001e60:	468c      	mov	ip, r1
 8001e62:	4465      	add	r5, ip
 8001e64:	40ac      	lsls	r4, r5
 8001e66:	4320      	orrs	r0, r4
 8001e68:	1e41      	subs	r1, r0, #1
 8001e6a:	4188      	sbcs	r0, r1
 8001e6c:	4318      	orrs	r0, r3
 8001e6e:	2307      	movs	r3, #7
 8001e70:	001d      	movs	r5, r3
 8001e72:	2400      	movs	r4, #0
 8001e74:	4005      	ands	r5, r0
 8001e76:	4203      	tst	r3, r0
 8001e78:	d04a      	beq.n	8001f10 <__aeabi_dmul+0x520>
 8001e7a:	230f      	movs	r3, #15
 8001e7c:	2400      	movs	r4, #0
 8001e7e:	4003      	ands	r3, r0
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d042      	beq.n	8001f0a <__aeabi_dmul+0x51a>
 8001e84:	1d03      	adds	r3, r0, #4
 8001e86:	4283      	cmp	r3, r0
 8001e88:	4180      	sbcs	r0, r0
 8001e8a:	4240      	negs	r0, r0
 8001e8c:	1824      	adds	r4, r4, r0
 8001e8e:	0018      	movs	r0, r3
 8001e90:	0223      	lsls	r3, r4, #8
 8001e92:	d53a      	bpl.n	8001f0a <__aeabi_dmul+0x51a>
 8001e94:	2301      	movs	r3, #1
 8001e96:	2400      	movs	r4, #0
 8001e98:	2500      	movs	r5, #0
 8001e9a:	e61b      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001e9c:	f000 fd1c 	bl	80028d8 <__clzsi2>
 8001ea0:	0001      	movs	r1, r0
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	3115      	adds	r1, #21
 8001ea6:	3320      	adds	r3, #32
 8001ea8:	291c      	cmp	r1, #28
 8001eaa:	dd8f      	ble.n	8001dcc <__aeabi_dmul+0x3dc>
 8001eac:	3808      	subs	r0, #8
 8001eae:	2200      	movs	r2, #0
 8001eb0:	4084      	lsls	r4, r0
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	46a3      	mov	fp, r4
 8001eb6:	e796      	b.n	8001de6 <__aeabi_dmul+0x3f6>
 8001eb8:	f000 fd0e 	bl	80028d8 <__clzsi2>
 8001ebc:	0001      	movs	r1, r0
 8001ebe:	0003      	movs	r3, r0
 8001ec0:	3115      	adds	r1, #21
 8001ec2:	3320      	adds	r3, #32
 8001ec4:	291c      	cmp	r1, #28
 8001ec6:	dc00      	bgt.n	8001eca <__aeabi_dmul+0x4da>
 8001ec8:	e758      	b.n	8001d7c <__aeabi_dmul+0x38c>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	464c      	mov	r4, r9
 8001ece:	3a08      	subs	r2, #8
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	4094      	lsls	r4, r2
 8001ed4:	e75d      	b.n	8001d92 <__aeabi_dmul+0x3a2>
 8001ed6:	9b01      	ldr	r3, [sp, #4]
 8001ed8:	9302      	str	r3, [sp, #8]
 8001eda:	e711      	b.n	8001d00 <__aeabi_dmul+0x310>
 8001edc:	4b23      	ldr	r3, [pc, #140]	; (8001f6c <__aeabi_dmul+0x57c>)
 8001ede:	0026      	movs	r6, r4
 8001ee0:	469c      	mov	ip, r3
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	9d02      	ldr	r5, [sp, #8]
 8001ee6:	40cb      	lsrs	r3, r1
 8001ee8:	4465      	add	r5, ip
 8001eea:	40ae      	lsls	r6, r5
 8001eec:	431e      	orrs	r6, r3
 8001eee:	0003      	movs	r3, r0
 8001ef0:	40ab      	lsls	r3, r5
 8001ef2:	1e58      	subs	r0, r3, #1
 8001ef4:	4183      	sbcs	r3, r0
 8001ef6:	0030      	movs	r0, r6
 8001ef8:	4318      	orrs	r0, r3
 8001efa:	40cc      	lsrs	r4, r1
 8001efc:	0743      	lsls	r3, r0, #29
 8001efe:	d0c7      	beq.n	8001e90 <__aeabi_dmul+0x4a0>
 8001f00:	230f      	movs	r3, #15
 8001f02:	4003      	ands	r3, r0
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d1bd      	bne.n	8001e84 <__aeabi_dmul+0x494>
 8001f08:	e7c2      	b.n	8001e90 <__aeabi_dmul+0x4a0>
 8001f0a:	0765      	lsls	r5, r4, #29
 8001f0c:	0264      	lsls	r4, r4, #9
 8001f0e:	0b24      	lsrs	r4, r4, #12
 8001f10:	08c0      	lsrs	r0, r0, #3
 8001f12:	2300      	movs	r3, #0
 8001f14:	4305      	orrs	r5, r0
 8001f16:	e5dd      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001f18:	2500      	movs	r5, #0
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	2e0f      	cmp	r6, #15
 8001f1e:	d10c      	bne.n	8001f3a <__aeabi_dmul+0x54a>
 8001f20:	2480      	movs	r4, #128	; 0x80
 8001f22:	465b      	mov	r3, fp
 8001f24:	0324      	lsls	r4, r4, #12
 8001f26:	4223      	tst	r3, r4
 8001f28:	d00e      	beq.n	8001f48 <__aeabi_dmul+0x558>
 8001f2a:	4221      	tst	r1, r4
 8001f2c:	d10c      	bne.n	8001f48 <__aeabi_dmul+0x558>
 8001f2e:	430c      	orrs	r4, r1
 8001f30:	0324      	lsls	r4, r4, #12
 8001f32:	003a      	movs	r2, r7
 8001f34:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <__aeabi_dmul+0x580>)
 8001f36:	0b24      	lsrs	r4, r4, #12
 8001f38:	e5cc      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001f3a:	2e0b      	cmp	r6, #11
 8001f3c:	d000      	beq.n	8001f40 <__aeabi_dmul+0x550>
 8001f3e:	e5a2      	b.n	8001a86 <__aeabi_dmul+0x96>
 8001f40:	468b      	mov	fp, r1
 8001f42:	46aa      	mov	sl, r5
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	e5f7      	b.n	8001b38 <__aeabi_dmul+0x148>
 8001f48:	2480      	movs	r4, #128	; 0x80
 8001f4a:	465b      	mov	r3, fp
 8001f4c:	0324      	lsls	r4, r4, #12
 8001f4e:	431c      	orrs	r4, r3
 8001f50:	0324      	lsls	r4, r4, #12
 8001f52:	4642      	mov	r2, r8
 8001f54:	4655      	mov	r5, sl
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <__aeabi_dmul+0x580>)
 8001f58:	0b24      	lsrs	r4, r4, #12
 8001f5a:	e5bb      	b.n	8001ad4 <__aeabi_dmul+0xe4>
 8001f5c:	464d      	mov	r5, r9
 8001f5e:	0021      	movs	r1, r4
 8001f60:	2303      	movs	r3, #3
 8001f62:	e7db      	b.n	8001f1c <__aeabi_dmul+0x52c>
 8001f64:	fffffc0d 	.word	0xfffffc0d
 8001f68:	0000043e 	.word	0x0000043e
 8001f6c:	0000041e 	.word	0x0000041e
 8001f70:	000007ff 	.word	0x000007ff

08001f74 <__aeabi_dsub>:
 8001f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f76:	4657      	mov	r7, sl
 8001f78:	464e      	mov	r6, r9
 8001f7a:	4645      	mov	r5, r8
 8001f7c:	46de      	mov	lr, fp
 8001f7e:	b5e0      	push	{r5, r6, r7, lr}
 8001f80:	000d      	movs	r5, r1
 8001f82:	0004      	movs	r4, r0
 8001f84:	0019      	movs	r1, r3
 8001f86:	0010      	movs	r0, r2
 8001f88:	032b      	lsls	r3, r5, #12
 8001f8a:	0a5b      	lsrs	r3, r3, #9
 8001f8c:	0f62      	lsrs	r2, r4, #29
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	00e3      	lsls	r3, r4, #3
 8001f92:	030c      	lsls	r4, r1, #12
 8001f94:	0a64      	lsrs	r4, r4, #9
 8001f96:	0f47      	lsrs	r7, r0, #29
 8001f98:	4327      	orrs	r7, r4
 8001f9a:	4cd0      	ldr	r4, [pc, #832]	; (80022dc <__aeabi_dsub+0x368>)
 8001f9c:	006e      	lsls	r6, r5, #1
 8001f9e:	4691      	mov	r9, r2
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	004a      	lsls	r2, r1, #1
 8001fa4:	00c0      	lsls	r0, r0, #3
 8001fa6:	4698      	mov	r8, r3
 8001fa8:	46a2      	mov	sl, r4
 8001faa:	0d76      	lsrs	r6, r6, #21
 8001fac:	0fed      	lsrs	r5, r5, #31
 8001fae:	0d52      	lsrs	r2, r2, #21
 8001fb0:	0fc9      	lsrs	r1, r1, #31
 8001fb2:	9001      	str	r0, [sp, #4]
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x46>
 8001fb8:	e0b9      	b.n	800212e <__aeabi_dsub+0x1ba>
 8001fba:	2401      	movs	r4, #1
 8001fbc:	4061      	eors	r1, r4
 8001fbe:	468b      	mov	fp, r1
 8001fc0:	428d      	cmp	r5, r1
 8001fc2:	d100      	bne.n	8001fc6 <__aeabi_dsub+0x52>
 8001fc4:	e08d      	b.n	80020e2 <__aeabi_dsub+0x16e>
 8001fc6:	1ab4      	subs	r4, r6, r2
 8001fc8:	46a4      	mov	ip, r4
 8001fca:	2c00      	cmp	r4, #0
 8001fcc:	dc00      	bgt.n	8001fd0 <__aeabi_dsub+0x5c>
 8001fce:	e0b7      	b.n	8002140 <__aeabi_dsub+0x1cc>
 8001fd0:	2a00      	cmp	r2, #0
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_dsub+0x62>
 8001fd4:	e0cb      	b.n	800216e <__aeabi_dsub+0x1fa>
 8001fd6:	4ac1      	ldr	r2, [pc, #772]	; (80022dc <__aeabi_dsub+0x368>)
 8001fd8:	4296      	cmp	r6, r2
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x6a>
 8001fdc:	e186      	b.n	80022ec <__aeabi_dsub+0x378>
 8001fde:	2280      	movs	r2, #128	; 0x80
 8001fe0:	0412      	lsls	r2, r2, #16
 8001fe2:	4317      	orrs	r7, r2
 8001fe4:	4662      	mov	r2, ip
 8001fe6:	2a38      	cmp	r2, #56	; 0x38
 8001fe8:	dd00      	ble.n	8001fec <__aeabi_dsub+0x78>
 8001fea:	e1a4      	b.n	8002336 <__aeabi_dsub+0x3c2>
 8001fec:	2a1f      	cmp	r2, #31
 8001fee:	dd00      	ble.n	8001ff2 <__aeabi_dsub+0x7e>
 8001ff0:	e21d      	b.n	800242e <__aeabi_dsub+0x4ba>
 8001ff2:	4661      	mov	r1, ip
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	003c      	movs	r4, r7
 8001ff8:	1a52      	subs	r2, r2, r1
 8001ffa:	0001      	movs	r1, r0
 8001ffc:	4090      	lsls	r0, r2
 8001ffe:	4094      	lsls	r4, r2
 8002000:	1e42      	subs	r2, r0, #1
 8002002:	4190      	sbcs	r0, r2
 8002004:	4662      	mov	r2, ip
 8002006:	46a0      	mov	r8, r4
 8002008:	4664      	mov	r4, ip
 800200a:	40d7      	lsrs	r7, r2
 800200c:	464a      	mov	r2, r9
 800200e:	40e1      	lsrs	r1, r4
 8002010:	4644      	mov	r4, r8
 8002012:	1bd2      	subs	r2, r2, r7
 8002014:	4691      	mov	r9, r2
 8002016:	430c      	orrs	r4, r1
 8002018:	4304      	orrs	r4, r0
 800201a:	1b1c      	subs	r4, r3, r4
 800201c:	42a3      	cmp	r3, r4
 800201e:	4192      	sbcs	r2, r2
 8002020:	464b      	mov	r3, r9
 8002022:	4252      	negs	r2, r2
 8002024:	1a9b      	subs	r3, r3, r2
 8002026:	469a      	mov	sl, r3
 8002028:	4653      	mov	r3, sl
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	d400      	bmi.n	8002030 <__aeabi_dsub+0xbc>
 800202e:	e12b      	b.n	8002288 <__aeabi_dsub+0x314>
 8002030:	4653      	mov	r3, sl
 8002032:	025a      	lsls	r2, r3, #9
 8002034:	0a53      	lsrs	r3, r2, #9
 8002036:	469a      	mov	sl, r3
 8002038:	4653      	mov	r3, sl
 800203a:	2b00      	cmp	r3, #0
 800203c:	d100      	bne.n	8002040 <__aeabi_dsub+0xcc>
 800203e:	e166      	b.n	800230e <__aeabi_dsub+0x39a>
 8002040:	4650      	mov	r0, sl
 8002042:	f000 fc49 	bl	80028d8 <__clzsi2>
 8002046:	0003      	movs	r3, r0
 8002048:	3b08      	subs	r3, #8
 800204a:	2220      	movs	r2, #32
 800204c:	0020      	movs	r0, r4
 800204e:	1ad2      	subs	r2, r2, r3
 8002050:	4651      	mov	r1, sl
 8002052:	40d0      	lsrs	r0, r2
 8002054:	4099      	lsls	r1, r3
 8002056:	0002      	movs	r2, r0
 8002058:	409c      	lsls	r4, r3
 800205a:	430a      	orrs	r2, r1
 800205c:	429e      	cmp	r6, r3
 800205e:	dd00      	ble.n	8002062 <__aeabi_dsub+0xee>
 8002060:	e164      	b.n	800232c <__aeabi_dsub+0x3b8>
 8002062:	1b9b      	subs	r3, r3, r6
 8002064:	1c59      	adds	r1, r3, #1
 8002066:	291f      	cmp	r1, #31
 8002068:	dd00      	ble.n	800206c <__aeabi_dsub+0xf8>
 800206a:	e0fe      	b.n	800226a <__aeabi_dsub+0x2f6>
 800206c:	2320      	movs	r3, #32
 800206e:	0010      	movs	r0, r2
 8002070:	0026      	movs	r6, r4
 8002072:	1a5b      	subs	r3, r3, r1
 8002074:	409c      	lsls	r4, r3
 8002076:	4098      	lsls	r0, r3
 8002078:	40ce      	lsrs	r6, r1
 800207a:	40ca      	lsrs	r2, r1
 800207c:	1e63      	subs	r3, r4, #1
 800207e:	419c      	sbcs	r4, r3
 8002080:	4330      	orrs	r0, r6
 8002082:	4692      	mov	sl, r2
 8002084:	2600      	movs	r6, #0
 8002086:	4304      	orrs	r4, r0
 8002088:	0763      	lsls	r3, r4, #29
 800208a:	d009      	beq.n	80020a0 <__aeabi_dsub+0x12c>
 800208c:	230f      	movs	r3, #15
 800208e:	4023      	ands	r3, r4
 8002090:	2b04      	cmp	r3, #4
 8002092:	d005      	beq.n	80020a0 <__aeabi_dsub+0x12c>
 8002094:	1d23      	adds	r3, r4, #4
 8002096:	42a3      	cmp	r3, r4
 8002098:	41a4      	sbcs	r4, r4
 800209a:	4264      	negs	r4, r4
 800209c:	44a2      	add	sl, r4
 800209e:	001c      	movs	r4, r3
 80020a0:	4653      	mov	r3, sl
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	d400      	bmi.n	80020a8 <__aeabi_dsub+0x134>
 80020a6:	e0f2      	b.n	800228e <__aeabi_dsub+0x31a>
 80020a8:	4b8c      	ldr	r3, [pc, #560]	; (80022dc <__aeabi_dsub+0x368>)
 80020aa:	3601      	adds	r6, #1
 80020ac:	429e      	cmp	r6, r3
 80020ae:	d100      	bne.n	80020b2 <__aeabi_dsub+0x13e>
 80020b0:	e10f      	b.n	80022d2 <__aeabi_dsub+0x35e>
 80020b2:	4653      	mov	r3, sl
 80020b4:	498a      	ldr	r1, [pc, #552]	; (80022e0 <__aeabi_dsub+0x36c>)
 80020b6:	08e4      	lsrs	r4, r4, #3
 80020b8:	400b      	ands	r3, r1
 80020ba:	0019      	movs	r1, r3
 80020bc:	075b      	lsls	r3, r3, #29
 80020be:	4323      	orrs	r3, r4
 80020c0:	0572      	lsls	r2, r6, #21
 80020c2:	024c      	lsls	r4, r1, #9
 80020c4:	0b24      	lsrs	r4, r4, #12
 80020c6:	0d52      	lsrs	r2, r2, #21
 80020c8:	0512      	lsls	r2, r2, #20
 80020ca:	4322      	orrs	r2, r4
 80020cc:	07ed      	lsls	r5, r5, #31
 80020ce:	432a      	orrs	r2, r5
 80020d0:	0018      	movs	r0, r3
 80020d2:	0011      	movs	r1, r2
 80020d4:	b003      	add	sp, #12
 80020d6:	bcf0      	pop	{r4, r5, r6, r7}
 80020d8:	46bb      	mov	fp, r7
 80020da:	46b2      	mov	sl, r6
 80020dc:	46a9      	mov	r9, r5
 80020de:	46a0      	mov	r8, r4
 80020e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020e2:	1ab4      	subs	r4, r6, r2
 80020e4:	46a4      	mov	ip, r4
 80020e6:	2c00      	cmp	r4, #0
 80020e8:	dd59      	ble.n	800219e <__aeabi_dsub+0x22a>
 80020ea:	2a00      	cmp	r2, #0
 80020ec:	d100      	bne.n	80020f0 <__aeabi_dsub+0x17c>
 80020ee:	e0b0      	b.n	8002252 <__aeabi_dsub+0x2de>
 80020f0:	4556      	cmp	r6, sl
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dsub+0x182>
 80020f4:	e0fa      	b.n	80022ec <__aeabi_dsub+0x378>
 80020f6:	2280      	movs	r2, #128	; 0x80
 80020f8:	0412      	lsls	r2, r2, #16
 80020fa:	4317      	orrs	r7, r2
 80020fc:	4662      	mov	r2, ip
 80020fe:	2a38      	cmp	r2, #56	; 0x38
 8002100:	dd00      	ble.n	8002104 <__aeabi_dsub+0x190>
 8002102:	e0d4      	b.n	80022ae <__aeabi_dsub+0x33a>
 8002104:	2a1f      	cmp	r2, #31
 8002106:	dc00      	bgt.n	800210a <__aeabi_dsub+0x196>
 8002108:	e1c0      	b.n	800248c <__aeabi_dsub+0x518>
 800210a:	0039      	movs	r1, r7
 800210c:	3a20      	subs	r2, #32
 800210e:	40d1      	lsrs	r1, r2
 8002110:	4662      	mov	r2, ip
 8002112:	2a20      	cmp	r2, #32
 8002114:	d006      	beq.n	8002124 <__aeabi_dsub+0x1b0>
 8002116:	4664      	mov	r4, ip
 8002118:	2240      	movs	r2, #64	; 0x40
 800211a:	1b12      	subs	r2, r2, r4
 800211c:	003c      	movs	r4, r7
 800211e:	4094      	lsls	r4, r2
 8002120:	4304      	orrs	r4, r0
 8002122:	9401      	str	r4, [sp, #4]
 8002124:	9c01      	ldr	r4, [sp, #4]
 8002126:	1e62      	subs	r2, r4, #1
 8002128:	4194      	sbcs	r4, r2
 800212a:	430c      	orrs	r4, r1
 800212c:	e0c3      	b.n	80022b6 <__aeabi_dsub+0x342>
 800212e:	003c      	movs	r4, r7
 8002130:	4304      	orrs	r4, r0
 8002132:	d02b      	beq.n	800218c <__aeabi_dsub+0x218>
 8002134:	468b      	mov	fp, r1
 8002136:	428d      	cmp	r5, r1
 8002138:	d02e      	beq.n	8002198 <__aeabi_dsub+0x224>
 800213a:	4c6a      	ldr	r4, [pc, #424]	; (80022e4 <__aeabi_dsub+0x370>)
 800213c:	46a4      	mov	ip, r4
 800213e:	44b4      	add	ip, r6
 8002140:	4664      	mov	r4, ip
 8002142:	2c00      	cmp	r4, #0
 8002144:	d05f      	beq.n	8002206 <__aeabi_dsub+0x292>
 8002146:	1b94      	subs	r4, r2, r6
 8002148:	46a4      	mov	ip, r4
 800214a:	2e00      	cmp	r6, #0
 800214c:	d000      	beq.n	8002150 <__aeabi_dsub+0x1dc>
 800214e:	e120      	b.n	8002392 <__aeabi_dsub+0x41e>
 8002150:	464c      	mov	r4, r9
 8002152:	431c      	orrs	r4, r3
 8002154:	d100      	bne.n	8002158 <__aeabi_dsub+0x1e4>
 8002156:	e1c7      	b.n	80024e8 <__aeabi_dsub+0x574>
 8002158:	4661      	mov	r1, ip
 800215a:	1e4c      	subs	r4, r1, #1
 800215c:	2901      	cmp	r1, #1
 800215e:	d100      	bne.n	8002162 <__aeabi_dsub+0x1ee>
 8002160:	e223      	b.n	80025aa <__aeabi_dsub+0x636>
 8002162:	4d5e      	ldr	r5, [pc, #376]	; (80022dc <__aeabi_dsub+0x368>)
 8002164:	45ac      	cmp	ip, r5
 8002166:	d100      	bne.n	800216a <__aeabi_dsub+0x1f6>
 8002168:	e1d8      	b.n	800251c <__aeabi_dsub+0x5a8>
 800216a:	46a4      	mov	ip, r4
 800216c:	e11a      	b.n	80023a4 <__aeabi_dsub+0x430>
 800216e:	003a      	movs	r2, r7
 8002170:	4302      	orrs	r2, r0
 8002172:	d100      	bne.n	8002176 <__aeabi_dsub+0x202>
 8002174:	e0e4      	b.n	8002340 <__aeabi_dsub+0x3cc>
 8002176:	0022      	movs	r2, r4
 8002178:	3a01      	subs	r2, #1
 800217a:	2c01      	cmp	r4, #1
 800217c:	d100      	bne.n	8002180 <__aeabi_dsub+0x20c>
 800217e:	e1c3      	b.n	8002508 <__aeabi_dsub+0x594>
 8002180:	4956      	ldr	r1, [pc, #344]	; (80022dc <__aeabi_dsub+0x368>)
 8002182:	428c      	cmp	r4, r1
 8002184:	d100      	bne.n	8002188 <__aeabi_dsub+0x214>
 8002186:	e0b1      	b.n	80022ec <__aeabi_dsub+0x378>
 8002188:	4694      	mov	ip, r2
 800218a:	e72b      	b.n	8001fe4 <__aeabi_dsub+0x70>
 800218c:	2401      	movs	r4, #1
 800218e:	4061      	eors	r1, r4
 8002190:	468b      	mov	fp, r1
 8002192:	428d      	cmp	r5, r1
 8002194:	d000      	beq.n	8002198 <__aeabi_dsub+0x224>
 8002196:	e716      	b.n	8001fc6 <__aeabi_dsub+0x52>
 8002198:	4952      	ldr	r1, [pc, #328]	; (80022e4 <__aeabi_dsub+0x370>)
 800219a:	468c      	mov	ip, r1
 800219c:	44b4      	add	ip, r6
 800219e:	4664      	mov	r4, ip
 80021a0:	2c00      	cmp	r4, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x232>
 80021a4:	e0d3      	b.n	800234e <__aeabi_dsub+0x3da>
 80021a6:	1b91      	subs	r1, r2, r6
 80021a8:	468c      	mov	ip, r1
 80021aa:	2e00      	cmp	r6, #0
 80021ac:	d100      	bne.n	80021b0 <__aeabi_dsub+0x23c>
 80021ae:	e15e      	b.n	800246e <__aeabi_dsub+0x4fa>
 80021b0:	494a      	ldr	r1, [pc, #296]	; (80022dc <__aeabi_dsub+0x368>)
 80021b2:	428a      	cmp	r2, r1
 80021b4:	d100      	bne.n	80021b8 <__aeabi_dsub+0x244>
 80021b6:	e1be      	b.n	8002536 <__aeabi_dsub+0x5c2>
 80021b8:	2180      	movs	r1, #128	; 0x80
 80021ba:	464c      	mov	r4, r9
 80021bc:	0409      	lsls	r1, r1, #16
 80021be:	430c      	orrs	r4, r1
 80021c0:	46a1      	mov	r9, r4
 80021c2:	4661      	mov	r1, ip
 80021c4:	2938      	cmp	r1, #56	; 0x38
 80021c6:	dd00      	ble.n	80021ca <__aeabi_dsub+0x256>
 80021c8:	e1ba      	b.n	8002540 <__aeabi_dsub+0x5cc>
 80021ca:	291f      	cmp	r1, #31
 80021cc:	dd00      	ble.n	80021d0 <__aeabi_dsub+0x25c>
 80021ce:	e227      	b.n	8002620 <__aeabi_dsub+0x6ac>
 80021d0:	2420      	movs	r4, #32
 80021d2:	1a64      	subs	r4, r4, r1
 80021d4:	4649      	mov	r1, r9
 80021d6:	40a1      	lsls	r1, r4
 80021d8:	001e      	movs	r6, r3
 80021da:	4688      	mov	r8, r1
 80021dc:	4661      	mov	r1, ip
 80021de:	40a3      	lsls	r3, r4
 80021e0:	40ce      	lsrs	r6, r1
 80021e2:	4641      	mov	r1, r8
 80021e4:	1e5c      	subs	r4, r3, #1
 80021e6:	41a3      	sbcs	r3, r4
 80021e8:	4331      	orrs	r1, r6
 80021ea:	4319      	orrs	r1, r3
 80021ec:	000c      	movs	r4, r1
 80021ee:	4663      	mov	r3, ip
 80021f0:	4649      	mov	r1, r9
 80021f2:	40d9      	lsrs	r1, r3
 80021f4:	187f      	adds	r7, r7, r1
 80021f6:	1824      	adds	r4, r4, r0
 80021f8:	4284      	cmp	r4, r0
 80021fa:	419b      	sbcs	r3, r3
 80021fc:	425b      	negs	r3, r3
 80021fe:	469a      	mov	sl, r3
 8002200:	0016      	movs	r6, r2
 8002202:	44ba      	add	sl, r7
 8002204:	e05d      	b.n	80022c2 <__aeabi_dsub+0x34e>
 8002206:	4c38      	ldr	r4, [pc, #224]	; (80022e8 <__aeabi_dsub+0x374>)
 8002208:	1c72      	adds	r2, r6, #1
 800220a:	4222      	tst	r2, r4
 800220c:	d000      	beq.n	8002210 <__aeabi_dsub+0x29c>
 800220e:	e0df      	b.n	80023d0 <__aeabi_dsub+0x45c>
 8002210:	464a      	mov	r2, r9
 8002212:	431a      	orrs	r2, r3
 8002214:	2e00      	cmp	r6, #0
 8002216:	d000      	beq.n	800221a <__aeabi_dsub+0x2a6>
 8002218:	e15c      	b.n	80024d4 <__aeabi_dsub+0x560>
 800221a:	2a00      	cmp	r2, #0
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x2ac>
 800221e:	e1cf      	b.n	80025c0 <__aeabi_dsub+0x64c>
 8002220:	003a      	movs	r2, r7
 8002222:	4302      	orrs	r2, r0
 8002224:	d100      	bne.n	8002228 <__aeabi_dsub+0x2b4>
 8002226:	e17f      	b.n	8002528 <__aeabi_dsub+0x5b4>
 8002228:	1a1c      	subs	r4, r3, r0
 800222a:	464a      	mov	r2, r9
 800222c:	42a3      	cmp	r3, r4
 800222e:	4189      	sbcs	r1, r1
 8002230:	1bd2      	subs	r2, r2, r7
 8002232:	4249      	negs	r1, r1
 8002234:	1a52      	subs	r2, r2, r1
 8002236:	4692      	mov	sl, r2
 8002238:	0212      	lsls	r2, r2, #8
 800223a:	d400      	bmi.n	800223e <__aeabi_dsub+0x2ca>
 800223c:	e20a      	b.n	8002654 <__aeabi_dsub+0x6e0>
 800223e:	1ac4      	subs	r4, r0, r3
 8002240:	42a0      	cmp	r0, r4
 8002242:	4180      	sbcs	r0, r0
 8002244:	464b      	mov	r3, r9
 8002246:	4240      	negs	r0, r0
 8002248:	1aff      	subs	r7, r7, r3
 800224a:	1a3b      	subs	r3, r7, r0
 800224c:	469a      	mov	sl, r3
 800224e:	465d      	mov	r5, fp
 8002250:	e71a      	b.n	8002088 <__aeabi_dsub+0x114>
 8002252:	003a      	movs	r2, r7
 8002254:	4302      	orrs	r2, r0
 8002256:	d073      	beq.n	8002340 <__aeabi_dsub+0x3cc>
 8002258:	0022      	movs	r2, r4
 800225a:	3a01      	subs	r2, #1
 800225c:	2c01      	cmp	r4, #1
 800225e:	d100      	bne.n	8002262 <__aeabi_dsub+0x2ee>
 8002260:	e0cb      	b.n	80023fa <__aeabi_dsub+0x486>
 8002262:	4554      	cmp	r4, sl
 8002264:	d042      	beq.n	80022ec <__aeabi_dsub+0x378>
 8002266:	4694      	mov	ip, r2
 8002268:	e748      	b.n	80020fc <__aeabi_dsub+0x188>
 800226a:	0010      	movs	r0, r2
 800226c:	3b1f      	subs	r3, #31
 800226e:	40d8      	lsrs	r0, r3
 8002270:	2920      	cmp	r1, #32
 8002272:	d003      	beq.n	800227c <__aeabi_dsub+0x308>
 8002274:	2340      	movs	r3, #64	; 0x40
 8002276:	1a5b      	subs	r3, r3, r1
 8002278:	409a      	lsls	r2, r3
 800227a:	4314      	orrs	r4, r2
 800227c:	1e63      	subs	r3, r4, #1
 800227e:	419c      	sbcs	r4, r3
 8002280:	2300      	movs	r3, #0
 8002282:	2600      	movs	r6, #0
 8002284:	469a      	mov	sl, r3
 8002286:	4304      	orrs	r4, r0
 8002288:	0763      	lsls	r3, r4, #29
 800228a:	d000      	beq.n	800228e <__aeabi_dsub+0x31a>
 800228c:	e6fe      	b.n	800208c <__aeabi_dsub+0x118>
 800228e:	4652      	mov	r2, sl
 8002290:	08e3      	lsrs	r3, r4, #3
 8002292:	0752      	lsls	r2, r2, #29
 8002294:	4313      	orrs	r3, r2
 8002296:	4652      	mov	r2, sl
 8002298:	46b4      	mov	ip, r6
 800229a:	08d2      	lsrs	r2, r2, #3
 800229c:	490f      	ldr	r1, [pc, #60]	; (80022dc <__aeabi_dsub+0x368>)
 800229e:	458c      	cmp	ip, r1
 80022a0:	d02a      	beq.n	80022f8 <__aeabi_dsub+0x384>
 80022a2:	0312      	lsls	r2, r2, #12
 80022a4:	0b14      	lsrs	r4, r2, #12
 80022a6:	4662      	mov	r2, ip
 80022a8:	0552      	lsls	r2, r2, #21
 80022aa:	0d52      	lsrs	r2, r2, #21
 80022ac:	e70c      	b.n	80020c8 <__aeabi_dsub+0x154>
 80022ae:	003c      	movs	r4, r7
 80022b0:	4304      	orrs	r4, r0
 80022b2:	1e62      	subs	r2, r4, #1
 80022b4:	4194      	sbcs	r4, r2
 80022b6:	18e4      	adds	r4, r4, r3
 80022b8:	429c      	cmp	r4, r3
 80022ba:	4192      	sbcs	r2, r2
 80022bc:	4252      	negs	r2, r2
 80022be:	444a      	add	r2, r9
 80022c0:	4692      	mov	sl, r2
 80022c2:	4653      	mov	r3, sl
 80022c4:	021b      	lsls	r3, r3, #8
 80022c6:	d5df      	bpl.n	8002288 <__aeabi_dsub+0x314>
 80022c8:	4b04      	ldr	r3, [pc, #16]	; (80022dc <__aeabi_dsub+0x368>)
 80022ca:	3601      	adds	r6, #1
 80022cc:	429e      	cmp	r6, r3
 80022ce:	d000      	beq.n	80022d2 <__aeabi_dsub+0x35e>
 80022d0:	e0a0      	b.n	8002414 <__aeabi_dsub+0x4a0>
 80022d2:	0032      	movs	r2, r6
 80022d4:	2400      	movs	r4, #0
 80022d6:	2300      	movs	r3, #0
 80022d8:	e6f6      	b.n	80020c8 <__aeabi_dsub+0x154>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	fffff801 	.word	0xfffff801
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	08db      	lsrs	r3, r3, #3
 80022ee:	464a      	mov	r2, r9
 80022f0:	0752      	lsls	r2, r2, #29
 80022f2:	4313      	orrs	r3, r2
 80022f4:	464a      	mov	r2, r9
 80022f6:	08d2      	lsrs	r2, r2, #3
 80022f8:	0019      	movs	r1, r3
 80022fa:	4311      	orrs	r1, r2
 80022fc:	d100      	bne.n	8002300 <__aeabi_dsub+0x38c>
 80022fe:	e1b5      	b.n	800266c <__aeabi_dsub+0x6f8>
 8002300:	2480      	movs	r4, #128	; 0x80
 8002302:	0324      	lsls	r4, r4, #12
 8002304:	4314      	orrs	r4, r2
 8002306:	0324      	lsls	r4, r4, #12
 8002308:	4ad5      	ldr	r2, [pc, #852]	; (8002660 <__aeabi_dsub+0x6ec>)
 800230a:	0b24      	lsrs	r4, r4, #12
 800230c:	e6dc      	b.n	80020c8 <__aeabi_dsub+0x154>
 800230e:	0020      	movs	r0, r4
 8002310:	f000 fae2 	bl	80028d8 <__clzsi2>
 8002314:	0003      	movs	r3, r0
 8002316:	3318      	adds	r3, #24
 8002318:	2b1f      	cmp	r3, #31
 800231a:	dc00      	bgt.n	800231e <__aeabi_dsub+0x3aa>
 800231c:	e695      	b.n	800204a <__aeabi_dsub+0xd6>
 800231e:	0022      	movs	r2, r4
 8002320:	3808      	subs	r0, #8
 8002322:	4082      	lsls	r2, r0
 8002324:	2400      	movs	r4, #0
 8002326:	429e      	cmp	r6, r3
 8002328:	dc00      	bgt.n	800232c <__aeabi_dsub+0x3b8>
 800232a:	e69a      	b.n	8002062 <__aeabi_dsub+0xee>
 800232c:	1af6      	subs	r6, r6, r3
 800232e:	4bcd      	ldr	r3, [pc, #820]	; (8002664 <__aeabi_dsub+0x6f0>)
 8002330:	401a      	ands	r2, r3
 8002332:	4692      	mov	sl, r2
 8002334:	e6a8      	b.n	8002088 <__aeabi_dsub+0x114>
 8002336:	003c      	movs	r4, r7
 8002338:	4304      	orrs	r4, r0
 800233a:	1e62      	subs	r2, r4, #1
 800233c:	4194      	sbcs	r4, r2
 800233e:	e66c      	b.n	800201a <__aeabi_dsub+0xa6>
 8002340:	464a      	mov	r2, r9
 8002342:	08db      	lsrs	r3, r3, #3
 8002344:	0752      	lsls	r2, r2, #29
 8002346:	4313      	orrs	r3, r2
 8002348:	464a      	mov	r2, r9
 800234a:	08d2      	lsrs	r2, r2, #3
 800234c:	e7a6      	b.n	800229c <__aeabi_dsub+0x328>
 800234e:	4cc6      	ldr	r4, [pc, #792]	; (8002668 <__aeabi_dsub+0x6f4>)
 8002350:	1c72      	adds	r2, r6, #1
 8002352:	4222      	tst	r2, r4
 8002354:	d000      	beq.n	8002358 <__aeabi_dsub+0x3e4>
 8002356:	e0ac      	b.n	80024b2 <__aeabi_dsub+0x53e>
 8002358:	464a      	mov	r2, r9
 800235a:	431a      	orrs	r2, r3
 800235c:	2e00      	cmp	r6, #0
 800235e:	d000      	beq.n	8002362 <__aeabi_dsub+0x3ee>
 8002360:	e105      	b.n	800256e <__aeabi_dsub+0x5fa>
 8002362:	2a00      	cmp	r2, #0
 8002364:	d100      	bne.n	8002368 <__aeabi_dsub+0x3f4>
 8002366:	e156      	b.n	8002616 <__aeabi_dsub+0x6a2>
 8002368:	003a      	movs	r2, r7
 800236a:	4302      	orrs	r2, r0
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x3fc>
 800236e:	e0db      	b.n	8002528 <__aeabi_dsub+0x5b4>
 8002370:	181c      	adds	r4, r3, r0
 8002372:	429c      	cmp	r4, r3
 8002374:	419b      	sbcs	r3, r3
 8002376:	444f      	add	r7, r9
 8002378:	46ba      	mov	sl, r7
 800237a:	425b      	negs	r3, r3
 800237c:	449a      	add	sl, r3
 800237e:	4653      	mov	r3, sl
 8002380:	021b      	lsls	r3, r3, #8
 8002382:	d400      	bmi.n	8002386 <__aeabi_dsub+0x412>
 8002384:	e780      	b.n	8002288 <__aeabi_dsub+0x314>
 8002386:	4652      	mov	r2, sl
 8002388:	4bb6      	ldr	r3, [pc, #728]	; (8002664 <__aeabi_dsub+0x6f0>)
 800238a:	2601      	movs	r6, #1
 800238c:	401a      	ands	r2, r3
 800238e:	4692      	mov	sl, r2
 8002390:	e77a      	b.n	8002288 <__aeabi_dsub+0x314>
 8002392:	4cb3      	ldr	r4, [pc, #716]	; (8002660 <__aeabi_dsub+0x6ec>)
 8002394:	42a2      	cmp	r2, r4
 8002396:	d100      	bne.n	800239a <__aeabi_dsub+0x426>
 8002398:	e0c0      	b.n	800251c <__aeabi_dsub+0x5a8>
 800239a:	2480      	movs	r4, #128	; 0x80
 800239c:	464d      	mov	r5, r9
 800239e:	0424      	lsls	r4, r4, #16
 80023a0:	4325      	orrs	r5, r4
 80023a2:	46a9      	mov	r9, r5
 80023a4:	4664      	mov	r4, ip
 80023a6:	2c38      	cmp	r4, #56	; 0x38
 80023a8:	dc53      	bgt.n	8002452 <__aeabi_dsub+0x4de>
 80023aa:	4661      	mov	r1, ip
 80023ac:	2c1f      	cmp	r4, #31
 80023ae:	dd00      	ble.n	80023b2 <__aeabi_dsub+0x43e>
 80023b0:	e0cd      	b.n	800254e <__aeabi_dsub+0x5da>
 80023b2:	2520      	movs	r5, #32
 80023b4:	001e      	movs	r6, r3
 80023b6:	1b2d      	subs	r5, r5, r4
 80023b8:	464c      	mov	r4, r9
 80023ba:	40ab      	lsls	r3, r5
 80023bc:	40ac      	lsls	r4, r5
 80023be:	40ce      	lsrs	r6, r1
 80023c0:	1e5d      	subs	r5, r3, #1
 80023c2:	41ab      	sbcs	r3, r5
 80023c4:	4334      	orrs	r4, r6
 80023c6:	4323      	orrs	r3, r4
 80023c8:	464c      	mov	r4, r9
 80023ca:	40cc      	lsrs	r4, r1
 80023cc:	1b3f      	subs	r7, r7, r4
 80023ce:	e045      	b.n	800245c <__aeabi_dsub+0x4e8>
 80023d0:	464a      	mov	r2, r9
 80023d2:	1a1c      	subs	r4, r3, r0
 80023d4:	1bd1      	subs	r1, r2, r7
 80023d6:	42a3      	cmp	r3, r4
 80023d8:	4192      	sbcs	r2, r2
 80023da:	4252      	negs	r2, r2
 80023dc:	4692      	mov	sl, r2
 80023de:	000a      	movs	r2, r1
 80023e0:	4651      	mov	r1, sl
 80023e2:	1a52      	subs	r2, r2, r1
 80023e4:	4692      	mov	sl, r2
 80023e6:	0212      	lsls	r2, r2, #8
 80023e8:	d500      	bpl.n	80023ec <__aeabi_dsub+0x478>
 80023ea:	e083      	b.n	80024f4 <__aeabi_dsub+0x580>
 80023ec:	4653      	mov	r3, sl
 80023ee:	4323      	orrs	r3, r4
 80023f0:	d000      	beq.n	80023f4 <__aeabi_dsub+0x480>
 80023f2:	e621      	b.n	8002038 <__aeabi_dsub+0xc4>
 80023f4:	2200      	movs	r2, #0
 80023f6:	2500      	movs	r5, #0
 80023f8:	e753      	b.n	80022a2 <__aeabi_dsub+0x32e>
 80023fa:	181c      	adds	r4, r3, r0
 80023fc:	429c      	cmp	r4, r3
 80023fe:	419b      	sbcs	r3, r3
 8002400:	444f      	add	r7, r9
 8002402:	46ba      	mov	sl, r7
 8002404:	425b      	negs	r3, r3
 8002406:	449a      	add	sl, r3
 8002408:	4653      	mov	r3, sl
 800240a:	2601      	movs	r6, #1
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	d400      	bmi.n	8002412 <__aeabi_dsub+0x49e>
 8002410:	e73a      	b.n	8002288 <__aeabi_dsub+0x314>
 8002412:	2602      	movs	r6, #2
 8002414:	4652      	mov	r2, sl
 8002416:	4b93      	ldr	r3, [pc, #588]	; (8002664 <__aeabi_dsub+0x6f0>)
 8002418:	2101      	movs	r1, #1
 800241a:	401a      	ands	r2, r3
 800241c:	0013      	movs	r3, r2
 800241e:	4021      	ands	r1, r4
 8002420:	0862      	lsrs	r2, r4, #1
 8002422:	430a      	orrs	r2, r1
 8002424:	07dc      	lsls	r4, r3, #31
 8002426:	085b      	lsrs	r3, r3, #1
 8002428:	469a      	mov	sl, r3
 800242a:	4314      	orrs	r4, r2
 800242c:	e62c      	b.n	8002088 <__aeabi_dsub+0x114>
 800242e:	0039      	movs	r1, r7
 8002430:	3a20      	subs	r2, #32
 8002432:	40d1      	lsrs	r1, r2
 8002434:	4662      	mov	r2, ip
 8002436:	2a20      	cmp	r2, #32
 8002438:	d006      	beq.n	8002448 <__aeabi_dsub+0x4d4>
 800243a:	4664      	mov	r4, ip
 800243c:	2240      	movs	r2, #64	; 0x40
 800243e:	1b12      	subs	r2, r2, r4
 8002440:	003c      	movs	r4, r7
 8002442:	4094      	lsls	r4, r2
 8002444:	4304      	orrs	r4, r0
 8002446:	9401      	str	r4, [sp, #4]
 8002448:	9c01      	ldr	r4, [sp, #4]
 800244a:	1e62      	subs	r2, r4, #1
 800244c:	4194      	sbcs	r4, r2
 800244e:	430c      	orrs	r4, r1
 8002450:	e5e3      	b.n	800201a <__aeabi_dsub+0xa6>
 8002452:	4649      	mov	r1, r9
 8002454:	4319      	orrs	r1, r3
 8002456:	000b      	movs	r3, r1
 8002458:	1e5c      	subs	r4, r3, #1
 800245a:	41a3      	sbcs	r3, r4
 800245c:	1ac4      	subs	r4, r0, r3
 800245e:	42a0      	cmp	r0, r4
 8002460:	419b      	sbcs	r3, r3
 8002462:	425b      	negs	r3, r3
 8002464:	1afb      	subs	r3, r7, r3
 8002466:	469a      	mov	sl, r3
 8002468:	465d      	mov	r5, fp
 800246a:	0016      	movs	r6, r2
 800246c:	e5dc      	b.n	8002028 <__aeabi_dsub+0xb4>
 800246e:	4649      	mov	r1, r9
 8002470:	4319      	orrs	r1, r3
 8002472:	d100      	bne.n	8002476 <__aeabi_dsub+0x502>
 8002474:	e0ae      	b.n	80025d4 <__aeabi_dsub+0x660>
 8002476:	4661      	mov	r1, ip
 8002478:	4664      	mov	r4, ip
 800247a:	3901      	subs	r1, #1
 800247c:	2c01      	cmp	r4, #1
 800247e:	d100      	bne.n	8002482 <__aeabi_dsub+0x50e>
 8002480:	e0e0      	b.n	8002644 <__aeabi_dsub+0x6d0>
 8002482:	4c77      	ldr	r4, [pc, #476]	; (8002660 <__aeabi_dsub+0x6ec>)
 8002484:	45a4      	cmp	ip, r4
 8002486:	d056      	beq.n	8002536 <__aeabi_dsub+0x5c2>
 8002488:	468c      	mov	ip, r1
 800248a:	e69a      	b.n	80021c2 <__aeabi_dsub+0x24e>
 800248c:	4661      	mov	r1, ip
 800248e:	2220      	movs	r2, #32
 8002490:	003c      	movs	r4, r7
 8002492:	1a52      	subs	r2, r2, r1
 8002494:	4094      	lsls	r4, r2
 8002496:	0001      	movs	r1, r0
 8002498:	4090      	lsls	r0, r2
 800249a:	46a0      	mov	r8, r4
 800249c:	4664      	mov	r4, ip
 800249e:	1e42      	subs	r2, r0, #1
 80024a0:	4190      	sbcs	r0, r2
 80024a2:	4662      	mov	r2, ip
 80024a4:	40e1      	lsrs	r1, r4
 80024a6:	4644      	mov	r4, r8
 80024a8:	40d7      	lsrs	r7, r2
 80024aa:	430c      	orrs	r4, r1
 80024ac:	4304      	orrs	r4, r0
 80024ae:	44b9      	add	r9, r7
 80024b0:	e701      	b.n	80022b6 <__aeabi_dsub+0x342>
 80024b2:	496b      	ldr	r1, [pc, #428]	; (8002660 <__aeabi_dsub+0x6ec>)
 80024b4:	428a      	cmp	r2, r1
 80024b6:	d100      	bne.n	80024ba <__aeabi_dsub+0x546>
 80024b8:	e70c      	b.n	80022d4 <__aeabi_dsub+0x360>
 80024ba:	1818      	adds	r0, r3, r0
 80024bc:	4298      	cmp	r0, r3
 80024be:	419b      	sbcs	r3, r3
 80024c0:	444f      	add	r7, r9
 80024c2:	425b      	negs	r3, r3
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	07dc      	lsls	r4, r3, #31
 80024c8:	0840      	lsrs	r0, r0, #1
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	469a      	mov	sl, r3
 80024ce:	0016      	movs	r6, r2
 80024d0:	4304      	orrs	r4, r0
 80024d2:	e6d9      	b.n	8002288 <__aeabi_dsub+0x314>
 80024d4:	2a00      	cmp	r2, #0
 80024d6:	d000      	beq.n	80024da <__aeabi_dsub+0x566>
 80024d8:	e081      	b.n	80025de <__aeabi_dsub+0x66a>
 80024da:	003b      	movs	r3, r7
 80024dc:	4303      	orrs	r3, r0
 80024de:	d11d      	bne.n	800251c <__aeabi_dsub+0x5a8>
 80024e0:	2280      	movs	r2, #128	; 0x80
 80024e2:	2500      	movs	r5, #0
 80024e4:	0312      	lsls	r2, r2, #12
 80024e6:	e70b      	b.n	8002300 <__aeabi_dsub+0x38c>
 80024e8:	08c0      	lsrs	r0, r0, #3
 80024ea:	077b      	lsls	r3, r7, #29
 80024ec:	465d      	mov	r5, fp
 80024ee:	4303      	orrs	r3, r0
 80024f0:	08fa      	lsrs	r2, r7, #3
 80024f2:	e6d3      	b.n	800229c <__aeabi_dsub+0x328>
 80024f4:	1ac4      	subs	r4, r0, r3
 80024f6:	42a0      	cmp	r0, r4
 80024f8:	4180      	sbcs	r0, r0
 80024fa:	464b      	mov	r3, r9
 80024fc:	4240      	negs	r0, r0
 80024fe:	1aff      	subs	r7, r7, r3
 8002500:	1a3b      	subs	r3, r7, r0
 8002502:	469a      	mov	sl, r3
 8002504:	465d      	mov	r5, fp
 8002506:	e597      	b.n	8002038 <__aeabi_dsub+0xc4>
 8002508:	1a1c      	subs	r4, r3, r0
 800250a:	464a      	mov	r2, r9
 800250c:	42a3      	cmp	r3, r4
 800250e:	419b      	sbcs	r3, r3
 8002510:	1bd7      	subs	r7, r2, r7
 8002512:	425b      	negs	r3, r3
 8002514:	1afb      	subs	r3, r7, r3
 8002516:	469a      	mov	sl, r3
 8002518:	2601      	movs	r6, #1
 800251a:	e585      	b.n	8002028 <__aeabi_dsub+0xb4>
 800251c:	08c0      	lsrs	r0, r0, #3
 800251e:	077b      	lsls	r3, r7, #29
 8002520:	465d      	mov	r5, fp
 8002522:	4303      	orrs	r3, r0
 8002524:	08fa      	lsrs	r2, r7, #3
 8002526:	e6e7      	b.n	80022f8 <__aeabi_dsub+0x384>
 8002528:	464a      	mov	r2, r9
 800252a:	08db      	lsrs	r3, r3, #3
 800252c:	0752      	lsls	r2, r2, #29
 800252e:	4313      	orrs	r3, r2
 8002530:	464a      	mov	r2, r9
 8002532:	08d2      	lsrs	r2, r2, #3
 8002534:	e6b5      	b.n	80022a2 <__aeabi_dsub+0x32e>
 8002536:	08c0      	lsrs	r0, r0, #3
 8002538:	077b      	lsls	r3, r7, #29
 800253a:	4303      	orrs	r3, r0
 800253c:	08fa      	lsrs	r2, r7, #3
 800253e:	e6db      	b.n	80022f8 <__aeabi_dsub+0x384>
 8002540:	4649      	mov	r1, r9
 8002542:	4319      	orrs	r1, r3
 8002544:	000b      	movs	r3, r1
 8002546:	1e59      	subs	r1, r3, #1
 8002548:	418b      	sbcs	r3, r1
 800254a:	001c      	movs	r4, r3
 800254c:	e653      	b.n	80021f6 <__aeabi_dsub+0x282>
 800254e:	464d      	mov	r5, r9
 8002550:	3c20      	subs	r4, #32
 8002552:	40e5      	lsrs	r5, r4
 8002554:	2920      	cmp	r1, #32
 8002556:	d005      	beq.n	8002564 <__aeabi_dsub+0x5f0>
 8002558:	2440      	movs	r4, #64	; 0x40
 800255a:	1a64      	subs	r4, r4, r1
 800255c:	4649      	mov	r1, r9
 800255e:	40a1      	lsls	r1, r4
 8002560:	430b      	orrs	r3, r1
 8002562:	4698      	mov	r8, r3
 8002564:	4643      	mov	r3, r8
 8002566:	1e5c      	subs	r4, r3, #1
 8002568:	41a3      	sbcs	r3, r4
 800256a:	432b      	orrs	r3, r5
 800256c:	e776      	b.n	800245c <__aeabi_dsub+0x4e8>
 800256e:	2a00      	cmp	r2, #0
 8002570:	d0e1      	beq.n	8002536 <__aeabi_dsub+0x5c2>
 8002572:	003a      	movs	r2, r7
 8002574:	08db      	lsrs	r3, r3, #3
 8002576:	4302      	orrs	r2, r0
 8002578:	d100      	bne.n	800257c <__aeabi_dsub+0x608>
 800257a:	e6b8      	b.n	80022ee <__aeabi_dsub+0x37a>
 800257c:	464a      	mov	r2, r9
 800257e:	0752      	lsls	r2, r2, #29
 8002580:	2480      	movs	r4, #128	; 0x80
 8002582:	4313      	orrs	r3, r2
 8002584:	464a      	mov	r2, r9
 8002586:	0324      	lsls	r4, r4, #12
 8002588:	08d2      	lsrs	r2, r2, #3
 800258a:	4222      	tst	r2, r4
 800258c:	d007      	beq.n	800259e <__aeabi_dsub+0x62a>
 800258e:	08fe      	lsrs	r6, r7, #3
 8002590:	4226      	tst	r6, r4
 8002592:	d104      	bne.n	800259e <__aeabi_dsub+0x62a>
 8002594:	465d      	mov	r5, fp
 8002596:	0032      	movs	r2, r6
 8002598:	08c3      	lsrs	r3, r0, #3
 800259a:	077f      	lsls	r7, r7, #29
 800259c:	433b      	orrs	r3, r7
 800259e:	0f59      	lsrs	r1, r3, #29
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	0749      	lsls	r1, r1, #29
 80025a4:	08db      	lsrs	r3, r3, #3
 80025a6:	430b      	orrs	r3, r1
 80025a8:	e6a6      	b.n	80022f8 <__aeabi_dsub+0x384>
 80025aa:	1ac4      	subs	r4, r0, r3
 80025ac:	42a0      	cmp	r0, r4
 80025ae:	4180      	sbcs	r0, r0
 80025b0:	464b      	mov	r3, r9
 80025b2:	4240      	negs	r0, r0
 80025b4:	1aff      	subs	r7, r7, r3
 80025b6:	1a3b      	subs	r3, r7, r0
 80025b8:	469a      	mov	sl, r3
 80025ba:	465d      	mov	r5, fp
 80025bc:	2601      	movs	r6, #1
 80025be:	e533      	b.n	8002028 <__aeabi_dsub+0xb4>
 80025c0:	003b      	movs	r3, r7
 80025c2:	4303      	orrs	r3, r0
 80025c4:	d100      	bne.n	80025c8 <__aeabi_dsub+0x654>
 80025c6:	e715      	b.n	80023f4 <__aeabi_dsub+0x480>
 80025c8:	08c0      	lsrs	r0, r0, #3
 80025ca:	077b      	lsls	r3, r7, #29
 80025cc:	465d      	mov	r5, fp
 80025ce:	4303      	orrs	r3, r0
 80025d0:	08fa      	lsrs	r2, r7, #3
 80025d2:	e666      	b.n	80022a2 <__aeabi_dsub+0x32e>
 80025d4:	08c0      	lsrs	r0, r0, #3
 80025d6:	077b      	lsls	r3, r7, #29
 80025d8:	4303      	orrs	r3, r0
 80025da:	08fa      	lsrs	r2, r7, #3
 80025dc:	e65e      	b.n	800229c <__aeabi_dsub+0x328>
 80025de:	003a      	movs	r2, r7
 80025e0:	08db      	lsrs	r3, r3, #3
 80025e2:	4302      	orrs	r2, r0
 80025e4:	d100      	bne.n	80025e8 <__aeabi_dsub+0x674>
 80025e6:	e682      	b.n	80022ee <__aeabi_dsub+0x37a>
 80025e8:	464a      	mov	r2, r9
 80025ea:	0752      	lsls	r2, r2, #29
 80025ec:	2480      	movs	r4, #128	; 0x80
 80025ee:	4313      	orrs	r3, r2
 80025f0:	464a      	mov	r2, r9
 80025f2:	0324      	lsls	r4, r4, #12
 80025f4:	08d2      	lsrs	r2, r2, #3
 80025f6:	4222      	tst	r2, r4
 80025f8:	d007      	beq.n	800260a <__aeabi_dsub+0x696>
 80025fa:	08fe      	lsrs	r6, r7, #3
 80025fc:	4226      	tst	r6, r4
 80025fe:	d104      	bne.n	800260a <__aeabi_dsub+0x696>
 8002600:	465d      	mov	r5, fp
 8002602:	0032      	movs	r2, r6
 8002604:	08c3      	lsrs	r3, r0, #3
 8002606:	077f      	lsls	r7, r7, #29
 8002608:	433b      	orrs	r3, r7
 800260a:	0f59      	lsrs	r1, r3, #29
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	08db      	lsrs	r3, r3, #3
 8002610:	0749      	lsls	r1, r1, #29
 8002612:	430b      	orrs	r3, r1
 8002614:	e670      	b.n	80022f8 <__aeabi_dsub+0x384>
 8002616:	08c0      	lsrs	r0, r0, #3
 8002618:	077b      	lsls	r3, r7, #29
 800261a:	4303      	orrs	r3, r0
 800261c:	08fa      	lsrs	r2, r7, #3
 800261e:	e640      	b.n	80022a2 <__aeabi_dsub+0x32e>
 8002620:	464c      	mov	r4, r9
 8002622:	3920      	subs	r1, #32
 8002624:	40cc      	lsrs	r4, r1
 8002626:	4661      	mov	r1, ip
 8002628:	2920      	cmp	r1, #32
 800262a:	d006      	beq.n	800263a <__aeabi_dsub+0x6c6>
 800262c:	4666      	mov	r6, ip
 800262e:	2140      	movs	r1, #64	; 0x40
 8002630:	1b89      	subs	r1, r1, r6
 8002632:	464e      	mov	r6, r9
 8002634:	408e      	lsls	r6, r1
 8002636:	4333      	orrs	r3, r6
 8002638:	4698      	mov	r8, r3
 800263a:	4643      	mov	r3, r8
 800263c:	1e59      	subs	r1, r3, #1
 800263e:	418b      	sbcs	r3, r1
 8002640:	431c      	orrs	r4, r3
 8002642:	e5d8      	b.n	80021f6 <__aeabi_dsub+0x282>
 8002644:	181c      	adds	r4, r3, r0
 8002646:	4284      	cmp	r4, r0
 8002648:	4180      	sbcs	r0, r0
 800264a:	444f      	add	r7, r9
 800264c:	46ba      	mov	sl, r7
 800264e:	4240      	negs	r0, r0
 8002650:	4482      	add	sl, r0
 8002652:	e6d9      	b.n	8002408 <__aeabi_dsub+0x494>
 8002654:	4653      	mov	r3, sl
 8002656:	4323      	orrs	r3, r4
 8002658:	d100      	bne.n	800265c <__aeabi_dsub+0x6e8>
 800265a:	e6cb      	b.n	80023f4 <__aeabi_dsub+0x480>
 800265c:	e614      	b.n	8002288 <__aeabi_dsub+0x314>
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	000007ff 	.word	0x000007ff
 8002664:	ff7fffff 	.word	0xff7fffff
 8002668:	000007fe 	.word	0x000007fe
 800266c:	2300      	movs	r3, #0
 800266e:	4a01      	ldr	r2, [pc, #4]	; (8002674 <__aeabi_dsub+0x700>)
 8002670:	001c      	movs	r4, r3
 8002672:	e529      	b.n	80020c8 <__aeabi_dsub+0x154>
 8002674:	000007ff 	.word	0x000007ff

08002678 <__aeabi_dcmpun>:
 8002678:	b570      	push	{r4, r5, r6, lr}
 800267a:	0005      	movs	r5, r0
 800267c:	480c      	ldr	r0, [pc, #48]	; (80026b0 <__aeabi_dcmpun+0x38>)
 800267e:	031c      	lsls	r4, r3, #12
 8002680:	0016      	movs	r6, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	030a      	lsls	r2, r1, #12
 8002686:	0049      	lsls	r1, r1, #1
 8002688:	0b12      	lsrs	r2, r2, #12
 800268a:	0d49      	lsrs	r1, r1, #21
 800268c:	0b24      	lsrs	r4, r4, #12
 800268e:	0d5b      	lsrs	r3, r3, #21
 8002690:	4281      	cmp	r1, r0
 8002692:	d008      	beq.n	80026a6 <__aeabi_dcmpun+0x2e>
 8002694:	4a06      	ldr	r2, [pc, #24]	; (80026b0 <__aeabi_dcmpun+0x38>)
 8002696:	2000      	movs	r0, #0
 8002698:	4293      	cmp	r3, r2
 800269a:	d103      	bne.n	80026a4 <__aeabi_dcmpun+0x2c>
 800269c:	0020      	movs	r0, r4
 800269e:	4330      	orrs	r0, r6
 80026a0:	1e43      	subs	r3, r0, #1
 80026a2:	4198      	sbcs	r0, r3
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
 80026a6:	2001      	movs	r0, #1
 80026a8:	432a      	orrs	r2, r5
 80026aa:	d1fb      	bne.n	80026a4 <__aeabi_dcmpun+0x2c>
 80026ac:	e7f2      	b.n	8002694 <__aeabi_dcmpun+0x1c>
 80026ae:	46c0      	nop			; (mov r8, r8)
 80026b0:	000007ff 	.word	0x000007ff

080026b4 <__aeabi_d2iz>:
 80026b4:	000a      	movs	r2, r1
 80026b6:	b530      	push	{r4, r5, lr}
 80026b8:	4c13      	ldr	r4, [pc, #76]	; (8002708 <__aeabi_d2iz+0x54>)
 80026ba:	0053      	lsls	r3, r2, #1
 80026bc:	0309      	lsls	r1, r1, #12
 80026be:	0005      	movs	r5, r0
 80026c0:	0b09      	lsrs	r1, r1, #12
 80026c2:	2000      	movs	r0, #0
 80026c4:	0d5b      	lsrs	r3, r3, #21
 80026c6:	0fd2      	lsrs	r2, r2, #31
 80026c8:	42a3      	cmp	r3, r4
 80026ca:	dd04      	ble.n	80026d6 <__aeabi_d2iz+0x22>
 80026cc:	480f      	ldr	r0, [pc, #60]	; (800270c <__aeabi_d2iz+0x58>)
 80026ce:	4283      	cmp	r3, r0
 80026d0:	dd02      	ble.n	80026d8 <__aeabi_d2iz+0x24>
 80026d2:	4b0f      	ldr	r3, [pc, #60]	; (8002710 <__aeabi_d2iz+0x5c>)
 80026d4:	18d0      	adds	r0, r2, r3
 80026d6:	bd30      	pop	{r4, r5, pc}
 80026d8:	2080      	movs	r0, #128	; 0x80
 80026da:	0340      	lsls	r0, r0, #13
 80026dc:	4301      	orrs	r1, r0
 80026de:	480d      	ldr	r0, [pc, #52]	; (8002714 <__aeabi_d2iz+0x60>)
 80026e0:	1ac0      	subs	r0, r0, r3
 80026e2:	281f      	cmp	r0, #31
 80026e4:	dd08      	ble.n	80026f8 <__aeabi_d2iz+0x44>
 80026e6:	480c      	ldr	r0, [pc, #48]	; (8002718 <__aeabi_d2iz+0x64>)
 80026e8:	1ac3      	subs	r3, r0, r3
 80026ea:	40d9      	lsrs	r1, r3
 80026ec:	000b      	movs	r3, r1
 80026ee:	4258      	negs	r0, r3
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d1f0      	bne.n	80026d6 <__aeabi_d2iz+0x22>
 80026f4:	0018      	movs	r0, r3
 80026f6:	e7ee      	b.n	80026d6 <__aeabi_d2iz+0x22>
 80026f8:	4c08      	ldr	r4, [pc, #32]	; (800271c <__aeabi_d2iz+0x68>)
 80026fa:	40c5      	lsrs	r5, r0
 80026fc:	46a4      	mov	ip, r4
 80026fe:	4463      	add	r3, ip
 8002700:	4099      	lsls	r1, r3
 8002702:	000b      	movs	r3, r1
 8002704:	432b      	orrs	r3, r5
 8002706:	e7f2      	b.n	80026ee <__aeabi_d2iz+0x3a>
 8002708:	000003fe 	.word	0x000003fe
 800270c:	0000041d 	.word	0x0000041d
 8002710:	7fffffff 	.word	0x7fffffff
 8002714:	00000433 	.word	0x00000433
 8002718:	00000413 	.word	0x00000413
 800271c:	fffffbed 	.word	0xfffffbed

08002720 <__aeabi_i2d>:
 8002720:	b570      	push	{r4, r5, r6, lr}
 8002722:	2800      	cmp	r0, #0
 8002724:	d016      	beq.n	8002754 <__aeabi_i2d+0x34>
 8002726:	17c3      	asrs	r3, r0, #31
 8002728:	18c5      	adds	r5, r0, r3
 800272a:	405d      	eors	r5, r3
 800272c:	0fc4      	lsrs	r4, r0, #31
 800272e:	0028      	movs	r0, r5
 8002730:	f000 f8d2 	bl	80028d8 <__clzsi2>
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <__aeabi_i2d+0x5c>)
 8002736:	1a1b      	subs	r3, r3, r0
 8002738:	280a      	cmp	r0, #10
 800273a:	dc16      	bgt.n	800276a <__aeabi_i2d+0x4a>
 800273c:	0002      	movs	r2, r0
 800273e:	002e      	movs	r6, r5
 8002740:	3215      	adds	r2, #21
 8002742:	4096      	lsls	r6, r2
 8002744:	220b      	movs	r2, #11
 8002746:	1a12      	subs	r2, r2, r0
 8002748:	40d5      	lsrs	r5, r2
 800274a:	055b      	lsls	r3, r3, #21
 800274c:	032d      	lsls	r5, r5, #12
 800274e:	0b2d      	lsrs	r5, r5, #12
 8002750:	0d5b      	lsrs	r3, r3, #21
 8002752:	e003      	b.n	800275c <__aeabi_i2d+0x3c>
 8002754:	2400      	movs	r4, #0
 8002756:	2300      	movs	r3, #0
 8002758:	2500      	movs	r5, #0
 800275a:	2600      	movs	r6, #0
 800275c:	051b      	lsls	r3, r3, #20
 800275e:	432b      	orrs	r3, r5
 8002760:	07e4      	lsls	r4, r4, #31
 8002762:	4323      	orrs	r3, r4
 8002764:	0030      	movs	r0, r6
 8002766:	0019      	movs	r1, r3
 8002768:	bd70      	pop	{r4, r5, r6, pc}
 800276a:	380b      	subs	r0, #11
 800276c:	4085      	lsls	r5, r0
 800276e:	055b      	lsls	r3, r3, #21
 8002770:	032d      	lsls	r5, r5, #12
 8002772:	2600      	movs	r6, #0
 8002774:	0b2d      	lsrs	r5, r5, #12
 8002776:	0d5b      	lsrs	r3, r3, #21
 8002778:	e7f0      	b.n	800275c <__aeabi_i2d+0x3c>
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	0000041e 	.word	0x0000041e

08002780 <__aeabi_ui2d>:
 8002780:	b510      	push	{r4, lr}
 8002782:	1e04      	subs	r4, r0, #0
 8002784:	d010      	beq.n	80027a8 <__aeabi_ui2d+0x28>
 8002786:	f000 f8a7 	bl	80028d8 <__clzsi2>
 800278a:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <__aeabi_ui2d+0x48>)
 800278c:	1a1b      	subs	r3, r3, r0
 800278e:	280a      	cmp	r0, #10
 8002790:	dc11      	bgt.n	80027b6 <__aeabi_ui2d+0x36>
 8002792:	220b      	movs	r2, #11
 8002794:	0021      	movs	r1, r4
 8002796:	1a12      	subs	r2, r2, r0
 8002798:	40d1      	lsrs	r1, r2
 800279a:	3015      	adds	r0, #21
 800279c:	030a      	lsls	r2, r1, #12
 800279e:	055b      	lsls	r3, r3, #21
 80027a0:	4084      	lsls	r4, r0
 80027a2:	0b12      	lsrs	r2, r2, #12
 80027a4:	0d5b      	lsrs	r3, r3, #21
 80027a6:	e001      	b.n	80027ac <__aeabi_ui2d+0x2c>
 80027a8:	2300      	movs	r3, #0
 80027aa:	2200      	movs	r2, #0
 80027ac:	051b      	lsls	r3, r3, #20
 80027ae:	4313      	orrs	r3, r2
 80027b0:	0020      	movs	r0, r4
 80027b2:	0019      	movs	r1, r3
 80027b4:	bd10      	pop	{r4, pc}
 80027b6:	0022      	movs	r2, r4
 80027b8:	380b      	subs	r0, #11
 80027ba:	4082      	lsls	r2, r0
 80027bc:	055b      	lsls	r3, r3, #21
 80027be:	0312      	lsls	r2, r2, #12
 80027c0:	2400      	movs	r4, #0
 80027c2:	0b12      	lsrs	r2, r2, #12
 80027c4:	0d5b      	lsrs	r3, r3, #21
 80027c6:	e7f1      	b.n	80027ac <__aeabi_ui2d+0x2c>
 80027c8:	0000041e 	.word	0x0000041e

080027cc <__aeabi_d2f>:
 80027cc:	0002      	movs	r2, r0
 80027ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d0:	004b      	lsls	r3, r1, #1
 80027d2:	030d      	lsls	r5, r1, #12
 80027d4:	0f40      	lsrs	r0, r0, #29
 80027d6:	0d5b      	lsrs	r3, r3, #21
 80027d8:	0fcc      	lsrs	r4, r1, #31
 80027da:	0a6d      	lsrs	r5, r5, #9
 80027dc:	493a      	ldr	r1, [pc, #232]	; (80028c8 <__aeabi_d2f+0xfc>)
 80027de:	4305      	orrs	r5, r0
 80027e0:	1c58      	adds	r0, r3, #1
 80027e2:	00d7      	lsls	r7, r2, #3
 80027e4:	4208      	tst	r0, r1
 80027e6:	d00a      	beq.n	80027fe <__aeabi_d2f+0x32>
 80027e8:	4938      	ldr	r1, [pc, #224]	; (80028cc <__aeabi_d2f+0x100>)
 80027ea:	1859      	adds	r1, r3, r1
 80027ec:	29fe      	cmp	r1, #254	; 0xfe
 80027ee:	dd16      	ble.n	800281e <__aeabi_d2f+0x52>
 80027f0:	20ff      	movs	r0, #255	; 0xff
 80027f2:	2200      	movs	r2, #0
 80027f4:	05c0      	lsls	r0, r0, #23
 80027f6:	4310      	orrs	r0, r2
 80027f8:	07e4      	lsls	r4, r4, #31
 80027fa:	4320      	orrs	r0, r4
 80027fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d106      	bne.n	8002810 <__aeabi_d2f+0x44>
 8002802:	433d      	orrs	r5, r7
 8002804:	d026      	beq.n	8002854 <__aeabi_d2f+0x88>
 8002806:	2205      	movs	r2, #5
 8002808:	0192      	lsls	r2, r2, #6
 800280a:	0a52      	lsrs	r2, r2, #9
 800280c:	b2d8      	uxtb	r0, r3
 800280e:	e7f1      	b.n	80027f4 <__aeabi_d2f+0x28>
 8002810:	432f      	orrs	r7, r5
 8002812:	d0ed      	beq.n	80027f0 <__aeabi_d2f+0x24>
 8002814:	2280      	movs	r2, #128	; 0x80
 8002816:	03d2      	lsls	r2, r2, #15
 8002818:	20ff      	movs	r0, #255	; 0xff
 800281a:	432a      	orrs	r2, r5
 800281c:	e7ea      	b.n	80027f4 <__aeabi_d2f+0x28>
 800281e:	2900      	cmp	r1, #0
 8002820:	dd1b      	ble.n	800285a <__aeabi_d2f+0x8e>
 8002822:	0192      	lsls	r2, r2, #6
 8002824:	1e50      	subs	r0, r2, #1
 8002826:	4182      	sbcs	r2, r0
 8002828:	00ed      	lsls	r5, r5, #3
 800282a:	0f7f      	lsrs	r7, r7, #29
 800282c:	432a      	orrs	r2, r5
 800282e:	433a      	orrs	r2, r7
 8002830:	0753      	lsls	r3, r2, #29
 8002832:	d047      	beq.n	80028c4 <__aeabi_d2f+0xf8>
 8002834:	230f      	movs	r3, #15
 8002836:	4013      	ands	r3, r2
 8002838:	2b04      	cmp	r3, #4
 800283a:	d000      	beq.n	800283e <__aeabi_d2f+0x72>
 800283c:	3204      	adds	r2, #4
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	04db      	lsls	r3, r3, #19
 8002842:	4013      	ands	r3, r2
 8002844:	d03e      	beq.n	80028c4 <__aeabi_d2f+0xf8>
 8002846:	1c48      	adds	r0, r1, #1
 8002848:	29fe      	cmp	r1, #254	; 0xfe
 800284a:	d0d1      	beq.n	80027f0 <__aeabi_d2f+0x24>
 800284c:	0192      	lsls	r2, r2, #6
 800284e:	0a52      	lsrs	r2, r2, #9
 8002850:	b2c0      	uxtb	r0, r0
 8002852:	e7cf      	b.n	80027f4 <__aeabi_d2f+0x28>
 8002854:	2000      	movs	r0, #0
 8002856:	2200      	movs	r2, #0
 8002858:	e7cc      	b.n	80027f4 <__aeabi_d2f+0x28>
 800285a:	000a      	movs	r2, r1
 800285c:	3217      	adds	r2, #23
 800285e:	db2f      	blt.n	80028c0 <__aeabi_d2f+0xf4>
 8002860:	2680      	movs	r6, #128	; 0x80
 8002862:	0436      	lsls	r6, r6, #16
 8002864:	432e      	orrs	r6, r5
 8002866:	251e      	movs	r5, #30
 8002868:	1a6d      	subs	r5, r5, r1
 800286a:	2d1f      	cmp	r5, #31
 800286c:	dd11      	ble.n	8002892 <__aeabi_d2f+0xc6>
 800286e:	2202      	movs	r2, #2
 8002870:	4252      	negs	r2, r2
 8002872:	1a52      	subs	r2, r2, r1
 8002874:	0031      	movs	r1, r6
 8002876:	40d1      	lsrs	r1, r2
 8002878:	2d20      	cmp	r5, #32
 800287a:	d004      	beq.n	8002886 <__aeabi_d2f+0xba>
 800287c:	4a14      	ldr	r2, [pc, #80]	; (80028d0 <__aeabi_d2f+0x104>)
 800287e:	4694      	mov	ip, r2
 8002880:	4463      	add	r3, ip
 8002882:	409e      	lsls	r6, r3
 8002884:	4337      	orrs	r7, r6
 8002886:	003a      	movs	r2, r7
 8002888:	1e53      	subs	r3, r2, #1
 800288a:	419a      	sbcs	r2, r3
 800288c:	430a      	orrs	r2, r1
 800288e:	2100      	movs	r1, #0
 8002890:	e7ce      	b.n	8002830 <__aeabi_d2f+0x64>
 8002892:	4a10      	ldr	r2, [pc, #64]	; (80028d4 <__aeabi_d2f+0x108>)
 8002894:	0038      	movs	r0, r7
 8002896:	4694      	mov	ip, r2
 8002898:	4463      	add	r3, ip
 800289a:	4098      	lsls	r0, r3
 800289c:	003a      	movs	r2, r7
 800289e:	1e41      	subs	r1, r0, #1
 80028a0:	4188      	sbcs	r0, r1
 80028a2:	409e      	lsls	r6, r3
 80028a4:	40ea      	lsrs	r2, r5
 80028a6:	4330      	orrs	r0, r6
 80028a8:	4302      	orrs	r2, r0
 80028aa:	2100      	movs	r1, #0
 80028ac:	0753      	lsls	r3, r2, #29
 80028ae:	d1c1      	bne.n	8002834 <__aeabi_d2f+0x68>
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	0013      	movs	r3, r2
 80028b4:	04c9      	lsls	r1, r1, #19
 80028b6:	2001      	movs	r0, #1
 80028b8:	400b      	ands	r3, r1
 80028ba:	420a      	tst	r2, r1
 80028bc:	d1c6      	bne.n	800284c <__aeabi_d2f+0x80>
 80028be:	e7a3      	b.n	8002808 <__aeabi_d2f+0x3c>
 80028c0:	2300      	movs	r3, #0
 80028c2:	e7a0      	b.n	8002806 <__aeabi_d2f+0x3a>
 80028c4:	000b      	movs	r3, r1
 80028c6:	e79f      	b.n	8002808 <__aeabi_d2f+0x3c>
 80028c8:	000007fe 	.word	0x000007fe
 80028cc:	fffffc80 	.word	0xfffffc80
 80028d0:	fffffca2 	.word	0xfffffca2
 80028d4:	fffffc82 	.word	0xfffffc82

080028d8 <__clzsi2>:
 80028d8:	211c      	movs	r1, #28
 80028da:	2301      	movs	r3, #1
 80028dc:	041b      	lsls	r3, r3, #16
 80028de:	4298      	cmp	r0, r3
 80028e0:	d301      	bcc.n	80028e6 <__clzsi2+0xe>
 80028e2:	0c00      	lsrs	r0, r0, #16
 80028e4:	3910      	subs	r1, #16
 80028e6:	0a1b      	lsrs	r3, r3, #8
 80028e8:	4298      	cmp	r0, r3
 80028ea:	d301      	bcc.n	80028f0 <__clzsi2+0x18>
 80028ec:	0a00      	lsrs	r0, r0, #8
 80028ee:	3908      	subs	r1, #8
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	4298      	cmp	r0, r3
 80028f4:	d301      	bcc.n	80028fa <__clzsi2+0x22>
 80028f6:	0900      	lsrs	r0, r0, #4
 80028f8:	3904      	subs	r1, #4
 80028fa:	a202      	add	r2, pc, #8	; (adr r2, 8002904 <__clzsi2+0x2c>)
 80028fc:	5c10      	ldrb	r0, [r2, r0]
 80028fe:	1840      	adds	r0, r0, r1
 8002900:	4770      	bx	lr
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	02020304 	.word	0x02020304
 8002908:	01010101 	.word	0x01010101
	...

08002914 <__clzdi2>:
 8002914:	b510      	push	{r4, lr}
 8002916:	2900      	cmp	r1, #0
 8002918:	d103      	bne.n	8002922 <__clzdi2+0xe>
 800291a:	f7ff ffdd 	bl	80028d8 <__clzsi2>
 800291e:	3020      	adds	r0, #32
 8002920:	e002      	b.n	8002928 <__clzdi2+0x14>
 8002922:	0008      	movs	r0, r1
 8002924:	f7ff ffd8 	bl	80028d8 <__clzsi2>
 8002928:	bd10      	pop	{r4, pc}
 800292a:	46c0      	nop			; (mov r8, r8)

0800292c <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002932:	003b      	movs	r3, r7
 8002934:	0018      	movs	r0, r3
 8002936:	2308      	movs	r3, #8
 8002938:	001a      	movs	r2, r3
 800293a:	2100      	movs	r1, #0
 800293c:	f006 fd34 	bl	80093a8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002940:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <MX_ADC_Init+0xc0>)
 8002942:	4a2b      	ldr	r2, [pc, #172]	; (80029f0 <MX_ADC_Init+0xc4>)
 8002944:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002946:	4b29      	ldr	r3, [pc, #164]	; (80029ec <MX_ADC_Init+0xc0>)
 8002948:	2200      	movs	r2, #0
 800294a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800294c:	4b27      	ldr	r3, [pc, #156]	; (80029ec <MX_ADC_Init+0xc0>)
 800294e:	2280      	movs	r2, #128	; 0x80
 8002950:	05d2      	lsls	r2, r2, #23
 8002952:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <MX_ADC_Init+0xc0>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 800295a:	4b24      	ldr	r3, [pc, #144]	; (80029ec <MX_ADC_Init+0xc0>)
 800295c:	2207      	movs	r2, #7
 800295e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002960:	4b22      	ldr	r3, [pc, #136]	; (80029ec <MX_ADC_Init+0xc0>)
 8002962:	2201      	movs	r2, #1
 8002964:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002966:	4b21      	ldr	r3, [pc, #132]	; (80029ec <MX_ADC_Init+0xc0>)
 8002968:	2200      	movs	r2, #0
 800296a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 800296c:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <MX_ADC_Init+0xc0>)
 800296e:	2220      	movs	r2, #32
 8002970:	2101      	movs	r1, #1
 8002972:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002974:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <MX_ADC_Init+0xc0>)
 8002976:	2221      	movs	r2, #33	; 0x21
 8002978:	2100      	movs	r1, #0
 800297a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800297c:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <MX_ADC_Init+0xc0>)
 800297e:	2200      	movs	r2, #0
 8002980:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002982:	4b1a      	ldr	r3, [pc, #104]	; (80029ec <MX_ADC_Init+0xc0>)
 8002984:	22c2      	movs	r2, #194	; 0xc2
 8002986:	32ff      	adds	r2, #255	; 0xff
 8002988:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 800298a:	4b18      	ldr	r3, [pc, #96]	; (80029ec <MX_ADC_Init+0xc0>)
 800298c:	222c      	movs	r2, #44	; 0x2c
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002992:	4b16      	ldr	r3, [pc, #88]	; (80029ec <MX_ADC_Init+0xc0>)
 8002994:	2204      	movs	r2, #4
 8002996:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002998:	4b14      	ldr	r3, [pc, #80]	; (80029ec <MX_ADC_Init+0xc0>)
 800299a:	2200      	movs	r2, #0
 800299c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800299e:	4b13      	ldr	r3, [pc, #76]	; (80029ec <MX_ADC_Init+0xc0>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <MX_ADC_Init+0xc0>)
 80029a6:	2201      	movs	r2, #1
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80029aa:	4b10      	ldr	r3, [pc, #64]	; (80029ec <MX_ADC_Init+0xc0>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80029b0:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <MX_ADC_Init+0xc0>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f001 f842 	bl	8003a3c <HAL_ADC_Init>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80029bc:	f000 faa8 	bl	8002f10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80029c0:	003b      	movs	r3, r7
 80029c2:	2201      	movs	r2, #1
 80029c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80029c6:	003b      	movs	r3, r7
 80029c8:	2280      	movs	r2, #128	; 0x80
 80029ca:	0152      	lsls	r2, r2, #5
 80029cc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80029ce:	003a      	movs	r2, r7
 80029d0:	4b06      	ldr	r3, [pc, #24]	; (80029ec <MX_ADC_Init+0xc0>)
 80029d2:	0011      	movs	r1, r2
 80029d4:	0018      	movs	r0, r3
 80029d6:	f001 fa37 	bl	8003e48 <HAL_ADC_ConfigChannel>
 80029da:	1e03      	subs	r3, r0, #0
 80029dc:	d001      	beq.n	80029e2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80029de:	f000 fa97 	bl	8002f10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b002      	add	sp, #8
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	200001f0 	.word	0x200001f0
 80029f0:	40012400 	.word	0x40012400

080029f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b089      	sub	sp, #36	; 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fc:	240c      	movs	r4, #12
 80029fe:	193b      	adds	r3, r7, r4
 8002a00:	0018      	movs	r0, r3
 8002a02:	2314      	movs	r3, #20
 8002a04:	001a      	movs	r2, r3
 8002a06:	2100      	movs	r1, #0
 8002a08:	f006 fcce 	bl	80093a8 <memset>
  if(adcHandle->Instance==ADC1)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a2a      	ldr	r2, [pc, #168]	; (8002abc <HAL_ADC_MspInit+0xc8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d14d      	bne.n	8002ab2 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a16:	4b2a      	ldr	r3, [pc, #168]	; (8002ac0 <HAL_ADC_MspInit+0xcc>)
 8002a18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a1a:	4b29      	ldr	r3, [pc, #164]	; (8002ac0 <HAL_ADC_MspInit+0xcc>)
 8002a1c:	2180      	movs	r1, #128	; 0x80
 8002a1e:	0089      	lsls	r1, r1, #2
 8002a20:	430a      	orrs	r2, r1
 8002a22:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a24:	4b26      	ldr	r3, [pc, #152]	; (8002ac0 <HAL_ADC_MspInit+0xcc>)
 8002a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a28:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <HAL_ADC_MspInit+0xcc>)
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a30:	4b23      	ldr	r3, [pc, #140]	; (8002ac0 <HAL_ADC_MspInit+0xcc>)
 8002a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a34:	2201      	movs	r2, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a3c:	193b      	adds	r3, r7, r4
 8002a3e:	2201      	movs	r2, #1
 8002a40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a42:	193b      	adds	r3, r7, r4
 8002a44:	2203      	movs	r2, #3
 8002a46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	193a      	adds	r2, r7, r4
 8002a50:	23a0      	movs	r3, #160	; 0xa0
 8002a52:	05db      	lsls	r3, r3, #23
 8002a54:	0011      	movs	r1, r2
 8002a56:	0018      	movs	r0, r3
 8002a58:	f001 ff46 	bl	80048e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002a5c:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a5e:	4a1a      	ldr	r2, [pc, #104]	; (8002ac8 <HAL_ADC_MspInit+0xd4>)
 8002a60:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8002a62:	4b18      	ldr	r3, [pc, #96]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a68:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002a74:	4b13      	ldr	r3, [pc, #76]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a76:	2280      	movs	r2, #128	; 0x80
 8002a78:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a7a:	4b12      	ldr	r3, [pc, #72]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a7c:	2280      	movs	r2, #128	; 0x80
 8002a7e:	0092      	lsls	r2, r2, #2
 8002a80:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a82:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a84:	2280      	movs	r2, #128	; 0x80
 8002a86:	0112      	lsls	r2, r2, #4
 8002a88:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002a8a:	4b0e      	ldr	r3, [pc, #56]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f001 fce3 	bl	8004464 <HAL_DMA_Init>
 8002a9e:	1e03      	subs	r3, r0, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8002aa2:	f000 fa35 	bl	8002f10 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a06      	ldr	r2, [pc, #24]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002aaa:	64da      	str	r2, [r3, #76]	; 0x4c
 8002aac:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <HAL_ADC_MspInit+0xd0>)
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b009      	add	sp, #36	; 0x24
 8002ab8:	bd90      	pop	{r4, r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40012400 	.word	0x40012400
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	2000024c 	.word	0x2000024c
 8002ac8:	40020008 	.word	0x40020008

08002acc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <MX_DMA_Init+0x38>)
 8002ad4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ad6:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <MX_DMA_Init+0x38>)
 8002ad8:	2101      	movs	r1, #1
 8002ada:	430a      	orrs	r2, r1
 8002adc:	631a      	str	r2, [r3, #48]	; 0x30
 8002ade:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <MX_DMA_Init+0x38>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	607b      	str	r3, [r7, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002aea:	2200      	movs	r2, #0
 8002aec:	2100      	movs	r1, #0
 8002aee:	2009      	movs	r0, #9
 8002af0:	f001 fc86 	bl	8004400 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002af4:	2009      	movs	r0, #9
 8002af6:	f001 fc98 	bl	800442a <HAL_NVIC_EnableIRQ>

}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b002      	add	sp, #8
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	40021000 	.word	0x40021000

08002b08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b089      	sub	sp, #36	; 0x24
 8002b0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0e:	240c      	movs	r4, #12
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	0018      	movs	r0, r3
 8002b14:	2314      	movs	r3, #20
 8002b16:	001a      	movs	r2, r3
 8002b18:	2100      	movs	r1, #0
 8002b1a:	f006 fc45 	bl	80093a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1e:	4b3c      	ldr	r3, [pc, #240]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b22:	4b3b      	ldr	r3, [pc, #236]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b24:	2101      	movs	r1, #1
 8002b26:	430a      	orrs	r2, r1
 8002b28:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b2a:	4b39      	ldr	r3, [pc, #228]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2e:	2201      	movs	r2, #1
 8002b30:	4013      	ands	r3, r2
 8002b32:	60bb      	str	r3, [r7, #8]
 8002b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b36:	4b36      	ldr	r3, [pc, #216]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3a:	4b35      	ldr	r3, [pc, #212]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b42:	4b33      	ldr	r3, [pc, #204]	; (8002c10 <MX_GPIO_Init+0x108>)
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	2202      	movs	r2, #2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	607b      	str	r3, [r7, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NRF24_CSN_Pin|USER_LED_Pin|I2C_EN_Pin|GPS_EN_Pin
 8002b4e:	4931      	ldr	r1, [pc, #196]	; (8002c14 <MX_GPIO_Init+0x10c>)
 8002b50:	23a0      	movs	r3, #160	; 0xa0
 8002b52:	05db      	lsls	r3, r3, #23
 8002b54:	2200      	movs	r2, #0
 8002b56:	0018      	movs	r0, r3
 8002b58:	f002 f844 	bl	8004be4 <HAL_GPIO_WritePin>
                          |ADC_EN_Pin|HEATER_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8002b5c:	4b2e      	ldr	r3, [pc, #184]	; (8002c18 <MX_GPIO_Init+0x110>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2110      	movs	r1, #16
 8002b62:	0018      	movs	r0, r3
 8002b64:	f002 f83e 	bl	8004be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|USER_LED_Pin|I2C_EN_Pin|GPS_EN_Pin
 8002b68:	193b      	adds	r3, r7, r4
 8002b6a:	4a2a      	ldr	r2, [pc, #168]	; (8002c14 <MX_GPIO_Init+0x10c>)
 8002b6c:	601a      	str	r2, [r3, #0]
                          |ADC_EN_Pin|HEATER_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	2201      	movs	r2, #1
 8002b72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7a:	193b      	adds	r3, r7, r4
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	193a      	adds	r2, r7, r4
 8002b82:	23a0      	movs	r3, #160	; 0xa0
 8002b84:	05db      	lsls	r3, r3, #23
 8002b86:	0011      	movs	r1, r2
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f001 fead 	bl	80048e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8002b8e:	193b      	adds	r3, r7, r4
 8002b90:	2280      	movs	r2, #128	; 0x80
 8002b92:	0092      	lsls	r2, r2, #2
 8002b94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b96:	193b      	adds	r3, r7, r4
 8002b98:	2200      	movs	r2, #0
 8002b9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002ba2:	193a      	adds	r2, r7, r4
 8002ba4:	23a0      	movs	r3, #160	; 0xa0
 8002ba6:	05db      	lsls	r3, r3, #23
 8002ba8:	0011      	movs	r1, r2
 8002baa:	0018      	movs	r0, r3
 8002bac:	f001 fe9c 	bl	80048e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8002bb0:	193b      	adds	r3, r7, r4
 8002bb2:	2210      	movs	r2, #16
 8002bb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bb6:	193b      	adds	r3, r7, r4
 8002bb8:	2201      	movs	r2, #1
 8002bba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	193b      	adds	r3, r7, r4
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc2:	193b      	adds	r3, r7, r4
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8002bc8:	193b      	adds	r3, r7, r4
 8002bca:	4a13      	ldr	r2, [pc, #76]	; (8002c18 <MX_GPIO_Init+0x110>)
 8002bcc:	0019      	movs	r1, r3
 8002bce:	0010      	movs	r0, r2
 8002bd0:	f001 fe8a 	bl	80048e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8002bd4:	0021      	movs	r1, r4
 8002bd6:	187b      	adds	r3, r7, r1
 8002bd8:	2220      	movs	r2, #32
 8002bda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bdc:	187b      	adds	r3, r7, r1
 8002bde:	2288      	movs	r2, #136	; 0x88
 8002be0:	0352      	lsls	r2, r2, #13
 8002be2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	2200      	movs	r2, #0
 8002be8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002bea:	187b      	adds	r3, r7, r1
 8002bec:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <MX_GPIO_Init+0x110>)
 8002bee:	0019      	movs	r1, r3
 8002bf0:	0010      	movs	r0, r2
 8002bf2:	f001 fe79 	bl	80048e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	2007      	movs	r0, #7
 8002bfc:	f001 fc00 	bl	8004400 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002c00:	2007      	movs	r0, #7
 8002c02:	f001 fc12 	bl	800442a <HAL_NVIC_EnableIRQ>

}
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b009      	add	sp, #36	; 0x24
 8002c0c:	bd90      	pop	{r4, r7, pc}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	40021000 	.word	0x40021000
 8002c14:	00009d02 	.word	0x00009d02
 8002c18:	50000400 	.word	0x50000400

08002c1c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c20:	4b1c      	ldr	r3, [pc, #112]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c22:	4a1d      	ldr	r2, [pc, #116]	; (8002c98 <MX_I2C1_Init+0x7c>)
 8002c24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000103;
 8002c26:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c28:	2204      	movs	r2, #4
 8002c2a:	32ff      	adds	r2, #255	; 0xff
 8002c2c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c2e:	4b19      	ldr	r3, [pc, #100]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c34:	4b17      	ldr	r3, [pc, #92]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c3a:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c40:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c46:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c52:	4b10      	ldr	r3, [pc, #64]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c58:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f002 f806 	bl	8004c6c <HAL_I2C_Init>
 8002c60:	1e03      	subs	r3, r0, #0
 8002c62:	d001      	beq.n	8002c68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c64:	f000 f954 	bl	8002f10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c68:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f002 f893 	bl	8004d98 <HAL_I2CEx_ConfigAnalogFilter>
 8002c72:	1e03      	subs	r3, r0, #0
 8002c74:	d001      	beq.n	8002c7a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002c76:	f000 f94b 	bl	8002f10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <MX_I2C1_Init+0x78>)
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f002 f8d6 	bl	8004e30 <HAL_I2CEx_ConfigDigitalFilter>
 8002c84:	1e03      	subs	r3, r0, #0
 8002c86:	d001      	beq.n	8002c8c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002c88:	f000 f942 	bl	8002f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	20000294 	.word	0x20000294
 8002c98:	40005400 	.word	0x40005400

08002c9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c9c:	b590      	push	{r4, r7, lr}
 8002c9e:	b089      	sub	sp, #36	; 0x24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca4:	240c      	movs	r4, #12
 8002ca6:	193b      	adds	r3, r7, r4
 8002ca8:	0018      	movs	r0, r3
 8002caa:	2314      	movs	r3, #20
 8002cac:	001a      	movs	r2, r3
 8002cae:	2100      	movs	r1, #0
 8002cb0:	f006 fb7a 	bl	80093a8 <memset>
  if(i2cHandle->Instance==I2C1)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a17      	ldr	r2, [pc, #92]	; (8002d18 <HAL_I2C_MspInit+0x7c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d128      	bne.n	8002d10 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cbe:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <HAL_I2C_MspInit+0x80>)
 8002cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_I2C_MspInit+0x80>)
 8002cc4:	2102      	movs	r1, #2
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002cca:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <HAL_I2C_MspInit+0x80>)
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	2202      	movs	r2, #2
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cd6:	0021      	movs	r1, r4
 8002cd8:	187b      	adds	r3, r7, r1
 8002cda:	22c0      	movs	r2, #192	; 0xc0
 8002cdc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cde:	187b      	adds	r3, r7, r1
 8002ce0:	2212      	movs	r2, #18
 8002ce2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce4:	187b      	adds	r3, r7, r1
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cea:	187b      	adds	r3, r7, r1
 8002cec:	2203      	movs	r2, #3
 8002cee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002cf0:	187b      	adds	r3, r7, r1
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf6:	187b      	adds	r3, r7, r1
 8002cf8:	4a09      	ldr	r2, [pc, #36]	; (8002d20 <HAL_I2C_MspInit+0x84>)
 8002cfa:	0019      	movs	r1, r3
 8002cfc:	0010      	movs	r0, r2
 8002cfe:	f001 fdf3 	bl	80048e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d02:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <HAL_I2C_MspInit+0x80>)
 8002d04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_I2C_MspInit+0x80>)
 8002d08:	2180      	movs	r1, #128	; 0x80
 8002d0a:	0389      	lsls	r1, r1, #14
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d10:	46c0      	nop			; (mov r8, r8)
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b009      	add	sp, #36	; 0x24
 8002d16:	bd90      	pop	{r4, r7, pc}
 8002d18:	40005400 	.word	0x40005400
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	50000400 	.word	0x50000400

08002d24 <HAL_TIM_PeriodElapsedCallback>:
    NEO6_ReceiveUartChar(&GpsState);
  }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  if (htim == &htim6)
  {


  }
}
 8002d2c:	46c0      	nop			; (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b002      	add	sp, #8
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	if(HeartBeatIndex > 254)
 8002d3c:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <HAL_ADC_ConvCpltCallback+0x40>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2bff      	cmp	r3, #255	; 0xff
 8002d44:	d102      	bne.n	8002d4c <HAL_ADC_ConvCpltCallback+0x18>
	{
		HeartBeatIndex = 0;
 8002d46:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_ADC_ConvCpltCallback+0x40>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
	}
	HeartBeatArray[HeartBeatIndex] = HeartBeatValue;
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_ADC_ConvCpltCallback+0x40>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	001a      	movs	r2, r3
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <HAL_ADC_ConvCpltCallback+0x44>)
 8002d56:	6819      	ldr	r1, [r3, #0]
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <HAL_ADC_ConvCpltCallback+0x48>)
 8002d5a:	0092      	lsls	r2, r2, #2
 8002d5c:	50d1      	str	r1, [r2, r3]
	HeartBeatIndex++;
 8002d5e:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <HAL_ADC_ConvCpltCallback+0x40>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	3301      	adds	r3, #1
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	4b02      	ldr	r3, [pc, #8]	; (8002d74 <HAL_ADC_ConvCpltCallback+0x40>)
 8002d6a:	701a      	strb	r2, [r3, #0]
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200007ec 	.word	0x200007ec
 8002d78:	200003ec 	.word	0x200003ec
 8002d7c:	200003f0 	.word	0x200003f0

08002d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d86:	f000 fdc5 	bl	8003914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d8a:	f000 f84d 	bl	8002e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d8e:	f7ff febb 	bl	8002b08 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d92:	f7ff fe9b 	bl	8002acc <MX_DMA_Init>
  MX_ADC_Init();
 8002d96:	f7ff fdc9 	bl	800292c <MX_ADC_Init>
  MX_I2C1_Init();
 8002d9a:	f7ff ff3f 	bl	8002c1c <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8002d9e:	f000 fab3 	bl	8003308 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002da2:	f000 f8bb 	bl	8002f1c <MX_SPI1_Init>
  MX_TIM6_Init();
 8002da6:	f000 fa51 	bl	800324c <MX_TIM6_Init>
  /* USER CODE BEGIN WHILE */

//  AHT20_Init();
//  NEO6_Init(&GpsState, &hlpuart1);

  HAL_TIM_Base_Start_IT(&htim6);
 8002daa:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <main+0x88>)
 8002dac:	0018      	movs	r0, r3
 8002dae:	f003 f849 	bl	8005e44 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8002db2:	4b16      	ldr	r3, [pc, #88]	; (8002e0c <main+0x8c>)
 8002db4:	2100      	movs	r1, #0
 8002db6:	0018      	movs	r0, r3
 8002db8:	f001 f9d8 	bl	800416c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, &HeartBeatValue, 2);
 8002dbc:	4914      	ldr	r1, [pc, #80]	; (8002e10 <main+0x90>)
 8002dbe:	4b13      	ldr	r3, [pc, #76]	; (8002e0c <main+0x8c>)
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f000 ffae 	bl	8003d24 <HAL_ADC_Start_DMA>

//  uint32_t Timer = HAL_GetTick();
  int pulse = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	607b      	str	r3, [r7, #4]
    /* USER CODE BEGIN 3 */

//	AHT20_Read(&Temp, &Hum); // reads AHT20 measurements every second // timer nie dziaa wic jest tu
//	MessageLength = sprintf(Mess, "Temperature = %.1fC\n\r Hum = %.1f\n\r Heartrate = <TODO>\n\r", Temp, Hum);

	pulse = get_pulse((uint16_t*)HeartBeatArray, 255);
 8002dcc:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <main+0x94>)
 8002dce:	21ff      	movs	r1, #255	; 0xff
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	f000 fb2d 	bl	8003430 <get_pulse>
 8002dd6:	0003      	movs	r3, r0
 8002dd8:	607b      	str	r3, [r7, #4]
	MessageLength = sprintf(Message, "pulse = %d\n\r", pulse);
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	490e      	ldr	r1, [pc, #56]	; (8002e18 <main+0x98>)
 8002dde:	4b0f      	ldr	r3, [pc, #60]	; (8002e1c <main+0x9c>)
 8002de0:	0018      	movs	r0, r3
 8002de2:	f006 f9cf 	bl	8009184 <siprintf>
 8002de6:	0003      	movs	r3, r0
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <main+0xa0>)
 8002dec:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1, Message, MessageLength);
 8002dee:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <main+0xa0>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	4909      	ldr	r1, [pc, #36]	; (8002e1c <main+0x9c>)
 8002df6:	4b0b      	ldr	r3, [pc, #44]	; (8002e24 <main+0xa4>)
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f003 fa8d 	bl	8006318 <HAL_UART_Transmit_IT>

	HAL_Delay(100);
 8002dfe:	2064      	movs	r0, #100	; 0x64
 8002e00:	f000 fdf8 	bl	80039f4 <HAL_Delay>
	pulse = get_pulse((uint16_t*)HeartBeatArray, 255);
 8002e04:	e7e2      	b.n	8002dcc <main+0x4c>
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	2000084c 	.word	0x2000084c
 8002e0c:	200001f0 	.word	0x200001f0
 8002e10:	200003ec 	.word	0x200003ec
 8002e14:	200003f0 	.word	0x200003f0
 8002e18:	0800bec8 	.word	0x0800bec8
 8002e1c:	200002ec 	.word	0x200002ec
 8002e20:	200002e8 	.word	0x200002e8
 8002e24:	2000088c 	.word	0x2000088c

08002e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e28:	b590      	push	{r4, r7, lr}
 8002e2a:	b09b      	sub	sp, #108	; 0x6c
 8002e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e2e:	2434      	movs	r4, #52	; 0x34
 8002e30:	193b      	adds	r3, r7, r4
 8002e32:	0018      	movs	r0, r3
 8002e34:	2334      	movs	r3, #52	; 0x34
 8002e36:	001a      	movs	r2, r3
 8002e38:	2100      	movs	r1, #0
 8002e3a:	f006 fab5 	bl	80093a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e3e:	2320      	movs	r3, #32
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	0018      	movs	r0, r3
 8002e44:	2314      	movs	r3, #20
 8002e46:	001a      	movs	r2, r3
 8002e48:	2100      	movs	r1, #0
 8002e4a:	f006 faad 	bl	80093a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e4e:	003b      	movs	r3, r7
 8002e50:	0018      	movs	r0, r3
 8002e52:	2320      	movs	r3, #32
 8002e54:	001a      	movs	r2, r3
 8002e56:	2100      	movs	r1, #0
 8002e58:	f006 faa6 	bl	80093a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e5c:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <SystemClock_Config+0xe0>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a2a      	ldr	r2, [pc, #168]	; (8002f0c <SystemClock_Config+0xe4>)
 8002e62:	401a      	ands	r2, r3
 8002e64:	4b28      	ldr	r3, [pc, #160]	; (8002f08 <SystemClock_Config+0xe0>)
 8002e66:	2180      	movs	r1, #128	; 0x80
 8002e68:	0109      	lsls	r1, r1, #4
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e6e:	0021      	movs	r1, r4
 8002e70:	187b      	adds	r3, r7, r1
 8002e72:	2202      	movs	r2, #2
 8002e74:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e76:	187b      	adds	r3, r7, r1
 8002e78:	2201      	movs	r2, #1
 8002e7a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e7c:	187b      	adds	r3, r7, r1
 8002e7e:	2210      	movs	r2, #16
 8002e80:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e82:	187b      	adds	r3, r7, r1
 8002e84:	2202      	movs	r2, #2
 8002e86:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e88:	187b      	adds	r3, r7, r1
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8002e8e:	187b      	adds	r3, r7, r1
 8002e90:	2200      	movs	r2, #0
 8002e92:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002e94:	187b      	adds	r3, r7, r1
 8002e96:	2280      	movs	r2, #128	; 0x80
 8002e98:	0412      	lsls	r2, r2, #16
 8002e9a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e9c:	187b      	adds	r3, r7, r1
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f002 f812 	bl	8004ec8 <HAL_RCC_OscConfig>
 8002ea4:	1e03      	subs	r3, r0, #0
 8002ea6:	d001      	beq.n	8002eac <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002ea8:	f000 f832 	bl	8002f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002eac:	2120      	movs	r1, #32
 8002eae:	187b      	adds	r3, r7, r1
 8002eb0:	220f      	movs	r2, #15
 8002eb2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eb4:	187b      	adds	r3, r7, r1
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8002eba:	187b      	adds	r3, r7, r1
 8002ebc:	22b0      	movs	r2, #176	; 0xb0
 8002ebe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ec0:	187b      	adds	r3, r7, r1
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ec6:	187b      	adds	r3, r7, r1
 8002ec8:	2200      	movs	r2, #0
 8002eca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	2100      	movs	r1, #0
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f002 fb75 	bl	80055c0 <HAL_RCC_ClockConfig>
 8002ed6:	1e03      	subs	r3, r0, #0
 8002ed8:	d001      	beq.n	8002ede <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002eda:	f000 f819 	bl	8002f10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8002ede:	003b      	movs	r3, r7
 8002ee0:	220c      	movs	r2, #12
 8002ee2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ee4:	003b      	movs	r3, r7
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002eea:	003b      	movs	r3, r7
 8002eec:	2200      	movs	r2, #0
 8002eee:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ef0:	003b      	movs	r3, r7
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f002 fd88 	bl	8005a08 <HAL_RCCEx_PeriphCLKConfig>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d001      	beq.n	8002f00 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8002efc:	f000 f808 	bl	8002f10 <Error_Handler>
  }
}
 8002f00:	46c0      	nop			; (mov r8, r8)
 8002f02:	46bd      	mov	sp, r7
 8002f04:	b01b      	add	sp, #108	; 0x6c
 8002f06:	bd90      	pop	{r4, r7, pc}
 8002f08:	40007000 	.word	0x40007000
 8002f0c:	ffffe7ff 	.word	0xffffe7ff

08002f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f14:	b672      	cpsid	i
}
 8002f16:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f18:	e7fe      	b.n	8002f18 <Error_Handler+0x8>
	...

08002f1c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f20:	4b18      	ldr	r3, [pc, #96]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f22:	4a19      	ldr	r2, [pc, #100]	; (8002f88 <MX_SPI1_Init+0x6c>)
 8002f24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f26:	4b17      	ldr	r3, [pc, #92]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f28:	2282      	movs	r2, #130	; 0x82
 8002f2a:	0052      	lsls	r2, r2, #1
 8002f2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f2e:	4b15      	ldr	r3, [pc, #84]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f34:	4b13      	ldr	r3, [pc, #76]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f3a:	4b12      	ldr	r3, [pc, #72]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f40:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f46:	4b0f      	ldr	r3, [pc, #60]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f48:	2280      	movs	r2, #128	; 0x80
 8002f4a:	0092      	lsls	r2, r2, #2
 8002f4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f54:	4b0b      	ldr	r3, [pc, #44]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f60:	4b08      	ldr	r3, [pc, #32]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f66:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f68:	2207      	movs	r2, #7
 8002f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f6c:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <MX_SPI1_Init+0x68>)
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f002 fe94 	bl	8005c9c <HAL_SPI_Init>
 8002f74:	1e03      	subs	r3, r0, #0
 8002f76:	d001      	beq.n	8002f7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002f78:	f7ff ffca 	bl	8002f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f7c:	46c0      	nop			; (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	200007f0 	.word	0x200007f0
 8002f88:	40013000 	.word	0x40013000

08002f8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f8c:	b590      	push	{r4, r7, lr}
 8002f8e:	b089      	sub	sp, #36	; 0x24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f94:	240c      	movs	r4, #12
 8002f96:	193b      	adds	r3, r7, r4
 8002f98:	0018      	movs	r0, r3
 8002f9a:	2314      	movs	r3, #20
 8002f9c:	001a      	movs	r2, r3
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	f006 fa02 	bl	80093a8 <memset>
  if(spiHandle->Instance==SPI1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a18      	ldr	r2, [pc, #96]	; (800300c <HAL_SPI_MspInit+0x80>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d129      	bne.n	8003002 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fae:	4b18      	ldr	r3, [pc, #96]	; (8003010 <HAL_SPI_MspInit+0x84>)
 8002fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fb2:	4b17      	ldr	r3, [pc, #92]	; (8003010 <HAL_SPI_MspInit+0x84>)
 8002fb4:	2180      	movs	r1, #128	; 0x80
 8002fb6:	0149      	lsls	r1, r1, #5
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fbc:	4b14      	ldr	r3, [pc, #80]	; (8003010 <HAL_SPI_MspInit+0x84>)
 8002fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc0:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_SPI_MspInit+0x84>)
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fc8:	4b11      	ldr	r3, [pc, #68]	; (8003010 <HAL_SPI_MspInit+0x84>)
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	2201      	movs	r2, #1
 8002fce:	4013      	ands	r3, r2
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002fd4:	0021      	movs	r1, r4
 8002fd6:	187b      	adds	r3, r7, r1
 8002fd8:	22e0      	movs	r2, #224	; 0xe0
 8002fda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fdc:	187b      	adds	r3, r7, r1
 8002fde:	2202      	movs	r2, #2
 8002fe0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	187b      	adds	r3, r7, r1
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe8:	187b      	adds	r3, r7, r1
 8002fea:	2203      	movs	r2, #3
 8002fec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002fee:	187b      	adds	r3, r7, r1
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff4:	187a      	adds	r2, r7, r1
 8002ff6:	23a0      	movs	r3, #160	; 0xa0
 8002ff8:	05db      	lsls	r3, r3, #23
 8002ffa:	0011      	movs	r1, r2
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f001 fc73 	bl	80048e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	46bd      	mov	sp, r7
 8003006:	b009      	add	sp, #36	; 0x24
 8003008:	bd90      	pop	{r4, r7, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	40013000 	.word	0x40013000
 8003010:	40021000 	.word	0x40021000

08003014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003018:	4b07      	ldr	r3, [pc, #28]	; (8003038 <HAL_MspInit+0x24>)
 800301a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301c:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_MspInit+0x24>)
 800301e:	2101      	movs	r1, #1
 8003020:	430a      	orrs	r2, r1
 8003022:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003024:	4b04      	ldr	r3, [pc, #16]	; (8003038 <HAL_MspInit+0x24>)
 8003026:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003028:	4b03      	ldr	r3, [pc, #12]	; (8003038 <HAL_MspInit+0x24>)
 800302a:	2180      	movs	r1, #128	; 0x80
 800302c:	0549      	lsls	r1, r1, #21
 800302e:	430a      	orrs	r2, r1
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40021000 	.word	0x40021000

0800303c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003040:	e7fe      	b.n	8003040 <NMI_Handler+0x4>

08003042 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003046:	e7fe      	b.n	8003046 <HardFault_Handler+0x4>

08003048 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800304c:	46c0      	nop			; (mov r8, r8)
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003060:	f000 fcac 	bl	80039bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003064:	46c0      	nop			; (mov r8, r8)
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 800306e:	2020      	movs	r0, #32
 8003070:	f001 fdd6 	bl	8004c20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003074:	46c0      	nop			; (mov r8, r8)
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003080:	4b03      	ldr	r3, [pc, #12]	; (8003090 <DMA1_Channel1_IRQHandler+0x14>)
 8003082:	0018      	movs	r0, r3
 8003084:	f001 fb53 	bl	800472e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003088:	46c0      	nop			; (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	2000024c 	.word	0x2000024c

08003094 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003098:	4b03      	ldr	r3, [pc, #12]	; (80030a8 <TIM6_IRQHandler+0x14>)
 800309a:	0018      	movs	r0, r3
 800309c:	f002 ff24 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80030a0:	46c0      	nop			; (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	2000084c 	.word	0x2000084c

080030ac <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 28.
  */
void LPUART1_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80030b0:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <LPUART1_IRQHandler+0x14>)
 80030b2:	0018      	movs	r0, r3
 80030b4:	f003 f9a0 	bl	80063f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80030b8:	46c0      	nop			; (mov r8, r8)
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	2000088c 	.word	0x2000088c

080030c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  return 1;
 80030c8:	2301      	movs	r3, #1
}
 80030ca:	0018      	movs	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <_kill>:

int _kill(int pid, int sig)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030da:	f006 f9d1 	bl	8009480 <__errno>
 80030de:	0003      	movs	r3, r0
 80030e0:	2216      	movs	r2, #22
 80030e2:	601a      	str	r2, [r3, #0]
  return -1;
 80030e4:	2301      	movs	r3, #1
 80030e6:	425b      	negs	r3, r3
}
 80030e8:	0018      	movs	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	b002      	add	sp, #8
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <_exit>:

void _exit (int status)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030f8:	2301      	movs	r3, #1
 80030fa:	425a      	negs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	0011      	movs	r1, r2
 8003100:	0018      	movs	r0, r3
 8003102:	f7ff ffe5 	bl	80030d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003106:	e7fe      	b.n	8003106 <_exit+0x16>

08003108 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	e00a      	b.n	8003130 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800311a:	e000      	b.n	800311e <_read+0x16>
 800311c:	bf00      	nop
 800311e:	0001      	movs	r1, r0
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	60ba      	str	r2, [r7, #8]
 8003126:	b2ca      	uxtb	r2, r1
 8003128:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	3301      	adds	r3, #1
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	429a      	cmp	r2, r3
 8003136:	dbf0      	blt.n	800311a <_read+0x12>
  }

  return len;
 8003138:	687b      	ldr	r3, [r7, #4]
}
 800313a:	0018      	movs	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	b006      	add	sp, #24
 8003140:	bd80      	pop	{r7, pc}

08003142 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b086      	sub	sp, #24
 8003146:	af00      	add	r7, sp, #0
 8003148:	60f8      	str	r0, [r7, #12]
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	e009      	b.n	8003168 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	1c5a      	adds	r2, r3, #1
 8003158:	60ba      	str	r2, [r7, #8]
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	0018      	movs	r0, r3
 800315e:	e000      	b.n	8003162 <_write+0x20>
 8003160:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	3301      	adds	r3, #1
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	429a      	cmp	r2, r3
 800316e:	dbf1      	blt.n	8003154 <_write+0x12>
  }
  return len;
 8003170:	687b      	ldr	r3, [r7, #4]
}
 8003172:	0018      	movs	r0, r3
 8003174:	46bd      	mov	sp, r7
 8003176:	b006      	add	sp, #24
 8003178:	bd80      	pop	{r7, pc}

0800317a <_close>:

int _close(int file)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b082      	sub	sp, #8
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003182:	2301      	movs	r3, #1
 8003184:	425b      	negs	r3, r3
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	b002      	add	sp, #8
 800318c:	bd80      	pop	{r7, pc}

0800318e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b082      	sub	sp, #8
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	0192      	lsls	r2, r2, #6
 800319e:	605a      	str	r2, [r3, #4]
  return 0;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	0018      	movs	r0, r3
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b002      	add	sp, #8
 80031a8:	bd80      	pop	{r7, pc}

080031aa <_isatty>:

int _isatty(int file)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031b2:	2301      	movs	r3, #1
}
 80031b4:	0018      	movs	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b002      	add	sp, #8
 80031ba:	bd80      	pop	{r7, pc}

080031bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	0018      	movs	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b004      	add	sp, #16
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031dc:	4a14      	ldr	r2, [pc, #80]	; (8003230 <_sbrk+0x5c>)
 80031de:	4b15      	ldr	r3, [pc, #84]	; (8003234 <_sbrk+0x60>)
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031e8:	4b13      	ldr	r3, [pc, #76]	; (8003238 <_sbrk+0x64>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d102      	bne.n	80031f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031f0:	4b11      	ldr	r3, [pc, #68]	; (8003238 <_sbrk+0x64>)
 80031f2:	4a12      	ldr	r2, [pc, #72]	; (800323c <_sbrk+0x68>)
 80031f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031f6:	4b10      	ldr	r3, [pc, #64]	; (8003238 <_sbrk+0x64>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	18d3      	adds	r3, r2, r3
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	429a      	cmp	r2, r3
 8003202:	d207      	bcs.n	8003214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003204:	f006 f93c 	bl	8009480 <__errno>
 8003208:	0003      	movs	r3, r0
 800320a:	220c      	movs	r2, #12
 800320c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800320e:	2301      	movs	r3, #1
 8003210:	425b      	negs	r3, r3
 8003212:	e009      	b.n	8003228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003214:	4b08      	ldr	r3, [pc, #32]	; (8003238 <_sbrk+0x64>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800321a:	4b07      	ldr	r3, [pc, #28]	; (8003238 <_sbrk+0x64>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	18d2      	adds	r2, r2, r3
 8003222:	4b05      	ldr	r3, [pc, #20]	; (8003238 <_sbrk+0x64>)
 8003224:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003226:	68fb      	ldr	r3, [r7, #12]
}
 8003228:	0018      	movs	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	b006      	add	sp, #24
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20005000 	.word	0x20005000
 8003234:	00000400 	.word	0x00000400
 8003238:	20000848 	.word	0x20000848
 800323c:	20000a68 	.word	0x20000a68

08003240 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003244:	46c0      	nop			; (mov r8, r8)
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003252:	003b      	movs	r3, r7
 8003254:	0018      	movs	r0, r3
 8003256:	2308      	movs	r3, #8
 8003258:	001a      	movs	r2, r3
 800325a:	2100      	movs	r1, #0
 800325c:	f006 f8a4 	bl	80093a8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003260:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <MX_TIM6_Init+0x6c>)
 8003262:	4a16      	ldr	r2, [pc, #88]	; (80032bc <MX_TIM6_Init+0x70>)
 8003264:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3199;
 8003266:	4b14      	ldr	r3, [pc, #80]	; (80032b8 <MX_TIM6_Init+0x6c>)
 8003268:	4a15      	ldr	r2, [pc, #84]	; (80032c0 <MX_TIM6_Init+0x74>)
 800326a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326c:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <MX_TIM6_Init+0x6c>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <MX_TIM6_Init+0x6c>)
 8003274:	4a13      	ldr	r2, [pc, #76]	; (80032c4 <MX_TIM6_Init+0x78>)
 8003276:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003278:	4b0f      	ldr	r3, [pc, #60]	; (80032b8 <MX_TIM6_Init+0x6c>)
 800327a:	2200      	movs	r2, #0
 800327c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800327e:	4b0e      	ldr	r3, [pc, #56]	; (80032b8 <MX_TIM6_Init+0x6c>)
 8003280:	0018      	movs	r0, r3
 8003282:	f002 fd9f 	bl	8005dc4 <HAL_TIM_Base_Init>
 8003286:	1e03      	subs	r3, r0, #0
 8003288:	d001      	beq.n	800328e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800328a:	f7ff fe41 	bl	8002f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800328e:	003b      	movs	r3, r7
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003294:	003b      	movs	r3, r7
 8003296:	2200      	movs	r2, #0
 8003298:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800329a:	003a      	movs	r2, r7
 800329c:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <MX_TIM6_Init+0x6c>)
 800329e:	0011      	movs	r1, r2
 80032a0:	0018      	movs	r0, r3
 80032a2:	f002 ff87 	bl	80061b4 <HAL_TIMEx_MasterConfigSynchronization>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d001      	beq.n	80032ae <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80032aa:	f7ff fe31 	bl	8002f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b002      	add	sp, #8
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	2000084c 	.word	0x2000084c
 80032bc:	40001000 	.word	0x40001000
 80032c0:	00000c7f 	.word	0x00000c7f
 80032c4:	0000270f 	.word	0x0000270f

080032c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a0a      	ldr	r2, [pc, #40]	; (8003300 <HAL_TIM_Base_MspInit+0x38>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d10d      	bne.n	80032f6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_TIM_Base_MspInit+0x3c>)
 80032dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032de:	4b09      	ldr	r3, [pc, #36]	; (8003304 <HAL_TIM_Base_MspInit+0x3c>)
 80032e0:	2110      	movs	r1, #16
 80032e2:	430a      	orrs	r2, r1
 80032e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	2011      	movs	r0, #17
 80032ec:	f001 f888 	bl	8004400 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80032f0:	2011      	movs	r0, #17
 80032f2:	f001 f89a 	bl	800442a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	46bd      	mov	sp, r7
 80032fa:	b002      	add	sp, #8
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	40001000 	.word	0x40001000
 8003304:	40021000 	.word	0x40021000

08003308 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800330c:	4b15      	ldr	r3, [pc, #84]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 800330e:	4a16      	ldr	r2, [pc, #88]	; (8003368 <MX_LPUART1_UART_Init+0x60>)
 8003310:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003312:	4b14      	ldr	r3, [pc, #80]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003314:	2296      	movs	r2, #150	; 0x96
 8003316:	0192      	lsls	r2, r2, #6
 8003318:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800331a:	4b12      	ldr	r3, [pc, #72]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003320:	4b10      	ldr	r3, [pc, #64]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003322:	2200      	movs	r2, #0
 8003324:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003326:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003328:	2200      	movs	r2, #0
 800332a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800332c:	4b0d      	ldr	r3, [pc, #52]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 800332e:	220c      	movs	r2, #12
 8003330:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003332:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003334:	2200      	movs	r2, #0
 8003336:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 800333a:	2200      	movs	r2, #0
 800333c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800333e:	4b09      	ldr	r3, [pc, #36]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003340:	2210      	movs	r2, #16
 8003342:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003344:	4b07      	ldr	r3, [pc, #28]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 8003346:	2280      	movs	r2, #128	; 0x80
 8003348:	0152      	lsls	r2, r2, #5
 800334a:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800334c:	4b05      	ldr	r3, [pc, #20]	; (8003364 <MX_LPUART1_UART_Init+0x5c>)
 800334e:	0018      	movs	r0, r3
 8003350:	f002 ff8e 	bl	8006270 <HAL_UART_Init>
 8003354:	1e03      	subs	r3, r0, #0
 8003356:	d001      	beq.n	800335c <MX_LPUART1_UART_Init+0x54>
  {
    Error_Handler();
 8003358:	f7ff fdda 	bl	8002f10 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800335c:	46c0      	nop			; (mov r8, r8)
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	2000088c 	.word	0x2000088c
 8003368:	40004800 	.word	0x40004800

0800336c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800336c:	b590      	push	{r4, r7, lr}
 800336e:	b089      	sub	sp, #36	; 0x24
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003374:	240c      	movs	r4, #12
 8003376:	193b      	adds	r3, r7, r4
 8003378:	0018      	movs	r0, r3
 800337a:	2314      	movs	r3, #20
 800337c:	001a      	movs	r2, r3
 800337e:	2100      	movs	r1, #0
 8003380:	f006 f812 	bl	80093a8 <memset>
  if(uartHandle->Instance==LPUART1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a1c      	ldr	r2, [pc, #112]	; (80033fc <HAL_UART_MspInit+0x90>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d131      	bne.n	80033f2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800338e:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_UART_MspInit+0x94>)
 8003390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <HAL_UART_MspInit+0x94>)
 8003394:	2180      	movs	r1, #128	; 0x80
 8003396:	02c9      	lsls	r1, r1, #11
 8003398:	430a      	orrs	r2, r1
 800339a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800339c:	4b18      	ldr	r3, [pc, #96]	; (8003400 <HAL_UART_MspInit+0x94>)
 800339e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a0:	4b17      	ldr	r3, [pc, #92]	; (8003400 <HAL_UART_MspInit+0x94>)
 80033a2:	2101      	movs	r1, #1
 80033a4:	430a      	orrs	r2, r1
 80033a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80033a8:	4b15      	ldr	r3, [pc, #84]	; (8003400 <HAL_UART_MspInit+0x94>)
 80033aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ac:	2201      	movs	r2, #1
 80033ae:	4013      	ands	r3, r2
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033b4:	0021      	movs	r1, r4
 80033b6:	187b      	adds	r3, r7, r1
 80033b8:	220c      	movs	r2, #12
 80033ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033bc:	187b      	adds	r3, r7, r1
 80033be:	2202      	movs	r2, #2
 80033c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	187b      	adds	r3, r7, r1
 80033c4:	2200      	movs	r2, #0
 80033c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	2203      	movs	r2, #3
 80033cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80033ce:	187b      	adds	r3, r7, r1
 80033d0:	2206      	movs	r2, #6
 80033d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d4:	187a      	adds	r2, r7, r1
 80033d6:	23a0      	movs	r3, #160	; 0xa0
 80033d8:	05db      	lsls	r3, r3, #23
 80033da:	0011      	movs	r1, r2
 80033dc:	0018      	movs	r0, r3
 80033de:	f001 fa83 	bl	80048e8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80033e2:	2200      	movs	r2, #0
 80033e4:	2100      	movs	r1, #0
 80033e6:	201d      	movs	r0, #29
 80033e8:	f001 f80a 	bl	8004400 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80033ec:	201d      	movs	r0, #29
 80033ee:	f001 f81c 	bl	800442a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b009      	add	sp, #36	; 0x24
 80033f8:	bd90      	pop	{r4, r7, pc}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	40004800 	.word	0x40004800
 8003400:	40021000 	.word	0x40021000

08003404 <adc_to_digital>:
#include "App/pv_pulse.h"

#include <stdint.h>
#include <string.h>

uint8_t adc_to_digital( uint16_t sample, uint16_t mean) {
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	0002      	movs	r2, r0
 800340c:	1dbb      	adds	r3, r7, #6
 800340e:	801a      	strh	r2, [r3, #0]
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	1c0a      	adds	r2, r1, #0
 8003414:	801a      	strh	r2, [r3, #0]
    if( sample >= mean ) return 1;
 8003416:	1dba      	adds	r2, r7, #6
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	8812      	ldrh	r2, [r2, #0]
 800341c:	881b      	ldrh	r3, [r3, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d301      	bcc.n	8003426 <adc_to_digital+0x22>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <adc_to_digital+0x24>
    return 0;
 8003426:	2300      	movs	r3, #0
}
 8003428:	0018      	movs	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	b002      	add	sp, #8
 800342e:	bd80      	pop	{r7, pc}

08003430 <get_pulse>:

int get_pulse( uint16_t* adc_buf, uint16_t arr_size) {
 8003430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003432:	4cd7      	ldr	r4, [pc, #860]	; (8003790 <get_pulse+0x360>)
 8003434:	44a5      	add	sp, r4
 8003436:	af00      	add	r7, sp, #0
 8003438:	61f8      	str	r0, [r7, #28]
 800343a:	0008      	movs	r0, r1
 800343c:	49d5      	ldr	r1, [pc, #852]	; (8003794 <get_pulse+0x364>)
 800343e:	268c      	movs	r6, #140	; 0x8c
 8003440:	00b6      	lsls	r6, r6, #2
 8003442:	0033      	movs	r3, r6
 8003444:	1989      	adds	r1, r1, r6
 8003446:	2218      	movs	r2, #24
 8003448:	4694      	mov	ip, r2
 800344a:	44bc      	add	ip, r7
 800344c:	4461      	add	r1, ip
 800344e:	8008      	strh	r0, [r1, #0]
 8003450:	4669      	mov	r1, sp
 8003452:	000e      	movs	r6, r1

    uint16_t samples[arr_size];
 8003454:	49cf      	ldr	r1, [pc, #828]	; (8003794 <get_pulse+0x364>)
 8003456:	0018      	movs	r0, r3
 8003458:	1809      	adds	r1, r1, r0
 800345a:	2318      	movs	r3, #24
 800345c:	469c      	mov	ip, r3
 800345e:	44bc      	add	ip, r7
 8003460:	4461      	add	r1, ip
 8003462:	8809      	ldrh	r1, [r1, #0]
 8003464:	0008      	movs	r0, r1
 8003466:	3801      	subs	r0, #1
 8003468:	2386      	movs	r3, #134	; 0x86
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	2218      	movs	r2, #24
 800346e:	189b      	adds	r3, r3, r2
 8003470:	19db      	adds	r3, r3, r7
 8003472:	6018      	str	r0, [r3, #0]
 8003474:	6139      	str	r1, [r7, #16]
 8003476:	2000      	movs	r0, #0
 8003478:	6178      	str	r0, [r7, #20]
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	0f18      	lsrs	r0, r3, #28
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	011d      	lsls	r5, r3, #4
 8003482:	4305      	orrs	r5, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	011c      	lsls	r4, r3, #4
 8003488:	6039      	str	r1, [r7, #0]
 800348a:	2000      	movs	r0, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	683c      	ldr	r4, [r7, #0]
 8003490:	687d      	ldr	r5, [r7, #4]
 8003492:	0023      	movs	r3, r4
 8003494:	0f18      	lsrs	r0, r3, #28
 8003496:	002b      	movs	r3, r5
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4303      	orrs	r3, r0
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	0023      	movs	r3, r4
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	000b      	movs	r3, r1
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	3307      	adds	r3, #7
 80034ae:	08db      	lsrs	r3, r3, #3
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	466a      	mov	r2, sp
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	469d      	mov	sp, r3
 80034b8:	466b      	mov	r3, sp
 80034ba:	3301      	adds	r3, #1
 80034bc:	085b      	lsrs	r3, r3, #1
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2485      	movs	r4, #133	; 0x85
 80034c2:	00a4      	lsls	r4, r4, #2
 80034c4:	2218      	movs	r2, #24
 80034c6:	18a2      	adds	r2, r4, r2
 80034c8:	19d2      	adds	r2, r2, r7
 80034ca:	6013      	str	r3, [r2, #0]
    // __disable_irq();
    memcpy(&samples, adc_buf, arr_size*2);
 80034cc:	4bb1      	ldr	r3, [pc, #708]	; (8003794 <get_pulse+0x364>)
 80034ce:	208c      	movs	r0, #140	; 0x8c
 80034d0:	0080      	lsls	r0, r0, #2
 80034d2:	181b      	adds	r3, r3, r0
 80034d4:	2218      	movs	r2, #24
 80034d6:	4694      	mov	ip, r2
 80034d8:	44bc      	add	ip, r7
 80034da:	4463      	add	r3, ip
 80034dc:	881b      	ldrh	r3, [r3, #0]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	001a      	movs	r2, r3
 80034e2:	69f9      	ldr	r1, [r7, #28]
 80034e4:	2318      	movs	r3, #24
 80034e6:	18e3      	adds	r3, r4, r3
 80034e8:	19db      	adds	r3, r3, r7
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	0018      	movs	r0, r3
 80034ee:	f005 ffff 	bl	80094f0 <memcpy>

    // Calculate pulse

    // Prescaler ADC_GET_CLOCK_PRESCALER
    // TODO: calculate period
    float period = 1;
 80034f2:	23fe      	movs	r3, #254	; 0xfe
 80034f4:	059b      	lsls	r3, r3, #22
 80034f6:	2284      	movs	r2, #132	; 0x84
 80034f8:	0092      	lsls	r2, r2, #2
 80034fa:	2118      	movs	r1, #24
 80034fc:	1852      	adds	r2, r2, r1
 80034fe:	19d2      	adds	r2, r2, r7
 8003500:	6013      	str	r3, [r2, #0]


    // Calculate mean value
    uint16_t min = 0;
 8003502:	4ba5      	ldr	r3, [pc, #660]	; (8003798 <get_pulse+0x368>)
 8003504:	2218      	movs	r2, #24
 8003506:	189b      	adds	r3, r3, r2
 8003508:	19db      	adds	r3, r3, r7
 800350a:	2200      	movs	r2, #0
 800350c:	801a      	strh	r2, [r3, #0]
    uint16_t max = 0;
 800350e:	238b      	movs	r3, #139	; 0x8b
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	2218      	movs	r2, #24
 8003514:	189b      	adds	r3, r3, r2
 8003516:	19db      	adds	r3, r3, r7
 8003518:	2200      	movs	r2, #0
 800351a:	801a      	strh	r2, [r3, #0]
    for( uint16_t i=0; i < arr_size; i++ ) {
 800351c:	4b9f      	ldr	r3, [pc, #636]	; (800379c <get_pulse+0x36c>)
 800351e:	2218      	movs	r2, #24
 8003520:	189b      	adds	r3, r3, r2
 8003522:	19db      	adds	r3, r3, r7
 8003524:	2200      	movs	r2, #0
 8003526:	801a      	strh	r2, [r3, #0]
 8003528:	e042      	b.n	80035b0 <get_pulse+0x180>
        // printf("%d %d\n", i, samples[i]);
		if( samples[i] > max)
 800352a:	499c      	ldr	r1, [pc, #624]	; (800379c <get_pulse+0x36c>)
 800352c:	2318      	movs	r3, #24
 800352e:	18cb      	adds	r3, r1, r3
 8003530:	19db      	adds	r3, r3, r7
 8003532:	881a      	ldrh	r2, [r3, #0]
 8003534:	2385      	movs	r3, #133	; 0x85
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	2018      	movs	r0, #24
 800353a:	181b      	adds	r3, r3, r0
 800353c:	19db      	adds	r3, r3, r7
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	0052      	lsls	r2, r2, #1
 8003542:	5ad3      	ldrh	r3, [r2, r3]
 8003544:	208b      	movs	r0, #139	; 0x8b
 8003546:	0080      	lsls	r0, r0, #2
 8003548:	2218      	movs	r2, #24
 800354a:	1882      	adds	r2, r0, r2
 800354c:	19d2      	adds	r2, r2, r7
 800354e:	8812      	ldrh	r2, [r2, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d207      	bcs.n	8003564 <get_pulse+0x134>
            max = i;
 8003554:	2318      	movs	r3, #24
 8003556:	18c3      	adds	r3, r0, r3
 8003558:	19db      	adds	r3, r3, r7
 800355a:	2218      	movs	r2, #24
 800355c:	188a      	adds	r2, r1, r2
 800355e:	19d2      	adds	r2, r2, r7
 8003560:	8812      	ldrh	r2, [r2, #0]
 8003562:	801a      	strh	r2, [r3, #0]
        if(  samples[i] < min)
 8003564:	498d      	ldr	r1, [pc, #564]	; (800379c <get_pulse+0x36c>)
 8003566:	2318      	movs	r3, #24
 8003568:	18cb      	adds	r3, r1, r3
 800356a:	19db      	adds	r3, r3, r7
 800356c:	881a      	ldrh	r2, [r3, #0]
 800356e:	2385      	movs	r3, #133	; 0x85
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	2018      	movs	r0, #24
 8003574:	181b      	adds	r3, r3, r0
 8003576:	19db      	adds	r3, r3, r7
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	0052      	lsls	r2, r2, #1
 800357c:	5ad3      	ldrh	r3, [r2, r3]
 800357e:	4886      	ldr	r0, [pc, #536]	; (8003798 <get_pulse+0x368>)
 8003580:	2218      	movs	r2, #24
 8003582:	1882      	adds	r2, r0, r2
 8003584:	19d2      	adds	r2, r2, r7
 8003586:	8812      	ldrh	r2, [r2, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d907      	bls.n	800359c <get_pulse+0x16c>
            min = i;
 800358c:	2318      	movs	r3, #24
 800358e:	18c3      	adds	r3, r0, r3
 8003590:	19db      	adds	r3, r3, r7
 8003592:	2218      	movs	r2, #24
 8003594:	188a      	adds	r2, r1, r2
 8003596:	19d2      	adds	r2, r2, r7
 8003598:	8812      	ldrh	r2, [r2, #0]
 800359a:	801a      	strh	r2, [r3, #0]
    for( uint16_t i=0; i < arr_size; i++ ) {
 800359c:	497f      	ldr	r1, [pc, #508]	; (800379c <get_pulse+0x36c>)
 800359e:	2318      	movs	r3, #24
 80035a0:	18cb      	adds	r3, r1, r3
 80035a2:	19db      	adds	r3, r3, r7
 80035a4:	881a      	ldrh	r2, [r3, #0]
 80035a6:	2318      	movs	r3, #24
 80035a8:	18cb      	adds	r3, r1, r3
 80035aa:	19db      	adds	r3, r3, r7
 80035ac:	3201      	adds	r2, #1
 80035ae:	801a      	strh	r2, [r3, #0]
 80035b0:	4b7a      	ldr	r3, [pc, #488]	; (800379c <get_pulse+0x36c>)
 80035b2:	2218      	movs	r2, #24
 80035b4:	189b      	adds	r3, r3, r2
 80035b6:	19da      	adds	r2, r3, r7
 80035b8:	4b76      	ldr	r3, [pc, #472]	; (8003794 <get_pulse+0x364>)
 80035ba:	218c      	movs	r1, #140	; 0x8c
 80035bc:	0089      	lsls	r1, r1, #2
 80035be:	185b      	adds	r3, r3, r1
 80035c0:	2118      	movs	r1, #24
 80035c2:	468c      	mov	ip, r1
 80035c4:	44bc      	add	ip, r7
 80035c6:	4463      	add	r3, ip
 80035c8:	8812      	ldrh	r2, [r2, #0]
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d3ac      	bcc.n	800352a <get_pulse+0xfa>
    }

    uint16_t mean = (max-min) / 2;
 80035d0:	238b      	movs	r3, #139	; 0x8b
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	2218      	movs	r2, #24
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	19db      	adds	r3, r3, r7
 80035da:	881a      	ldrh	r2, [r3, #0]
 80035dc:	4b6e      	ldr	r3, [pc, #440]	; (8003798 <get_pulse+0x368>)
 80035de:	2118      	movs	r1, #24
 80035e0:	185b      	adds	r3, r3, r1
 80035e2:	19db      	adds	r3, r3, r7
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	d500      	bpl.n	80035ec <get_pulse+0x1bc>
 80035ea:	3301      	adds	r3, #1
 80035ec:	105b      	asrs	r3, r3, #1
 80035ee:	001a      	movs	r2, r3
 80035f0:	496b      	ldr	r1, [pc, #428]	; (80037a0 <get_pulse+0x370>)
 80035f2:	2318      	movs	r3, #24
 80035f4:	18cb      	adds	r3, r1, r3
 80035f6:	19db      	adds	r3, r3, r7
 80035f8:	801a      	strh	r2, [r3, #0]
	// printf("samples end\n max: %d min %d mean: %d\n", max, min, mean);

    // Calculate samples in period
    uint8_t prev = adc_to_digital(samples[0],mean);
 80035fa:	2385      	movs	r3, #133	; 0x85
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	2218      	movs	r2, #24
 8003600:	189b      	adds	r3, r3, r2
 8003602:	19db      	adds	r3, r3, r7
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	881a      	ldrh	r2, [r3, #0]
 8003608:	4b66      	ldr	r3, [pc, #408]	; (80037a4 <get_pulse+0x374>)
 800360a:	2018      	movs	r0, #24
 800360c:	181b      	adds	r3, r3, r0
 800360e:	19dc      	adds	r4, r3, r7
 8003610:	2318      	movs	r3, #24
 8003612:	18cb      	adds	r3, r1, r3
 8003614:	19db      	adds	r3, r3, r7
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	0019      	movs	r1, r3
 800361a:	0010      	movs	r0, r2
 800361c:	f7ff fef2 	bl	8003404 <adc_to_digital>
 8003620:	0003      	movs	r3, r0
 8003622:	7023      	strb	r3, [r4, #0]
    uint8_t edge_count = 0;
 8003624:	4b60      	ldr	r3, [pc, #384]	; (80037a8 <get_pulse+0x378>)
 8003626:	2218      	movs	r2, #24
 8003628:	189b      	adds	r3, r3, r2
 800362a:	19db      	adds	r3, r3, r7
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
    uint16_t sample_count = 0;
 8003630:	4b5e      	ldr	r3, [pc, #376]	; (80037ac <get_pulse+0x37c>)
 8003632:	2218      	movs	r2, #24
 8003634:	189b      	adds	r3, r3, r2
 8003636:	19db      	adds	r3, r3, r7
 8003638:	2200      	movs	r2, #0
 800363a:	801a      	strh	r2, [r3, #0]
    uint16_t samples_per_period[255] = {0};
 800363c:	4b5c      	ldr	r3, [pc, #368]	; (80037b0 <get_pulse+0x380>)
 800363e:	228c      	movs	r2, #140	; 0x8c
 8003640:	0092      	lsls	r2, r2, #2
 8003642:	189b      	adds	r3, r3, r2
 8003644:	2218      	movs	r2, #24
 8003646:	4694      	mov	ip, r2
 8003648:	44bc      	add	ip, r7
 800364a:	4463      	add	r3, ip
 800364c:	0018      	movs	r0, r3
 800364e:	23ff      	movs	r3, #255	; 0xff
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	001a      	movs	r2, r3
 8003654:	2100      	movs	r1, #0
 8003656:	f005 fea7 	bl	80093a8 <memset>
    uint16_t samples_per_period_i = 0;
 800365a:	2389      	movs	r3, #137	; 0x89
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	2218      	movs	r2, #24
 8003660:	189b      	adds	r3, r3, r2
 8003662:	19db      	adds	r3, r3, r7
 8003664:	2200      	movs	r2, #0
 8003666:	801a      	strh	r2, [r3, #0]

    for( uint16_t i=0; i < arr_size; i++ ) {
 8003668:	4b52      	ldr	r3, [pc, #328]	; (80037b4 <get_pulse+0x384>)
 800366a:	2218      	movs	r2, #24
 800366c:	189b      	adds	r3, r3, r2
 800366e:	19db      	adds	r3, r3, r7
 8003670:	2200      	movs	r2, #0
 8003672:	801a      	strh	r2, [r3, #0]
 8003674:	e06c      	b.n	8003750 <get_pulse+0x320>
        if( prev != adc_to_digital(samples[i], mean) ) {
 8003676:	4b4f      	ldr	r3, [pc, #316]	; (80037b4 <get_pulse+0x384>)
 8003678:	2218      	movs	r2, #24
 800367a:	189b      	adds	r3, r3, r2
 800367c:	19db      	adds	r3, r3, r7
 800367e:	881a      	ldrh	r2, [r3, #0]
 8003680:	2385      	movs	r3, #133	; 0x85
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	2118      	movs	r1, #24
 8003686:	185b      	adds	r3, r3, r1
 8003688:	19db      	adds	r3, r3, r7
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	0052      	lsls	r2, r2, #1
 800368e:	5ad2      	ldrh	r2, [r2, r3]
 8003690:	4b43      	ldr	r3, [pc, #268]	; (80037a0 <get_pulse+0x370>)
 8003692:	2118      	movs	r1, #24
 8003694:	185b      	adds	r3, r3, r1
 8003696:	19db      	adds	r3, r3, r7
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	0019      	movs	r1, r3
 800369c:	0010      	movs	r0, r2
 800369e:	f7ff feb1 	bl	8003404 <adc_to_digital>
 80036a2:	0003      	movs	r3, r0
 80036a4:	001a      	movs	r2, r3
 80036a6:	4b3f      	ldr	r3, [pc, #252]	; (80037a4 <get_pulse+0x374>)
 80036a8:	2118      	movs	r1, #24
 80036aa:	185b      	adds	r3, r3, r1
 80036ac:	19db      	adds	r3, r3, r7
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d039      	beq.n	8003728 <get_pulse+0x2f8>
            edge_count++;
 80036b4:	493c      	ldr	r1, [pc, #240]	; (80037a8 <get_pulse+0x378>)
 80036b6:	2318      	movs	r3, #24
 80036b8:	18cb      	adds	r3, r1, r3
 80036ba:	19db      	adds	r3, r3, r7
 80036bc:	781a      	ldrb	r2, [r3, #0]
 80036be:	2318      	movs	r3, #24
 80036c0:	18cb      	adds	r3, r1, r3
 80036c2:	19db      	adds	r3, r3, r7
 80036c4:	3201      	adds	r2, #1
 80036c6:	701a      	strb	r2, [r3, #0]
            if( edge_count > 1 ) {
 80036c8:	2318      	movs	r3, #24
 80036ca:	18cb      	adds	r3, r1, r3
 80036cc:	19db      	adds	r3, r3, r7
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d929      	bls.n	8003728 <get_pulse+0x2f8>
                samples_per_period[samples_per_period_i] = sample_count;
 80036d4:	2089      	movs	r0, #137	; 0x89
 80036d6:	0080      	lsls	r0, r0, #2
 80036d8:	2318      	movs	r3, #24
 80036da:	18c3      	adds	r3, r0, r3
 80036dc:	19db      	adds	r3, r3, r7
 80036de:	881a      	ldrh	r2, [r3, #0]
 80036e0:	4b33      	ldr	r3, [pc, #204]	; (80037b0 <get_pulse+0x380>)
 80036e2:	218c      	movs	r1, #140	; 0x8c
 80036e4:	0089      	lsls	r1, r1, #2
 80036e6:	185b      	adds	r3, r3, r1
 80036e8:	2118      	movs	r1, #24
 80036ea:	468c      	mov	ip, r1
 80036ec:	44bc      	add	ip, r7
 80036ee:	4463      	add	r3, ip
 80036f0:	0052      	lsls	r2, r2, #1
 80036f2:	492e      	ldr	r1, [pc, #184]	; (80037ac <get_pulse+0x37c>)
 80036f4:	2418      	movs	r4, #24
 80036f6:	1909      	adds	r1, r1, r4
 80036f8:	19c9      	adds	r1, r1, r7
 80036fa:	8809      	ldrh	r1, [r1, #0]
 80036fc:	52d1      	strh	r1, [r2, r3]
                if(samples_per_period_i < 254)
 80036fe:	2318      	movs	r3, #24
 8003700:	18c3      	adds	r3, r0, r3
 8003702:	19db      	adds	r3, r3, r7
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	2bfd      	cmp	r3, #253	; 0xfd
 8003708:	d808      	bhi.n	800371c <get_pulse+0x2ec>
                {
                	samples_per_period_i++;
 800370a:	2318      	movs	r3, #24
 800370c:	18c3      	adds	r3, r0, r3
 800370e:	19db      	adds	r3, r3, r7
 8003710:	881a      	ldrh	r2, [r3, #0]
 8003712:	2318      	movs	r3, #24
 8003714:	18c3      	adds	r3, r0, r3
 8003716:	19db      	adds	r3, r3, r7
 8003718:	3201      	adds	r2, #1
 800371a:	801a      	strh	r2, [r3, #0]
                }
                sample_count =0;
 800371c:	4b23      	ldr	r3, [pc, #140]	; (80037ac <get_pulse+0x37c>)
 800371e:	2218      	movs	r2, #24
 8003720:	189b      	adds	r3, r3, r2
 8003722:	19db      	adds	r3, r3, r7
 8003724:	2200      	movs	r2, #0
 8003726:	801a      	strh	r2, [r3, #0]
            }
        } else {

        }
        sample_count++;
 8003728:	4920      	ldr	r1, [pc, #128]	; (80037ac <get_pulse+0x37c>)
 800372a:	2318      	movs	r3, #24
 800372c:	18cb      	adds	r3, r1, r3
 800372e:	19db      	adds	r3, r3, r7
 8003730:	881a      	ldrh	r2, [r3, #0]
 8003732:	2318      	movs	r3, #24
 8003734:	18cb      	adds	r3, r1, r3
 8003736:	19db      	adds	r3, r3, r7
 8003738:	3201      	adds	r2, #1
 800373a:	801a      	strh	r2, [r3, #0]
    for( uint16_t i=0; i < arr_size; i++ ) {
 800373c:	491d      	ldr	r1, [pc, #116]	; (80037b4 <get_pulse+0x384>)
 800373e:	2318      	movs	r3, #24
 8003740:	18cb      	adds	r3, r1, r3
 8003742:	19db      	adds	r3, r3, r7
 8003744:	881a      	ldrh	r2, [r3, #0]
 8003746:	2318      	movs	r3, #24
 8003748:	18cb      	adds	r3, r1, r3
 800374a:	19db      	adds	r3, r3, r7
 800374c:	3201      	adds	r2, #1
 800374e:	801a      	strh	r2, [r3, #0]
 8003750:	4b18      	ldr	r3, [pc, #96]	; (80037b4 <get_pulse+0x384>)
 8003752:	2218      	movs	r2, #24
 8003754:	189b      	adds	r3, r3, r2
 8003756:	19da      	adds	r2, r3, r7
 8003758:	4b0e      	ldr	r3, [pc, #56]	; (8003794 <get_pulse+0x364>)
 800375a:	218c      	movs	r1, #140	; 0x8c
 800375c:	0089      	lsls	r1, r1, #2
 800375e:	185b      	adds	r3, r3, r1
 8003760:	2118      	movs	r1, #24
 8003762:	468c      	mov	ip, r1
 8003764:	44bc      	add	ip, r7
 8003766:	4463      	add	r3, ip
 8003768:	8812      	ldrh	r2, [r2, #0]
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d200      	bcs.n	8003772 <get_pulse+0x342>
 8003770:	e781      	b.n	8003676 <get_pulse+0x246>
    }
	// printf("period 1: %d\n", samples_per_period[0]);


    uint16_t samples_per_period_sum = 0;
 8003772:	2388      	movs	r3, #136	; 0x88
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	2218      	movs	r2, #24
 8003778:	189b      	adds	r3, r3, r2
 800377a:	19db      	adds	r3, r3, r7
 800377c:	2200      	movs	r2, #0
 800377e:	801a      	strh	r2, [r3, #0]

    for( uint16_t i=0; i<(sizeof(samples_per_period)/sizeof(samples_per_period[0])); i++) {
 8003780:	4b0d      	ldr	r3, [pc, #52]	; (80037b8 <get_pulse+0x388>)
 8003782:	2218      	movs	r2, #24
 8003784:	189b      	adds	r3, r3, r2
 8003786:	19db      	adds	r3, r3, r7
 8003788:	2200      	movs	r2, #0
 800378a:	801a      	strh	r2, [r3, #0]
 800378c:	e057      	b.n	800383e <get_pulse+0x40e>
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	fffffdb4 	.word	0xfffffdb4
 8003794:	fffffdd2 	.word	0xfffffdd2
 8003798:	0000022e 	.word	0x0000022e
 800379c:	0000022a 	.word	0x0000022a
 80037a0:	0000020e 	.word	0x0000020e
 80037a4:	0000020d 	.word	0x0000020d
 80037a8:	00000229 	.word	0x00000229
 80037ac:	00000226 	.word	0x00000226
 80037b0:	fffffddc 	.word	0xfffffddc
 80037b4:	00000222 	.word	0x00000222
 80037b8:	0000021e 	.word	0x0000021e
        if( i < samples_per_period_i ) {
 80037bc:	493d      	ldr	r1, [pc, #244]	; (80038b4 <get_pulse+0x484>)
 80037be:	2318      	movs	r3, #24
 80037c0:	18cb      	adds	r3, r1, r3
 80037c2:	19da      	adds	r2, r3, r7
 80037c4:	2389      	movs	r3, #137	; 0x89
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	2018      	movs	r0, #24
 80037ca:	181b      	adds	r3, r3, r0
 80037cc:	19db      	adds	r3, r3, r7
 80037ce:	8812      	ldrh	r2, [r2, #0]
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d219      	bcs.n	800380a <get_pulse+0x3da>
			samples_per_period_sum+=samples_per_period[i];
 80037d6:	2318      	movs	r3, #24
 80037d8:	18cb      	adds	r3, r1, r3
 80037da:	19db      	adds	r3, r3, r7
 80037dc:	881a      	ldrh	r2, [r3, #0]
 80037de:	4b36      	ldr	r3, [pc, #216]	; (80038b8 <get_pulse+0x488>)
 80037e0:	218c      	movs	r1, #140	; 0x8c
 80037e2:	0089      	lsls	r1, r1, #2
 80037e4:	185b      	adds	r3, r3, r1
 80037e6:	2118      	movs	r1, #24
 80037e8:	468c      	mov	ip, r1
 80037ea:	44bc      	add	ip, r7
 80037ec:	4463      	add	r3, ip
 80037ee:	0052      	lsls	r2, r2, #1
 80037f0:	5ad1      	ldrh	r1, [r2, r3]
 80037f2:	2288      	movs	r2, #136	; 0x88
 80037f4:	0092      	lsls	r2, r2, #2
 80037f6:	2318      	movs	r3, #24
 80037f8:	18d3      	adds	r3, r2, r3
 80037fa:	19db      	adds	r3, r3, r7
 80037fc:	2018      	movs	r0, #24
 80037fe:	1812      	adds	r2, r2, r0
 8003800:	19d2      	adds	r2, r2, r7
 8003802:	8812      	ldrh	r2, [r2, #0]
 8003804:	188a      	adds	r2, r1, r2
 8003806:	801a      	strh	r2, [r3, #0]
 8003808:	e00f      	b.n	800382a <get_pulse+0x3fa>
		} else {
			samples_per_period[i]=0;
 800380a:	4b2a      	ldr	r3, [pc, #168]	; (80038b4 <get_pulse+0x484>)
 800380c:	2218      	movs	r2, #24
 800380e:	189b      	adds	r3, r3, r2
 8003810:	19db      	adds	r3, r3, r7
 8003812:	881a      	ldrh	r2, [r3, #0]
 8003814:	4b28      	ldr	r3, [pc, #160]	; (80038b8 <get_pulse+0x488>)
 8003816:	218c      	movs	r1, #140	; 0x8c
 8003818:	0089      	lsls	r1, r1, #2
 800381a:	185b      	adds	r3, r3, r1
 800381c:	2118      	movs	r1, #24
 800381e:	468c      	mov	ip, r1
 8003820:	44bc      	add	ip, r7
 8003822:	4463      	add	r3, ip
 8003824:	0052      	lsls	r2, r2, #1
 8003826:	2100      	movs	r1, #0
 8003828:	52d1      	strh	r1, [r2, r3]
    for( uint16_t i=0; i<(sizeof(samples_per_period)/sizeof(samples_per_period[0])); i++) {
 800382a:	4922      	ldr	r1, [pc, #136]	; (80038b4 <get_pulse+0x484>)
 800382c:	2318      	movs	r3, #24
 800382e:	18cb      	adds	r3, r1, r3
 8003830:	19db      	adds	r3, r3, r7
 8003832:	881a      	ldrh	r2, [r3, #0]
 8003834:	2318      	movs	r3, #24
 8003836:	18cb      	adds	r3, r1, r3
 8003838:	19db      	adds	r3, r3, r7
 800383a:	3201      	adds	r2, #1
 800383c:	801a      	strh	r2, [r3, #0]
 800383e:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <get_pulse+0x484>)
 8003840:	2218      	movs	r2, #24
 8003842:	189b      	adds	r3, r3, r2
 8003844:	19db      	adds	r3, r3, r7
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	2bfe      	cmp	r3, #254	; 0xfe
 800384a:	d9b7      	bls.n	80037bc <get_pulse+0x38c>
		}
		// printf(" %ld ",samples_per_period[i] );
    }

	// printf("Done %d %d\n", samples_per_period_sum, samples_per_period_i);
	uint16_t samples_per_period_mean = samples_per_period_sum / samples_per_period_i;
 800384c:	4d1b      	ldr	r5, [pc, #108]	; (80038bc <get_pulse+0x48c>)
 800384e:	2318      	movs	r3, #24
 8003850:	18eb      	adds	r3, r5, r3
 8003852:	19dc      	adds	r4, r3, r7
 8003854:	2388      	movs	r3, #136	; 0x88
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	2218      	movs	r2, #24
 800385a:	189b      	adds	r3, r3, r2
 800385c:	19da      	adds	r2, r3, r7
 800385e:	2389      	movs	r3, #137	; 0x89
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	2118      	movs	r1, #24
 8003864:	185b      	adds	r3, r3, r1
 8003866:	19db      	adds	r3, r3, r7
 8003868:	8812      	ldrh	r2, [r2, #0]
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	0019      	movs	r1, r3
 800386e:	0010      	movs	r0, r2
 8003870:	f7fc fc66 	bl	8000140 <__udivsi3>
 8003874:	0003      	movs	r3, r0
 8003876:	8023      	strh	r3, [r4, #0]
    // printf("\n%d", samples_per_period_mean);
    return samples_per_period_mean * period;
 8003878:	2318      	movs	r3, #24
 800387a:	18eb      	adds	r3, r5, r3
 800387c:	19db      	adds	r3, r3, r7
 800387e:	881b      	ldrh	r3, [r3, #0]
 8003880:	0018      	movs	r0, r3
 8003882:	f7fd f909 	bl	8000a98 <__aeabi_i2f>
 8003886:	1c03      	adds	r3, r0, #0
 8003888:	2284      	movs	r2, #132	; 0x84
 800388a:	0092      	lsls	r2, r2, #2
 800388c:	2118      	movs	r1, #24
 800388e:	1852      	adds	r2, r2, r1
 8003890:	19d2      	adds	r2, r2, r7
 8003892:	6811      	ldr	r1, [r2, #0]
 8003894:	1c18      	adds	r0, r3, #0
 8003896:	f7fc ff91 	bl	80007bc <__aeabi_fmul>
 800389a:	1c03      	adds	r3, r0, #0
 800389c:	1c18      	adds	r0, r3, #0
 800389e:	f7fd f8db 	bl	8000a58 <__aeabi_f2iz>
 80038a2:	0003      	movs	r3, r0
 80038a4:	46b5      	mov	sp, r6

}
 80038a6:	0018      	movs	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	2393      	movs	r3, #147	; 0x93
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	449d      	add	sp, r3
 80038b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	0000021e 	.word	0x0000021e
 80038b8:	fffffddc 	.word	0xfffffddc
 80038bc:	0000020a 	.word	0x0000020a

080038c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80038c0:	480d      	ldr	r0, [pc, #52]	; (80038f8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80038c2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80038c4:	f7ff fcbc 	bl	8003240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038c8:	480c      	ldr	r0, [pc, #48]	; (80038fc <LoopForever+0x6>)
  ldr r1, =_edata
 80038ca:	490d      	ldr	r1, [pc, #52]	; (8003900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038cc:	4a0d      	ldr	r2, [pc, #52]	; (8003904 <LoopForever+0xe>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038d0:	e002      	b.n	80038d8 <LoopCopyDataInit>

080038d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038d6:	3304      	adds	r3, #4

080038d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038dc:	d3f9      	bcc.n	80038d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038de:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038e0:	4c0a      	ldr	r4, [pc, #40]	; (800390c <LoopForever+0x16>)
  movs r3, #0
 80038e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038e4:	e001      	b.n	80038ea <LoopFillZerobss>

080038e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038e8:	3204      	adds	r2, #4

080038ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038ec:	d3fb      	bcc.n	80038e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038ee:	f005 fdcd 	bl	800948c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038f2:	f7ff fa45 	bl	8002d80 <main>

080038f6 <LoopForever>:

LoopForever:
    b LoopForever
 80038f6:	e7fe      	b.n	80038f6 <LoopForever>
   ldr   r0, =_estack
 80038f8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80038fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003900:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003904:	0800c3bc 	.word	0x0800c3bc
  ldr r2, =_sbss
 8003908:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800390c:	20000a64 	.word	0x20000a64

08003910 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003910:	e7fe      	b.n	8003910 <ADC1_COMP_IRQHandler>
	...

08003914 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800391a:	1dfb      	adds	r3, r7, #7
 800391c:	2200      	movs	r2, #0
 800391e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003920:	4b0b      	ldr	r3, [pc, #44]	; (8003950 <HAL_Init+0x3c>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	4b0a      	ldr	r3, [pc, #40]	; (8003950 <HAL_Init+0x3c>)
 8003926:	2140      	movs	r1, #64	; 0x40
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800392c:	2003      	movs	r0, #3
 800392e:	f000 f811 	bl	8003954 <HAL_InitTick>
 8003932:	1e03      	subs	r3, r0, #0
 8003934:	d003      	beq.n	800393e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003936:	1dfb      	adds	r3, r7, #7
 8003938:	2201      	movs	r2, #1
 800393a:	701a      	strb	r2, [r3, #0]
 800393c:	e001      	b.n	8003942 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800393e:	f7ff fb69 	bl	8003014 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003942:	1dfb      	adds	r3, r7, #7
 8003944:	781b      	ldrb	r3, [r3, #0]
}
 8003946:	0018      	movs	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	b002      	add	sp, #8
 800394c:	bd80      	pop	{r7, pc}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	40022000 	.word	0x40022000

08003954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <HAL_InitTick+0x5c>)
 800395e:	681c      	ldr	r4, [r3, #0]
 8003960:	4b14      	ldr	r3, [pc, #80]	; (80039b4 <HAL_InitTick+0x60>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	0019      	movs	r1, r3
 8003966:	23fa      	movs	r3, #250	; 0xfa
 8003968:	0098      	lsls	r0, r3, #2
 800396a:	f7fc fbe9 	bl	8000140 <__udivsi3>
 800396e:	0003      	movs	r3, r0
 8003970:	0019      	movs	r1, r3
 8003972:	0020      	movs	r0, r4
 8003974:	f7fc fbe4 	bl	8000140 <__udivsi3>
 8003978:	0003      	movs	r3, r0
 800397a:	0018      	movs	r0, r3
 800397c:	f000 fd65 	bl	800444a <HAL_SYSTICK_Config>
 8003980:	1e03      	subs	r3, r0, #0
 8003982:	d001      	beq.n	8003988 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e00f      	b.n	80039a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b03      	cmp	r3, #3
 800398c:	d80b      	bhi.n	80039a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	2301      	movs	r3, #1
 8003992:	425b      	negs	r3, r3
 8003994:	2200      	movs	r2, #0
 8003996:	0018      	movs	r0, r3
 8003998:	f000 fd32 	bl	8004400 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800399c:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <HAL_InitTick+0x64>)
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	e000      	b.n	80039a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b003      	add	sp, #12
 80039ae:	bd90      	pop	{r4, r7, pc}
 80039b0:	20000000 	.word	0x20000000
 80039b4:	20000008 	.word	0x20000008
 80039b8:	20000004 	.word	0x20000004

080039bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039c0:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_IncTick+0x1c>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	001a      	movs	r2, r3
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <HAL_IncTick+0x20>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	18d2      	adds	r2, r2, r3
 80039cc:	4b03      	ldr	r3, [pc, #12]	; (80039dc <HAL_IncTick+0x20>)
 80039ce:	601a      	str	r2, [r3, #0]
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	20000008 	.word	0x20000008
 80039dc:	20000914 	.word	0x20000914

080039e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  return uwTick;
 80039e4:	4b02      	ldr	r3, [pc, #8]	; (80039f0 <HAL_GetTick+0x10>)
 80039e6:	681b      	ldr	r3, [r3, #0]
}
 80039e8:	0018      	movs	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	20000914 	.word	0x20000914

080039f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039fc:	f7ff fff0 	bl	80039e0 <HAL_GetTick>
 8003a00:	0003      	movs	r3, r0
 8003a02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	d005      	beq.n	8003a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a0e:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <HAL_Delay+0x44>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	001a      	movs	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	189b      	adds	r3, r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	f7ff ffe0 	bl	80039e0 <HAL_GetTick>
 8003a20:	0002      	movs	r2, r0
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d8f7      	bhi.n	8003a1c <HAL_Delay+0x28>
  {
  }
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b004      	add	sp, #16
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	20000008 	.word	0x20000008

08003a3c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e159      	b.n	8003d02 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10a      	bne.n	8003a6c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2250      	movs	r2, #80	; 0x50
 8003a60:	2100      	movs	r1, #0
 8003a62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	0018      	movs	r0, r3
 8003a68:	f7fe ffc4 	bl	80029f4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a70:	2210      	movs	r2, #16
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b10      	cmp	r3, #16
 8003a76:	d005      	beq.n	8003a84 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2204      	movs	r2, #4
 8003a80:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003a82:	d00b      	beq.n	8003a9c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a88:	2210      	movs	r2, #16
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2250      	movs	r2, #80	; 0x50
 8003a94:	2100      	movs	r1, #0
 8003a96:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e132      	b.n	8003d02 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa0:	4a9a      	ldr	r2, [pc, #616]	; (8003d0c <HAL_ADC_Init+0x2d0>)
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	2203      	movs	r2, #3
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d108      	bne.n	8003acc <HAL_ADC_Init+0x90>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_ADC_Init+0x90>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <HAL_ADC_Init+0x92>
 8003acc:	2300      	movs	r3, #0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d149      	bne.n	8003b66 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	23c0      	movs	r3, #192	; 0xc0
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d00b      	beq.n	8003af6 <HAL_ADC_Init+0xba>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	2380      	movs	r3, #128	; 0x80
 8003ae4:	05db      	lsls	r3, r3, #23
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d005      	beq.n	8003af6 <HAL_ADC_Init+0xba>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	2380      	movs	r3, #128	; 0x80
 8003af0:	061b      	lsls	r3, r3, #24
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d111      	bne.n	8003b1a <HAL_ADC_Init+0xde>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	0092      	lsls	r2, r2, #2
 8003b02:	0892      	lsrs	r2, r2, #2
 8003b04:	611a      	str	r2, [r3, #16]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6919      	ldr	r1, [r3, #16]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	611a      	str	r2, [r3, #16]
 8003b18:	e014      	b.n	8003b44 <HAL_ADC_Init+0x108>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691a      	ldr	r2, [r3, #16]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	0092      	lsls	r2, r2, #2
 8003b26:	0892      	lsrs	r2, r2, #2
 8003b28:	611a      	str	r2, [r3, #16]
 8003b2a:	4b79      	ldr	r3, [pc, #484]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	4b78      	ldr	r3, [pc, #480]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b30:	4978      	ldr	r1, [pc, #480]	; (8003d14 <HAL_ADC_Init+0x2d8>)
 8003b32:	400a      	ands	r2, r1
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	4b76      	ldr	r3, [pc, #472]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b38:	6819      	ldr	r1, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	4b74      	ldr	r3, [pc, #464]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b40:	430a      	orrs	r2, r1
 8003b42:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2118      	movs	r1, #24
 8003b50:	438a      	bics	r2, r1
 8003b52:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68d9      	ldr	r1, [r3, #12]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003b66:	4b6a      	ldr	r3, [pc, #424]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	4b69      	ldr	r3, [pc, #420]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b6c:	496a      	ldr	r1, [pc, #424]	; (8003d18 <HAL_ADC_Init+0x2dc>)
 8003b6e:	400a      	ands	r2, r1
 8003b70:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8003b72:	4b67      	ldr	r3, [pc, #412]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b74:	6819      	ldr	r1, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b7a:	065a      	lsls	r2, r3, #25
 8003b7c:	4b64      	ldr	r3, [pc, #400]	; (8003d10 <HAL_ADC_Init+0x2d4>)
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	2380      	movs	r3, #128	; 0x80
 8003b8a:	055b      	lsls	r3, r3, #21
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	d108      	bne.n	8003ba2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2180      	movs	r1, #128	; 0x80
 8003b9c:	0549      	lsls	r1, r1, #21
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68da      	ldr	r2, [r3, #12]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	495b      	ldr	r1, [pc, #364]	; (8003d1c <HAL_ADC_Init+0x2e0>)
 8003bae:	400a      	ands	r2, r1
 8003bb0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68d9      	ldr	r1, [r3, #12]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d101      	bne.n	8003bc8 <HAL_ADC_Init+0x18c>
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	e000      	b.n	8003bca <HAL_ADC_Init+0x18e>
 8003bc8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003bca:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2020      	movs	r0, #32
 8003bd0:	5c1b      	ldrb	r3, [r3, r0]
 8003bd2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003bd4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	202c      	movs	r0, #44	; 0x2c
 8003bda:	5c1b      	ldrb	r3, [r3, r0]
 8003bdc:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003bde:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003be4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003bec:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003bf4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c02:	23c2      	movs	r3, #194	; 0xc2
 8003c04:	33ff      	adds	r3, #255	; 0xff
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d00b      	beq.n	8003c22 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68d9      	ldr	r1, [r3, #12]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2221      	movs	r2, #33	; 0x21
 8003c26:	5c9b      	ldrb	r3, [r3, r2]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d11a      	bne.n	8003c62 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	5c9b      	ldrb	r3, [r3, r2]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68da      	ldr	r2, [r3, #12]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2180      	movs	r1, #128	; 0x80
 8003c42:	0249      	lsls	r1, r1, #9
 8003c44:	430a      	orrs	r2, r1
 8003c46:	60da      	str	r2, [r3, #12]
 8003c48:	e00b      	b.n	8003c62 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4e:	2220      	movs	r2, #32
 8003c50:	431a      	orrs	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d11f      	bne.n	8003caa <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	691a      	ldr	r2, [r3, #16]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	492a      	ldr	r1, [pc, #168]	; (8003d20 <HAL_ADC_Init+0x2e4>)
 8003c76:	400a      	ands	r2, r1
 8003c78:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6919      	ldr	r1, [r3, #16]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003c88:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8003c8e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691a      	ldr	r2, [r3, #16]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	611a      	str	r2, [r3, #16]
 8003ca8:	e00e      	b.n	8003cc8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d107      	bne.n	8003cc8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691a      	ldr	r2, [r3, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	438a      	bics	r2, r1
 8003cc6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695a      	ldr	r2, [r3, #20]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2107      	movs	r1, #7
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6959      	ldr	r1, [r3, #20]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	4393      	bics	r3, r2
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	0018      	movs	r0, r3
 8003d04:	46bd      	mov	sp, r7
 8003d06:	b002      	add	sp, #8
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	46c0      	nop			; (mov r8, r8)
 8003d0c:	fffffefd 	.word	0xfffffefd
 8003d10:	40012708 	.word	0x40012708
 8003d14:	ffc3ffff 	.word	0xffc3ffff
 8003d18:	fdffffff 	.word	0xfdffffff
 8003d1c:	fffe0219 	.word	0xfffe0219
 8003d20:	fffffc03 	.word	0xfffffc03

08003d24 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003d24:	b590      	push	{r4, r7, lr}
 8003d26:	b087      	sub	sp, #28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d30:	2317      	movs	r3, #23
 8003d32:	18fb      	adds	r3, r7, r3
 8003d34:	2200      	movs	r2, #0
 8003d36:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2204      	movs	r2, #4
 8003d40:	4013      	ands	r3, r2
 8003d42:	d15e      	bne.n	8003e02 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2250      	movs	r2, #80	; 0x50
 8003d48:	5c9b      	ldrb	r3, [r3, r2]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_ADC_Start_DMA+0x2e>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e05e      	b.n	8003e10 <HAL_ADC_Start_DMA+0xec>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2250      	movs	r2, #80	; 0x50
 8003d56:	2101      	movs	r1, #1
 8003d58:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2101      	movs	r1, #1
 8003d66:	430a      	orrs	r2, r1
 8003d68:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d007      	beq.n	8003d82 <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003d72:	2317      	movs	r3, #23
 8003d74:	18fc      	adds	r4, r7, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f000 f8eb 	bl	8003f54 <ADC_Enable>
 8003d7e:	0003      	movs	r3, r0
 8003d80:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003d82:	2317      	movs	r3, #23
 8003d84:	18fb      	adds	r3, r7, r3
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d13e      	bne.n	8003e0a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d90:	4a21      	ldr	r2, [pc, #132]	; (8003e18 <HAL_ADC_Start_DMA+0xf4>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	2280      	movs	r2, #128	; 0x80
 8003d96:	0052      	lsls	r2, r2, #1
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2250      	movs	r2, #80	; 0x50
 8003da8:	2100      	movs	r1, #0
 8003daa:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db0:	4a1a      	ldr	r2, [pc, #104]	; (8003e1c <HAL_ADC_Start_DMA+0xf8>)
 8003db2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db8:	4a19      	ldr	r2, [pc, #100]	; (8003e20 <HAL_ADC_Start_DMA+0xfc>)
 8003dba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc0:	4a18      	ldr	r2, [pc, #96]	; (8003e24 <HAL_ADC_Start_DMA+0x100>)
 8003dc2:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	221c      	movs	r2, #28
 8003dca:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2110      	movs	r1, #16
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3340      	adds	r3, #64	; 0x40
 8003de6:	0019      	movs	r1, r3
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f000 fbb2 	bl	8004554 <HAL_DMA_Start_IT>

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2104      	movs	r1, #4
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	609a      	str	r2, [r3, #8]
 8003e00:	e003      	b.n	8003e0a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003e02:	2317      	movs	r3, #23
 8003e04:	18fb      	adds	r3, r7, r3
 8003e06:	2202      	movs	r2, #2
 8003e08:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e0a:	2317      	movs	r3, #23
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	781b      	ldrb	r3, [r3, #0]
}
 8003e10:	0018      	movs	r0, r3
 8003e12:	46bd      	mov	sp, r7
 8003e14:	b007      	add	sp, #28
 8003e16:	bd90      	pop	{r4, r7, pc}
 8003e18:	fffff0fe 	.word	0xfffff0fe
 8003e1c:	08004025 	.word	0x08004025
 8003e20:	080040d9 	.word	0x080040d9
 8003e24:	080040f7 	.word	0x080040f7

08003e28 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b002      	add	sp, #8
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	b002      	add	sp, #8
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2250      	movs	r2, #80	; 0x50
 8003e56:	5c9b      	ldrb	r3, [r3, r2]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x18>
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e06c      	b.n	8003f3a <HAL_ADC_ConfigChannel+0xf2>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2250      	movs	r2, #80	; 0x50
 8003e64:	2101      	movs	r1, #1
 8003e66:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	2204      	movs	r2, #4
 8003e70:	4013      	ands	r3, r2
 8003e72:	d00b      	beq.n	8003e8c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e78:	2220      	movs	r2, #32
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2250      	movs	r2, #80	; 0x50
 8003e84:	2100      	movs	r1, #0
 8003e86:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e056      	b.n	8003f3a <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	4a2c      	ldr	r2, [pc, #176]	; (8003f44 <HAL_ADC_ConfigChannel+0xfc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d028      	beq.n	8003ee8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	035b      	lsls	r3, r3, #13
 8003ea2:	0b5a      	lsrs	r2, r3, #13
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	2380      	movs	r3, #128	; 0x80
 8003eb2:	02db      	lsls	r3, r3, #11
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d009      	beq.n	8003ecc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8003eb8:	4b23      	ldr	r3, [pc, #140]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003ebe:	2180      	movs	r1, #128	; 0x80
 8003ec0:	0409      	lsls	r1, r1, #16
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003ec6:	200a      	movs	r0, #10
 8003ec8:	f000 f930 	bl	800412c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	2380      	movs	r3, #128	; 0x80
 8003ed2:	029b      	lsls	r3, r3, #10
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d02b      	beq.n	8003f30 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8003ed8:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003ede:	2180      	movs	r1, #128	; 0x80
 8003ee0:	03c9      	lsls	r1, r1, #15
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e023      	b.n	8003f30 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	035b      	lsls	r3, r3, #13
 8003ef4:	0b5b      	lsrs	r3, r3, #13
 8003ef6:	43d9      	mvns	r1, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	400a      	ands	r2, r1
 8003efe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	2380      	movs	r3, #128	; 0x80
 8003f06:	02db      	lsls	r3, r3, #11
 8003f08:	4013      	ands	r3, r2
 8003f0a:	d005      	beq.n	8003f18 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003f12:	490e      	ldr	r1, [pc, #56]	; (8003f4c <HAL_ADC_ConfigChannel+0x104>)
 8003f14:	400a      	ands	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	029b      	lsls	r3, r3, #10
 8003f20:	4013      	ands	r3, r2
 8003f22:	d005      	beq.n	8003f30 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8003f24:	4b08      	ldr	r3, [pc, #32]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <HAL_ADC_ConfigChannel+0x100>)
 8003f2a:	4909      	ldr	r1, [pc, #36]	; (8003f50 <HAL_ADC_ConfigChannel+0x108>)
 8003f2c:	400a      	ands	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2250      	movs	r2, #80	; 0x50
 8003f34:	2100      	movs	r1, #0
 8003f36:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	b002      	add	sp, #8
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	46c0      	nop			; (mov r8, r8)
 8003f44:	00001001 	.word	0x00001001
 8003f48:	40012708 	.word	0x40012708
 8003f4c:	ff7fffff 	.word	0xff7fffff
 8003f50:	ffbfffff 	.word	0xffbfffff

08003f54 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2203      	movs	r2, #3
 8003f68:	4013      	ands	r3, r2
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d108      	bne.n	8003f80 <ADC_Enable+0x2c>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2201      	movs	r2, #1
 8003f76:	4013      	ands	r3, r2
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d101      	bne.n	8003f80 <ADC_Enable+0x2c>
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e000      	b.n	8003f82 <ADC_Enable+0x2e>
 8003f80:	2300      	movs	r3, #0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d146      	bne.n	8004014 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	4a24      	ldr	r2, [pc, #144]	; (8004020 <ADC_Enable+0xcc>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	d00d      	beq.n	8003fae <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f96:	2210      	movs	r2, #16
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e033      	b.n	8004016 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2101      	movs	r1, #1
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003fbe:	2001      	movs	r0, #1
 8003fc0:	f000 f8b4 	bl	800412c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fc4:	f7ff fd0c 	bl	80039e0 <HAL_GetTick>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003fcc:	e01b      	b.n	8004006 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003fce:	f7ff fd07 	bl	80039e0 <HAL_GetTick>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b0a      	cmp	r3, #10
 8003fda:	d914      	bls.n	8004006 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d00d      	beq.n	8004006 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fee:	2210      	movs	r2, #16
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e007      	b.n	8004016 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2201      	movs	r2, #1
 800400e:	4013      	ands	r3, r2
 8004010:	2b01      	cmp	r3, #1
 8004012:	d1dc      	bne.n	8003fce <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	0018      	movs	r0, r3
 8004018:	46bd      	mov	sp, r7
 800401a:	b004      	add	sp, #16
 800401c:	bd80      	pop	{r7, pc}
 800401e:	46c0      	nop			; (mov r8, r8)
 8004020:	80000017 	.word	0x80000017

08004024 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004030:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004036:	2250      	movs	r2, #80	; 0x50
 8004038:	4013      	ands	r3, r2
 800403a:	d141      	bne.n	80040c0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004040:	2280      	movs	r2, #128	; 0x80
 8004042:	0092      	lsls	r2, r2, #2
 8004044:	431a      	orrs	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68da      	ldr	r2, [r3, #12]
 8004050:	23c0      	movs	r3, #192	; 0xc0
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	4013      	ands	r3, r2
 8004056:	d12e      	bne.n	80040b6 <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2220      	movs	r2, #32
 800405c:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800405e:	2b00      	cmp	r3, #0
 8004060:	d129      	bne.n	80040b6 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2208      	movs	r2, #8
 800406a:	4013      	ands	r3, r2
 800406c:	2b08      	cmp	r3, #8
 800406e:	d122      	bne.n	80040b6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2204      	movs	r2, #4
 8004078:	4013      	ands	r3, r2
 800407a:	d110      	bne.n	800409e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	210c      	movs	r1, #12
 8004088:	438a      	bics	r2, r1
 800408a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	4a10      	ldr	r2, [pc, #64]	; (80040d4 <ADC_DMAConvCplt+0xb0>)
 8004092:	4013      	ands	r3, r2
 8004094:	2201      	movs	r2, #1
 8004096:	431a      	orrs	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	655a      	str	r2, [r3, #84]	; 0x54
 800409c:	e00b      	b.n	80040b6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a2:	2220      	movs	r2, #32
 80040a4:	431a      	orrs	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ae:	2201      	movs	r2, #1
 80040b0:	431a      	orrs	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	0018      	movs	r0, r3
 80040ba:	f7fe fe3b 	bl	8002d34 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80040be:	e005      	b.n	80040cc <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	0010      	movs	r0, r2
 80040ca:	4798      	blx	r3
}
 80040cc:	46c0      	nop			; (mov r8, r8)
 80040ce:	46bd      	mov	sp, r7
 80040d0:	b004      	add	sp, #16
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	fffffefe 	.word	0xfffffefe

080040d8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	0018      	movs	r0, r3
 80040ea:	f7ff fe9d 	bl	8003e28 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b004      	add	sp, #16
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004102:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004108:	2240      	movs	r2, #64	; 0x40
 800410a:	431a      	orrs	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004114:	2204      	movs	r2, #4
 8004116:	431a      	orrs	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	0018      	movs	r0, r3
 8004120:	f7ff fe8a 	bl	8003e38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004124:	46c0      	nop			; (mov r8, r8)
 8004126:	46bd      	mov	sp, r7
 8004128:	b004      	add	sp, #16
 800412a:	bd80      	pop	{r7, pc}

0800412c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8004134:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <ADC_DelayMicroSecond+0x38>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	490b      	ldr	r1, [pc, #44]	; (8004168 <ADC_DelayMicroSecond+0x3c>)
 800413a:	0018      	movs	r0, r3
 800413c:	f7fc f800 	bl	8000140 <__udivsi3>
 8004140:	0003      	movs	r3, r0
 8004142:	001a      	movs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4353      	muls	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800414a:	e002      	b.n	8004152 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3b01      	subs	r3, #1
 8004150:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f9      	bne.n	800414c <ADC_DelayMicroSecond+0x20>
  }
}
 8004158:	46c0      	nop			; (mov r8, r8)
 800415a:	46c0      	nop			; (mov r8, r8)
 800415c:	46bd      	mov	sp, r7
 800415e:	b004      	add	sp, #16
 8004160:	bd80      	pop	{r7, pc}
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	20000000 	.word	0x20000000
 8004168:	000f4240 	.word	0x000f4240

0800416c <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004176:	2317      	movs	r3, #23
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	2200      	movs	r2, #0
 800417c:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800417e:	2300      	movs	r3, #0
 8004180:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8004182:	2300      	movs	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2250      	movs	r2, #80	; 0x50
 800418a:	5c9b      	ldrb	r3, [r3, r2]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d101      	bne.n	8004194 <HAL_ADCEx_Calibration_Start+0x28>
 8004190:	2302      	movs	r3, #2
 8004192:	e083      	b.n	800429c <HAL_ADCEx_Calibration_Start+0x130>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2250      	movs	r2, #80	; 0x50
 8004198:	2101      	movs	r1, #1
 800419a:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	2203      	movs	r2, #3
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d108      	bne.n	80041bc <HAL_ADCEx_Calibration_Start+0x50>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2201      	movs	r2, #1
 80041b2:	4013      	ands	r3, r2
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_ADCEx_Calibration_Start+0x50>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <HAL_ADCEx_Calibration_Start+0x52>
 80041bc:	2300      	movs	r3, #0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d15b      	bne.n	800427a <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c6:	4a37      	ldr	r2, [pc, #220]	; (80042a4 <HAL_ADCEx_Calibration_Start+0x138>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	2202      	movs	r2, #2
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2203      	movs	r2, #3
 80041da:	4013      	ands	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2103      	movs	r1, #3
 80041ea:	438a      	bics	r2, r1
 80041ec:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2180      	movs	r1, #128	; 0x80
 80041fa:	0609      	lsls	r1, r1, #24
 80041fc:	430a      	orrs	r2, r1
 80041fe:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8004200:	f7ff fbee 	bl	80039e0 <HAL_GetTick>
 8004204:	0003      	movs	r3, r0
 8004206:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004208:	e01d      	b.n	8004246 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800420a:	f7ff fbe9 	bl	80039e0 <HAL_GetTick>
 800420e:	0002      	movs	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b0a      	cmp	r3, #10
 8004216:	d916      	bls.n	8004246 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	0fdb      	lsrs	r3, r3, #31
 8004220:	07da      	lsls	r2, r3, #31
 8004222:	2380      	movs	r3, #128	; 0x80
 8004224:	061b      	lsls	r3, r3, #24
 8004226:	429a      	cmp	r2, r3
 8004228:	d10d      	bne.n	8004246 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800422e:	2212      	movs	r2, #18
 8004230:	4393      	bics	r3, r2
 8004232:	2210      	movs	r2, #16
 8004234:	431a      	orrs	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2250      	movs	r2, #80	; 0x50
 800423e:	2100      	movs	r1, #0
 8004240:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e02a      	b.n	800429c <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	0fdb      	lsrs	r3, r3, #31
 800424e:	07da      	lsls	r2, r3, #31
 8004250:	2380      	movs	r3, #128	; 0x80
 8004252:	061b      	lsls	r3, r3, #24
 8004254:	429a      	cmp	r2, r3
 8004256:	d0d8      	beq.n	800420a <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68d9      	ldr	r1, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	430a      	orrs	r2, r1
 8004266:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426c:	2203      	movs	r2, #3
 800426e:	4393      	bics	r3, r2
 8004270:	2201      	movs	r2, #1
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	655a      	str	r2, [r3, #84]	; 0x54
 8004278:	e009      	b.n	800428e <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427e:	2220      	movs	r2, #32
 8004280:	431a      	orrs	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004286:	2317      	movs	r3, #23
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	2201      	movs	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2250      	movs	r2, #80	; 0x50
 8004292:	2100      	movs	r1, #0
 8004294:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8004296:	2317      	movs	r3, #23
 8004298:	18fb      	adds	r3, r7, r3
 800429a:	781b      	ldrb	r3, [r3, #0]
}
 800429c:	0018      	movs	r0, r3
 800429e:	46bd      	mov	sp, r7
 80042a0:	b006      	add	sp, #24
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	fffffefd 	.word	0xfffffefd

080042a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	0002      	movs	r2, r0
 80042b0:	1dfb      	adds	r3, r7, #7
 80042b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042b4:	1dfb      	adds	r3, r7, #7
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b7f      	cmp	r3, #127	; 0x7f
 80042ba:	d809      	bhi.n	80042d0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042bc:	1dfb      	adds	r3, r7, #7
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	001a      	movs	r2, r3
 80042c2:	231f      	movs	r3, #31
 80042c4:	401a      	ands	r2, r3
 80042c6:	4b04      	ldr	r3, [pc, #16]	; (80042d8 <__NVIC_EnableIRQ+0x30>)
 80042c8:	2101      	movs	r1, #1
 80042ca:	4091      	lsls	r1, r2
 80042cc:	000a      	movs	r2, r1
 80042ce:	601a      	str	r2, [r3, #0]
  }
}
 80042d0:	46c0      	nop			; (mov r8, r8)
 80042d2:	46bd      	mov	sp, r7
 80042d4:	b002      	add	sp, #8
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	e000e100 	.word	0xe000e100

080042dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042dc:	b590      	push	{r4, r7, lr}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	0002      	movs	r2, r0
 80042e4:	6039      	str	r1, [r7, #0]
 80042e6:	1dfb      	adds	r3, r7, #7
 80042e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042ea:	1dfb      	adds	r3, r7, #7
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b7f      	cmp	r3, #127	; 0x7f
 80042f0:	d828      	bhi.n	8004344 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042f2:	4a2f      	ldr	r2, [pc, #188]	; (80043b0 <__NVIC_SetPriority+0xd4>)
 80042f4:	1dfb      	adds	r3, r7, #7
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	b25b      	sxtb	r3, r3
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	33c0      	adds	r3, #192	; 0xc0
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	589b      	ldr	r3, [r3, r2]
 8004302:	1dfa      	adds	r2, r7, #7
 8004304:	7812      	ldrb	r2, [r2, #0]
 8004306:	0011      	movs	r1, r2
 8004308:	2203      	movs	r2, #3
 800430a:	400a      	ands	r2, r1
 800430c:	00d2      	lsls	r2, r2, #3
 800430e:	21ff      	movs	r1, #255	; 0xff
 8004310:	4091      	lsls	r1, r2
 8004312:	000a      	movs	r2, r1
 8004314:	43d2      	mvns	r2, r2
 8004316:	401a      	ands	r2, r3
 8004318:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	019b      	lsls	r3, r3, #6
 800431e:	22ff      	movs	r2, #255	; 0xff
 8004320:	401a      	ands	r2, r3
 8004322:	1dfb      	adds	r3, r7, #7
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	0018      	movs	r0, r3
 8004328:	2303      	movs	r3, #3
 800432a:	4003      	ands	r3, r0
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004330:	481f      	ldr	r0, [pc, #124]	; (80043b0 <__NVIC_SetPriority+0xd4>)
 8004332:	1dfb      	adds	r3, r7, #7
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	b25b      	sxtb	r3, r3
 8004338:	089b      	lsrs	r3, r3, #2
 800433a:	430a      	orrs	r2, r1
 800433c:	33c0      	adds	r3, #192	; 0xc0
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004342:	e031      	b.n	80043a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004344:	4a1b      	ldr	r2, [pc, #108]	; (80043b4 <__NVIC_SetPriority+0xd8>)
 8004346:	1dfb      	adds	r3, r7, #7
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	0019      	movs	r1, r3
 800434c:	230f      	movs	r3, #15
 800434e:	400b      	ands	r3, r1
 8004350:	3b08      	subs	r3, #8
 8004352:	089b      	lsrs	r3, r3, #2
 8004354:	3306      	adds	r3, #6
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	18d3      	adds	r3, r2, r3
 800435a:	3304      	adds	r3, #4
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	1dfa      	adds	r2, r7, #7
 8004360:	7812      	ldrb	r2, [r2, #0]
 8004362:	0011      	movs	r1, r2
 8004364:	2203      	movs	r2, #3
 8004366:	400a      	ands	r2, r1
 8004368:	00d2      	lsls	r2, r2, #3
 800436a:	21ff      	movs	r1, #255	; 0xff
 800436c:	4091      	lsls	r1, r2
 800436e:	000a      	movs	r2, r1
 8004370:	43d2      	mvns	r2, r2
 8004372:	401a      	ands	r2, r3
 8004374:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	019b      	lsls	r3, r3, #6
 800437a:	22ff      	movs	r2, #255	; 0xff
 800437c:	401a      	ands	r2, r3
 800437e:	1dfb      	adds	r3, r7, #7
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	0018      	movs	r0, r3
 8004384:	2303      	movs	r3, #3
 8004386:	4003      	ands	r3, r0
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800438c:	4809      	ldr	r0, [pc, #36]	; (80043b4 <__NVIC_SetPriority+0xd8>)
 800438e:	1dfb      	adds	r3, r7, #7
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	001c      	movs	r4, r3
 8004394:	230f      	movs	r3, #15
 8004396:	4023      	ands	r3, r4
 8004398:	3b08      	subs	r3, #8
 800439a:	089b      	lsrs	r3, r3, #2
 800439c:	430a      	orrs	r2, r1
 800439e:	3306      	adds	r3, #6
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	18c3      	adds	r3, r0, r3
 80043a4:	3304      	adds	r3, #4
 80043a6:	601a      	str	r2, [r3, #0]
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b003      	add	sp, #12
 80043ae:	bd90      	pop	{r4, r7, pc}
 80043b0:	e000e100 	.word	0xe000e100
 80043b4:	e000ed00 	.word	0xe000ed00

080043b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	1e5a      	subs	r2, r3, #1
 80043c4:	2380      	movs	r3, #128	; 0x80
 80043c6:	045b      	lsls	r3, r3, #17
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d301      	bcc.n	80043d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043cc:	2301      	movs	r3, #1
 80043ce:	e010      	b.n	80043f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043d0:	4b0a      	ldr	r3, [pc, #40]	; (80043fc <SysTick_Config+0x44>)
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	3a01      	subs	r2, #1
 80043d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043d8:	2301      	movs	r3, #1
 80043da:	425b      	negs	r3, r3
 80043dc:	2103      	movs	r1, #3
 80043de:	0018      	movs	r0, r3
 80043e0:	f7ff ff7c 	bl	80042dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043e4:	4b05      	ldr	r3, [pc, #20]	; (80043fc <SysTick_Config+0x44>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ea:	4b04      	ldr	r3, [pc, #16]	; (80043fc <SysTick_Config+0x44>)
 80043ec:	2207      	movs	r2, #7
 80043ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	0018      	movs	r0, r3
 80043f4:	46bd      	mov	sp, r7
 80043f6:	b002      	add	sp, #8
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	e000e010 	.word	0xe000e010

08004400 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	60b9      	str	r1, [r7, #8]
 8004408:	607a      	str	r2, [r7, #4]
 800440a:	210f      	movs	r1, #15
 800440c:	187b      	adds	r3, r7, r1
 800440e:	1c02      	adds	r2, r0, #0
 8004410:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	187b      	adds	r3, r7, r1
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	b25b      	sxtb	r3, r3
 800441a:	0011      	movs	r1, r2
 800441c:	0018      	movs	r0, r3
 800441e:	f7ff ff5d 	bl	80042dc <__NVIC_SetPriority>
}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	46bd      	mov	sp, r7
 8004426:	b004      	add	sp, #16
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	0002      	movs	r2, r0
 8004432:	1dfb      	adds	r3, r7, #7
 8004434:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004436:	1dfb      	adds	r3, r7, #7
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	b25b      	sxtb	r3, r3
 800443c:	0018      	movs	r0, r3
 800443e:	f7ff ff33 	bl	80042a8 <__NVIC_EnableIRQ>
}
 8004442:	46c0      	nop			; (mov r8, r8)
 8004444:	46bd      	mov	sp, r7
 8004446:	b002      	add	sp, #8
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	0018      	movs	r0, r3
 8004456:	f7ff ffaf 	bl	80043b8 <SysTick_Config>
 800445a:	0003      	movs	r3, r0
}
 800445c:	0018      	movs	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	b002      	add	sp, #8
 8004462:	bd80      	pop	{r7, pc}

08004464 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e061      	b.n	800453a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a32      	ldr	r2, [pc, #200]	; (8004544 <HAL_DMA_Init+0xe0>)
 800447c:	4694      	mov	ip, r2
 800447e:	4463      	add	r3, ip
 8004480:	2114      	movs	r1, #20
 8004482:	0018      	movs	r0, r3
 8004484:	f7fb fe5c 	bl	8000140 <__udivsi3>
 8004488:	0003      	movs	r3, r0
 800448a:	009a      	lsls	r2, r3, #2
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a2d      	ldr	r2, [pc, #180]	; (8004548 <HAL_DMA_Init+0xe4>)
 8004494:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2225      	movs	r2, #37	; 0x25
 800449a:	2102      	movs	r1, #2
 800449c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4a28      	ldr	r2, [pc, #160]	; (800454c <HAL_DMA_Init+0xe8>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80044b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	2380      	movs	r3, #128	; 0x80
 80044ea:	01db      	lsls	r3, r3, #7
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d018      	beq.n	8004522 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80044f0:	4b17      	ldr	r3, [pc, #92]	; (8004550 <HAL_DMA_Init+0xec>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f8:	211c      	movs	r1, #28
 80044fa:	400b      	ands	r3, r1
 80044fc:	210f      	movs	r1, #15
 80044fe:	4099      	lsls	r1, r3
 8004500:	000b      	movs	r3, r1
 8004502:	43d9      	mvns	r1, r3
 8004504:	4b12      	ldr	r3, [pc, #72]	; (8004550 <HAL_DMA_Init+0xec>)
 8004506:	400a      	ands	r2, r1
 8004508:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800450a:	4b11      	ldr	r3, [pc, #68]	; (8004550 <HAL_DMA_Init+0xec>)
 800450c:	6819      	ldr	r1, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004516:	201c      	movs	r0, #28
 8004518:	4003      	ands	r3, r0
 800451a:	409a      	lsls	r2, r3
 800451c:	4b0c      	ldr	r3, [pc, #48]	; (8004550 <HAL_DMA_Init+0xec>)
 800451e:	430a      	orrs	r2, r1
 8004520:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2225      	movs	r2, #37	; 0x25
 800452c:	2101      	movs	r1, #1
 800452e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2224      	movs	r2, #36	; 0x24
 8004534:	2100      	movs	r1, #0
 8004536:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	0018      	movs	r0, r3
 800453c:	46bd      	mov	sp, r7
 800453e:	b004      	add	sp, #16
 8004540:	bd80      	pop	{r7, pc}
 8004542:	46c0      	nop			; (mov r8, r8)
 8004544:	bffdfff8 	.word	0xbffdfff8
 8004548:	40020000 	.word	0x40020000
 800454c:	ffff800f 	.word	0xffff800f
 8004550:	400200a8 	.word	0x400200a8

08004554 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004562:	2317      	movs	r3, #23
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2224      	movs	r2, #36	; 0x24
 800456e:	5c9b      	ldrb	r3, [r3, r2]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d101      	bne.n	8004578 <HAL_DMA_Start_IT+0x24>
 8004574:	2302      	movs	r3, #2
 8004576:	e04f      	b.n	8004618 <HAL_DMA_Start_IT+0xc4>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2224      	movs	r2, #36	; 0x24
 800457c:	2101      	movs	r1, #1
 800457e:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2225      	movs	r2, #37	; 0x25
 8004584:	5c9b      	ldrb	r3, [r3, r2]
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b01      	cmp	r3, #1
 800458a:	d13a      	bne.n	8004602 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2225      	movs	r2, #37	; 0x25
 8004590:	2102      	movs	r1, #2
 8004592:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2101      	movs	r1, #1
 80045a6:	438a      	bics	r2, r1
 80045a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	68b9      	ldr	r1, [r7, #8]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 f96a 	bl	800488a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d008      	beq.n	80045d0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	210e      	movs	r1, #14
 80045ca:	430a      	orrs	r2, r1
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	e00f      	b.n	80045f0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2104      	movs	r1, #4
 80045dc:	438a      	bics	r2, r1
 80045de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	210a      	movs	r1, #10
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2101      	movs	r1, #1
 80045fc:	430a      	orrs	r2, r1
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	e007      	b.n	8004612 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2224      	movs	r2, #36	; 0x24
 8004606:	2100      	movs	r1, #0
 8004608:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800460a:	2317      	movs	r3, #23
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	2202      	movs	r2, #2
 8004610:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8004612:	2317      	movs	r3, #23
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	781b      	ldrb	r3, [r3, #0]
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	b006      	add	sp, #24
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004628:	230f      	movs	r3, #15
 800462a:	18fb      	adds	r3, r7, r3
 800462c:	2200      	movs	r2, #0
 800462e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2225      	movs	r2, #37	; 0x25
 8004634:	5c9b      	ldrb	r3, [r3, r2]
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d008      	beq.n	800464e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2204      	movs	r2, #4
 8004640:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2224      	movs	r2, #36	; 0x24
 8004646:	2100      	movs	r1, #0
 8004648:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e024      	b.n	8004698 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	210e      	movs	r1, #14
 800465a:	438a      	bics	r2, r1
 800465c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2101      	movs	r1, #1
 800466a:	438a      	bics	r2, r1
 800466c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	221c      	movs	r2, #28
 8004674:	401a      	ands	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	2101      	movs	r1, #1
 800467c:	4091      	lsls	r1, r2
 800467e:	000a      	movs	r2, r1
 8004680:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2225      	movs	r2, #37	; 0x25
 8004686:	2101      	movs	r1, #1
 8004688:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2224      	movs	r2, #36	; 0x24
 800468e:	2100      	movs	r1, #0
 8004690:	5499      	strb	r1, [r3, r2]

    return status;
 8004692:	230f      	movs	r3, #15
 8004694:	18fb      	adds	r3, r7, r3
 8004696:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004698:	0018      	movs	r0, r3
 800469a:	46bd      	mov	sp, r7
 800469c:	b004      	add	sp, #16
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a8:	210f      	movs	r1, #15
 80046aa:	187b      	adds	r3, r7, r1
 80046ac:	2200      	movs	r2, #0
 80046ae:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2225      	movs	r2, #37	; 0x25
 80046b4:	5c9b      	ldrb	r3, [r3, r2]
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d006      	beq.n	80046ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2204      	movs	r2, #4
 80046c0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80046c2:	187b      	adds	r3, r7, r1
 80046c4:	2201      	movs	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e02a      	b.n	8004720 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	210e      	movs	r1, #14
 80046d6:	438a      	bics	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2101      	movs	r1, #1
 80046e6:	438a      	bics	r2, r1
 80046e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ee:	221c      	movs	r2, #28
 80046f0:	401a      	ands	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	2101      	movs	r1, #1
 80046f8:	4091      	lsls	r1, r2
 80046fa:	000a      	movs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2225      	movs	r2, #37	; 0x25
 8004702:	2101      	movs	r1, #1
 8004704:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2224      	movs	r2, #36	; 0x24
 800470a:	2100      	movs	r1, #0
 800470c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004712:	2b00      	cmp	r3, #0
 8004714:	d004      	beq.n	8004720 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	0010      	movs	r0, r2
 800471e:	4798      	blx	r3
    }
  }
  return status;
 8004720:	230f      	movs	r3, #15
 8004722:	18fb      	adds	r3, r7, r3
 8004724:	781b      	ldrb	r3, [r3, #0]
}
 8004726:	0018      	movs	r0, r3
 8004728:	46bd      	mov	sp, r7
 800472a:	b004      	add	sp, #16
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b084      	sub	sp, #16
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474a:	221c      	movs	r2, #28
 800474c:	4013      	ands	r3, r2
 800474e:	2204      	movs	r2, #4
 8004750:	409a      	lsls	r2, r3
 8004752:	0013      	movs	r3, r2
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4013      	ands	r3, r2
 8004758:	d026      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x7a>
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	2204      	movs	r2, #4
 800475e:	4013      	ands	r3, r2
 8004760:	d022      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2220      	movs	r2, #32
 800476a:	4013      	ands	r3, r2
 800476c:	d107      	bne.n	800477e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2104      	movs	r1, #4
 800477a:	438a      	bics	r2, r1
 800477c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004782:	221c      	movs	r2, #28
 8004784:	401a      	ands	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	2104      	movs	r1, #4
 800478c:	4091      	lsls	r1, r2
 800478e:	000a      	movs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	2b00      	cmp	r3, #0
 8004798:	d100      	bne.n	800479c <HAL_DMA_IRQHandler+0x6e>
 800479a:	e071      	b.n	8004880 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	0010      	movs	r0, r2
 80047a4:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80047a6:	e06b      	b.n	8004880 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ac:	221c      	movs	r2, #28
 80047ae:	4013      	ands	r3, r2
 80047b0:	2202      	movs	r2, #2
 80047b2:	409a      	lsls	r2, r3
 80047b4:	0013      	movs	r3, r2
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4013      	ands	r3, r2
 80047ba:	d02d      	beq.n	8004818 <HAL_DMA_IRQHandler+0xea>
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2202      	movs	r2, #2
 80047c0:	4013      	ands	r3, r2
 80047c2:	d029      	beq.n	8004818 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2220      	movs	r2, #32
 80047cc:	4013      	ands	r3, r2
 80047ce:	d10b      	bne.n	80047e8 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	210a      	movs	r1, #10
 80047dc:	438a      	bics	r2, r1
 80047de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2225      	movs	r2, #37	; 0x25
 80047e4:	2101      	movs	r1, #1
 80047e6:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ec:	221c      	movs	r2, #28
 80047ee:	401a      	ands	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	2102      	movs	r1, #2
 80047f6:	4091      	lsls	r1, r2
 80047f8:	000a      	movs	r2, r1
 80047fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2224      	movs	r2, #36	; 0x24
 8004800:	2100      	movs	r1, #0
 8004802:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	2b00      	cmp	r3, #0
 800480a:	d039      	beq.n	8004880 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	0010      	movs	r0, r2
 8004814:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004816:	e033      	b.n	8004880 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800481c:	221c      	movs	r2, #28
 800481e:	4013      	ands	r3, r2
 8004820:	2208      	movs	r2, #8
 8004822:	409a      	lsls	r2, r3
 8004824:	0013      	movs	r3, r2
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	4013      	ands	r3, r2
 800482a:	d02a      	beq.n	8004882 <HAL_DMA_IRQHandler+0x154>
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2208      	movs	r2, #8
 8004830:	4013      	ands	r3, r2
 8004832:	d026      	beq.n	8004882 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	210e      	movs	r1, #14
 8004840:	438a      	bics	r2, r1
 8004842:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004848:	221c      	movs	r2, #28
 800484a:	401a      	ands	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004850:	2101      	movs	r1, #1
 8004852:	4091      	lsls	r1, r2
 8004854:	000a      	movs	r2, r1
 8004856:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2225      	movs	r2, #37	; 0x25
 8004862:	2101      	movs	r1, #1
 8004864:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2224      	movs	r2, #36	; 0x24
 800486a:	2100      	movs	r1, #0
 800486c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	0010      	movs	r0, r2
 800487e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004880:	46c0      	nop			; (mov r8, r8)
 8004882:	46c0      	nop			; (mov r8, r8)
}
 8004884:	46bd      	mov	sp, r7
 8004886:	b004      	add	sp, #16
 8004888:	bd80      	pop	{r7, pc}

0800488a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b084      	sub	sp, #16
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489c:	221c      	movs	r2, #28
 800489e:	401a      	ands	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a4:	2101      	movs	r1, #1
 80048a6:	4091      	lsls	r1, r2
 80048a8:	000a      	movs	r2, r1
 80048aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b10      	cmp	r3, #16
 80048ba:	d108      	bne.n	80048ce <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80048cc:	e007      	b.n	80048de <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	60da      	str	r2, [r3, #12]
}
 80048de:	46c0      	nop			; (mov r8, r8)
 80048e0:	46bd      	mov	sp, r7
 80048e2:	b004      	add	sp, #16
 80048e4:	bd80      	pop	{r7, pc}
	...

080048e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80048fe:	e155      	b.n	8004bac <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2101      	movs	r1, #1
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	4091      	lsls	r1, r2
 800490a:	000a      	movs	r2, r1
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d100      	bne.n	8004918 <HAL_GPIO_Init+0x30>
 8004916:	e146      	b.n	8004ba6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2203      	movs	r2, #3
 800491e:	4013      	ands	r3, r2
 8004920:	2b01      	cmp	r3, #1
 8004922:	d005      	beq.n	8004930 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2203      	movs	r2, #3
 800492a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800492c:	2b02      	cmp	r3, #2
 800492e:	d130      	bne.n	8004992 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	2203      	movs	r2, #3
 800493c:	409a      	lsls	r2, r3
 800493e:	0013      	movs	r3, r2
 8004940:	43da      	mvns	r2, r3
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	4013      	ands	r3, r2
 8004946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68da      	ldr	r2, [r3, #12]
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	409a      	lsls	r2, r3
 8004952:	0013      	movs	r3, r2
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004966:	2201      	movs	r2, #1
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	409a      	lsls	r2, r3
 800496c:	0013      	movs	r3, r2
 800496e:	43da      	mvns	r2, r3
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	4013      	ands	r3, r2
 8004974:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	2201      	movs	r2, #1
 800497e:	401a      	ands	r2, r3
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	409a      	lsls	r2, r3
 8004984:	0013      	movs	r3, r2
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2203      	movs	r2, #3
 8004998:	4013      	ands	r3, r2
 800499a:	2b03      	cmp	r3, #3
 800499c:	d017      	beq.n	80049ce <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	2203      	movs	r2, #3
 80049aa:	409a      	lsls	r2, r3
 80049ac:	0013      	movs	r3, r2
 80049ae:	43da      	mvns	r2, r3
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4013      	ands	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	409a      	lsls	r2, r3
 80049c0:	0013      	movs	r3, r2
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2203      	movs	r2, #3
 80049d4:	4013      	ands	r3, r2
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d123      	bne.n	8004a22 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	08da      	lsrs	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3208      	adds	r2, #8
 80049e2:	0092      	lsls	r2, r2, #2
 80049e4:	58d3      	ldr	r3, [r2, r3]
 80049e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	2207      	movs	r2, #7
 80049ec:	4013      	ands	r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	220f      	movs	r2, #15
 80049f2:	409a      	lsls	r2, r3
 80049f4:	0013      	movs	r3, r2
 80049f6:	43da      	mvns	r2, r3
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4013      	ands	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	691a      	ldr	r2, [r3, #16]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2107      	movs	r1, #7
 8004a06:	400b      	ands	r3, r1
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	409a      	lsls	r2, r3
 8004a0c:	0013      	movs	r3, r2
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	08da      	lsrs	r2, r3, #3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3208      	adds	r2, #8
 8004a1c:	0092      	lsls	r2, r2, #2
 8004a1e:	6939      	ldr	r1, [r7, #16]
 8004a20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	2203      	movs	r2, #3
 8004a2e:	409a      	lsls	r2, r3
 8004a30:	0013      	movs	r3, r2
 8004a32:	43da      	mvns	r2, r3
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	4013      	ands	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2203      	movs	r2, #3
 8004a40:	401a      	ands	r2, r3
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	409a      	lsls	r2, r3
 8004a48:	0013      	movs	r3, r2
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	23c0      	movs	r3, #192	; 0xc0
 8004a5c:	029b      	lsls	r3, r3, #10
 8004a5e:	4013      	ands	r3, r2
 8004a60:	d100      	bne.n	8004a64 <HAL_GPIO_Init+0x17c>
 8004a62:	e0a0      	b.n	8004ba6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a64:	4b57      	ldr	r3, [pc, #348]	; (8004bc4 <HAL_GPIO_Init+0x2dc>)
 8004a66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a68:	4b56      	ldr	r3, [pc, #344]	; (8004bc4 <HAL_GPIO_Init+0x2dc>)
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a70:	4a55      	ldr	r2, [pc, #340]	; (8004bc8 <HAL_GPIO_Init+0x2e0>)
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	089b      	lsrs	r3, r3, #2
 8004a76:	3302      	adds	r3, #2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	589b      	ldr	r3, [r3, r2]
 8004a7c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2203      	movs	r2, #3
 8004a82:	4013      	ands	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	220f      	movs	r2, #15
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	0013      	movs	r3, r2
 8004a8c:	43da      	mvns	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	4013      	ands	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	23a0      	movs	r3, #160	; 0xa0
 8004a98:	05db      	lsls	r3, r3, #23
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d01f      	beq.n	8004ade <HAL_GPIO_Init+0x1f6>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a4a      	ldr	r2, [pc, #296]	; (8004bcc <HAL_GPIO_Init+0x2e4>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d019      	beq.n	8004ada <HAL_GPIO_Init+0x1f2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a49      	ldr	r2, [pc, #292]	; (8004bd0 <HAL_GPIO_Init+0x2e8>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d013      	beq.n	8004ad6 <HAL_GPIO_Init+0x1ee>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a48      	ldr	r2, [pc, #288]	; (8004bd4 <HAL_GPIO_Init+0x2ec>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00d      	beq.n	8004ad2 <HAL_GPIO_Init+0x1ea>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a47      	ldr	r2, [pc, #284]	; (8004bd8 <HAL_GPIO_Init+0x2f0>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d007      	beq.n	8004ace <HAL_GPIO_Init+0x1e6>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a46      	ldr	r2, [pc, #280]	; (8004bdc <HAL_GPIO_Init+0x2f4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d101      	bne.n	8004aca <HAL_GPIO_Init+0x1e2>
 8004ac6:	2305      	movs	r3, #5
 8004ac8:	e00a      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004aca:	2306      	movs	r3, #6
 8004acc:	e008      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004ace:	2304      	movs	r3, #4
 8004ad0:	e006      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e004      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	e002      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004ada:	2301      	movs	r3, #1
 8004adc:	e000      	b.n	8004ae0 <HAL_GPIO_Init+0x1f8>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	2103      	movs	r1, #3
 8004ae4:	400a      	ands	r2, r1
 8004ae6:	0092      	lsls	r2, r2, #2
 8004ae8:	4093      	lsls	r3, r2
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004af0:	4935      	ldr	r1, [pc, #212]	; (8004bc8 <HAL_GPIO_Init+0x2e0>)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	089b      	lsrs	r3, r3, #2
 8004af6:	3302      	adds	r3, #2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004afe:	4b38      	ldr	r3, [pc, #224]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	43da      	mvns	r2, r3
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	2380      	movs	r3, #128	; 0x80
 8004b14:	035b      	lsls	r3, r3, #13
 8004b16:	4013      	ands	r3, r2
 8004b18:	d003      	beq.n	8004b22 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004b22:	4b2f      	ldr	r3, [pc, #188]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004b28:	4b2d      	ldr	r3, [pc, #180]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	43da      	mvns	r2, r3
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	4013      	ands	r3, r2
 8004b36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	2380      	movs	r3, #128	; 0x80
 8004b3e:	039b      	lsls	r3, r3, #14
 8004b40:	4013      	ands	r3, r2
 8004b42:	d003      	beq.n	8004b4c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004b4c:	4b24      	ldr	r3, [pc, #144]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004b52:	4b23      	ldr	r3, [pc, #140]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	43da      	mvns	r2, r3
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	2380      	movs	r3, #128	; 0x80
 8004b68:	029b      	lsls	r3, r3, #10
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	d003      	beq.n	8004b76 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004b76:	4b1a      	ldr	r3, [pc, #104]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b7c:	4b18      	ldr	r3, [pc, #96]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	43da      	mvns	r2, r3
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	2380      	movs	r3, #128	; 0x80
 8004b92:	025b      	lsls	r3, r3, #9
 8004b94:	4013      	ands	r3, r2
 8004b96:	d003      	beq.n	8004ba0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ba0:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <HAL_GPIO_Init+0x2f8>)
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	40da      	lsrs	r2, r3
 8004bb4:	1e13      	subs	r3, r2, #0
 8004bb6:	d000      	beq.n	8004bba <HAL_GPIO_Init+0x2d2>
 8004bb8:	e6a2      	b.n	8004900 <HAL_GPIO_Init+0x18>
  }
}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	46c0      	nop			; (mov r8, r8)
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	b006      	add	sp, #24
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	40010000 	.word	0x40010000
 8004bcc:	50000400 	.word	0x50000400
 8004bd0:	50000800 	.word	0x50000800
 8004bd4:	50000c00 	.word	0x50000c00
 8004bd8:	50001000 	.word	0x50001000
 8004bdc:	50001c00 	.word	0x50001c00
 8004be0:	40010400 	.word	0x40010400

08004be4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	0008      	movs	r0, r1
 8004bee:	0011      	movs	r1, r2
 8004bf0:	1cbb      	adds	r3, r7, #2
 8004bf2:	1c02      	adds	r2, r0, #0
 8004bf4:	801a      	strh	r2, [r3, #0]
 8004bf6:	1c7b      	adds	r3, r7, #1
 8004bf8:	1c0a      	adds	r2, r1, #0
 8004bfa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bfc:	1c7b      	adds	r3, r7, #1
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d004      	beq.n	8004c0e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c04:	1cbb      	adds	r3, r7, #2
 8004c06:	881a      	ldrh	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004c0c:	e003      	b.n	8004c16 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004c0e:	1cbb      	adds	r3, r7, #2
 8004c10:	881a      	ldrh	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	b002      	add	sp, #8
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	0002      	movs	r2, r0
 8004c28:	1dbb      	adds	r3, r7, #6
 8004c2a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c2c:	4b09      	ldr	r3, [pc, #36]	; (8004c54 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	1dba      	adds	r2, r7, #6
 8004c32:	8812      	ldrh	r2, [r2, #0]
 8004c34:	4013      	ands	r3, r2
 8004c36:	d008      	beq.n	8004c4a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c38:	4b06      	ldr	r3, [pc, #24]	; (8004c54 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004c3a:	1dba      	adds	r2, r7, #6
 8004c3c:	8812      	ldrh	r2, [r2, #0]
 8004c3e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c40:	1dbb      	adds	r3, r7, #6
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	0018      	movs	r0, r3
 8004c46:	f000 f807 	bl	8004c58 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c4a:	46c0      	nop			; (mov r8, r8)
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	b002      	add	sp, #8
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	40010400 	.word	0x40010400

08004c58 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	0002      	movs	r2, r0
 8004c60:	1dbb      	adds	r3, r7, #6
 8004c62:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c64:	46c0      	nop			; (mov r8, r8)
 8004c66:	46bd      	mov	sp, r7
 8004c68:	b002      	add	sp, #8
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e082      	b.n	8004d84 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2241      	movs	r2, #65	; 0x41
 8004c82:	5c9b      	ldrb	r3, [r3, r2]
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d107      	bne.n	8004c9a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2240      	movs	r2, #64	; 0x40
 8004c8e:	2100      	movs	r1, #0
 8004c90:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	0018      	movs	r0, r3
 8004c96:	f7fe f801 	bl	8002c9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2241      	movs	r2, #65	; 0x41
 8004c9e:	2124      	movs	r1, #36	; 0x24
 8004ca0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2101      	movs	r1, #1
 8004cae:	438a      	bics	r2, r1
 8004cb0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4934      	ldr	r1, [pc, #208]	; (8004d8c <HAL_I2C_Init+0x120>)
 8004cbc:	400a      	ands	r2, r1
 8004cbe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4931      	ldr	r1, [pc, #196]	; (8004d90 <HAL_I2C_Init+0x124>)
 8004ccc:	400a      	ands	r2, r1
 8004cce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d108      	bne.n	8004cea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2180      	movs	r1, #128	; 0x80
 8004ce2:	0209      	lsls	r1, r1, #8
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	609a      	str	r2, [r3, #8]
 8004ce8:	e007      	b.n	8004cfa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2184      	movs	r1, #132	; 0x84
 8004cf4:	0209      	lsls	r1, r1, #8
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d104      	bne.n	8004d0c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2280      	movs	r2, #128	; 0x80
 8004d08:	0112      	lsls	r2, r2, #4
 8004d0a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	491f      	ldr	r1, [pc, #124]	; (8004d94 <HAL_I2C_Init+0x128>)
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	491a      	ldr	r1, [pc, #104]	; (8004d90 <HAL_I2C_Init+0x124>)
 8004d28:	400a      	ands	r2, r1
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691a      	ldr	r2, [r3, #16]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	431a      	orrs	r2, r3
 8004d36:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69d9      	ldr	r1, [r3, #28]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a1a      	ldr	r2, [r3, #32]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2101      	movs	r1, #1
 8004d62:	430a      	orrs	r2, r1
 8004d64:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2241      	movs	r2, #65	; 0x41
 8004d70:	2120      	movs	r1, #32
 8004d72:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2242      	movs	r2, #66	; 0x42
 8004d7e:	2100      	movs	r1, #0
 8004d80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	0018      	movs	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b002      	add	sp, #8
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	f0ffffff 	.word	0xf0ffffff
 8004d90:	ffff7fff 	.word	0xffff7fff
 8004d94:	02008000 	.word	0x02008000

08004d98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2241      	movs	r2, #65	; 0x41
 8004da6:	5c9b      	ldrb	r3, [r3, r2]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b20      	cmp	r3, #32
 8004dac:	d138      	bne.n	8004e20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2240      	movs	r2, #64	; 0x40
 8004db2:	5c9b      	ldrb	r3, [r3, r2]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e032      	b.n	8004e22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2240      	movs	r2, #64	; 0x40
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2241      	movs	r2, #65	; 0x41
 8004dc8:	2124      	movs	r1, #36	; 0x24
 8004dca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	438a      	bics	r2, r1
 8004dda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4911      	ldr	r1, [pc, #68]	; (8004e2c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004de8:	400a      	ands	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6819      	ldr	r1, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2101      	movs	r1, #1
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2241      	movs	r2, #65	; 0x41
 8004e10:	2120      	movs	r1, #32
 8004e12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2240      	movs	r2, #64	; 0x40
 8004e18:	2100      	movs	r1, #0
 8004e1a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e000      	b.n	8004e22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
  }
}
 8004e22:	0018      	movs	r0, r3
 8004e24:	46bd      	mov	sp, r7
 8004e26:	b002      	add	sp, #8
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	ffffefff 	.word	0xffffefff

08004e30 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2241      	movs	r2, #65	; 0x41
 8004e3e:	5c9b      	ldrb	r3, [r3, r2]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	d139      	bne.n	8004eba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2240      	movs	r2, #64	; 0x40
 8004e4a:	5c9b      	ldrb	r3, [r3, r2]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e033      	b.n	8004ebc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2240      	movs	r2, #64	; 0x40
 8004e58:	2101      	movs	r1, #1
 8004e5a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2241      	movs	r2, #65	; 0x41
 8004e60:	2124      	movs	r1, #36	; 0x24
 8004e62:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2101      	movs	r1, #1
 8004e70:	438a      	bics	r2, r1
 8004e72:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4a11      	ldr	r2, [pc, #68]	; (8004ec4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004e80:	4013      	ands	r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2241      	movs	r2, #65	; 0x41
 8004eaa:	2120      	movs	r1, #32
 8004eac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2240      	movs	r2, #64	; 0x40
 8004eb2:	2100      	movs	r1, #0
 8004eb4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e000      	b.n	8004ebc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004eba:	2302      	movs	r3, #2
  }
}
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	b004      	add	sp, #16
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	fffff0ff 	.word	0xfffff0ff

08004ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec8:	b5b0      	push	{r4, r5, r7, lr}
 8004eca:	b08a      	sub	sp, #40	; 0x28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d102      	bne.n	8004edc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	f000 fb6c 	bl	80055b4 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004edc:	4bc8      	ldr	r3, [pc, #800]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	220c      	movs	r2, #12
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee6:	4bc6      	ldr	r3, [pc, #792]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	2380      	movs	r3, #128	; 0x80
 8004eec:	025b      	lsls	r3, r3, #9
 8004eee:	4013      	ands	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	4013      	ands	r3, r2
 8004efa:	d100      	bne.n	8004efe <HAL_RCC_OscConfig+0x36>
 8004efc:	e07d      	b.n	8004ffa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	d007      	beq.n	8004f14 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	2b0c      	cmp	r3, #12
 8004f08:	d112      	bne.n	8004f30 <HAL_RCC_OscConfig+0x68>
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	2380      	movs	r3, #128	; 0x80
 8004f0e:	025b      	lsls	r3, r3, #9
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d10d      	bne.n	8004f30 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f14:	4bba      	ldr	r3, [pc, #744]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	2380      	movs	r3, #128	; 0x80
 8004f1a:	029b      	lsls	r3, r3, #10
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	d100      	bne.n	8004f22 <HAL_RCC_OscConfig+0x5a>
 8004f20:	e06a      	b.n	8004ff8 <HAL_RCC_OscConfig+0x130>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d166      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	f000 fb42 	bl	80055b4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685a      	ldr	r2, [r3, #4]
 8004f34:	2380      	movs	r3, #128	; 0x80
 8004f36:	025b      	lsls	r3, r3, #9
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCC_OscConfig+0x84>
 8004f3c:	4bb0      	ldr	r3, [pc, #704]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	4baf      	ldr	r3, [pc, #700]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f42:	2180      	movs	r1, #128	; 0x80
 8004f44:	0249      	lsls	r1, r1, #9
 8004f46:	430a      	orrs	r2, r1
 8004f48:	601a      	str	r2, [r3, #0]
 8004f4a:	e027      	b.n	8004f9c <HAL_RCC_OscConfig+0xd4>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	23a0      	movs	r3, #160	; 0xa0
 8004f52:	02db      	lsls	r3, r3, #11
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d10e      	bne.n	8004f76 <HAL_RCC_OscConfig+0xae>
 8004f58:	4ba9      	ldr	r3, [pc, #676]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	4ba8      	ldr	r3, [pc, #672]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f5e:	2180      	movs	r1, #128	; 0x80
 8004f60:	02c9      	lsls	r1, r1, #11
 8004f62:	430a      	orrs	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	4ba6      	ldr	r3, [pc, #664]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4ba5      	ldr	r3, [pc, #660]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f6c:	2180      	movs	r1, #128	; 0x80
 8004f6e:	0249      	lsls	r1, r1, #9
 8004f70:	430a      	orrs	r2, r1
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	e012      	b.n	8004f9c <HAL_RCC_OscConfig+0xd4>
 8004f76:	4ba2      	ldr	r3, [pc, #648]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4ba1      	ldr	r3, [pc, #644]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f7c:	49a1      	ldr	r1, [pc, #644]	; (8005204 <HAL_RCC_OscConfig+0x33c>)
 8004f7e:	400a      	ands	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	4b9f      	ldr	r3, [pc, #636]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	2380      	movs	r3, #128	; 0x80
 8004f88:	025b      	lsls	r3, r3, #9
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4b9b      	ldr	r3, [pc, #620]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	4b9a      	ldr	r3, [pc, #616]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004f96:	499c      	ldr	r1, [pc, #624]	; (8005208 <HAL_RCC_OscConfig+0x340>)
 8004f98:	400a      	ands	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d014      	beq.n	8004fce <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa4:	f7fe fd1c 	bl	80039e0 <HAL_GetTick>
 8004fa8:	0003      	movs	r3, r0
 8004faa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fac:	e008      	b.n	8004fc0 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fae:	f7fe fd17 	bl	80039e0 <HAL_GetTick>
 8004fb2:	0002      	movs	r2, r0
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b64      	cmp	r3, #100	; 0x64
 8004fba:	d901      	bls.n	8004fc0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e2f9      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fc0:	4b8f      	ldr	r3, [pc, #572]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	2380      	movs	r3, #128	; 0x80
 8004fc6:	029b      	lsls	r3, r3, #10
 8004fc8:	4013      	ands	r3, r2
 8004fca:	d0f0      	beq.n	8004fae <HAL_RCC_OscConfig+0xe6>
 8004fcc:	e015      	b.n	8004ffa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fce:	f7fe fd07 	bl	80039e0 <HAL_GetTick>
 8004fd2:	0003      	movs	r3, r0
 8004fd4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fd8:	f7fe fd02 	bl	80039e0 <HAL_GetTick>
 8004fdc:	0002      	movs	r2, r0
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b64      	cmp	r3, #100	; 0x64
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e2e4      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004fea:	4b85      	ldr	r3, [pc, #532]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	2380      	movs	r3, #128	; 0x80
 8004ff0:	029b      	lsls	r3, r3, #10
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	d1f0      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x110>
 8004ff6:	e000      	b.n	8004ffa <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2202      	movs	r2, #2
 8005000:	4013      	ands	r3, r2
 8005002:	d100      	bne.n	8005006 <HAL_RCC_OscConfig+0x13e>
 8005004:	e099      	b.n	800513a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800500c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500e:	2220      	movs	r2, #32
 8005010:	4013      	ands	r3, r2
 8005012:	d009      	beq.n	8005028 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005014:	4b7a      	ldr	r3, [pc, #488]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	4b79      	ldr	r3, [pc, #484]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800501a:	2120      	movs	r1, #32
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005022:	2220      	movs	r2, #32
 8005024:	4393      	bics	r3, r2
 8005026:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	2b04      	cmp	r3, #4
 800502c:	d005      	beq.n	800503a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	2b0c      	cmp	r3, #12
 8005032:	d13e      	bne.n	80050b2 <HAL_RCC_OscConfig+0x1ea>
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d13b      	bne.n	80050b2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800503a:	4b71      	ldr	r3, [pc, #452]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2204      	movs	r2, #4
 8005040:	4013      	ands	r3, r2
 8005042:	d004      	beq.n	800504e <HAL_RCC_OscConfig+0x186>
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e2b2      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800504e:	4b6c      	ldr	r3, [pc, #432]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	4a6e      	ldr	r2, [pc, #440]	; (800520c <HAL_RCC_OscConfig+0x344>)
 8005054:	4013      	ands	r3, r2
 8005056:	0019      	movs	r1, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	021a      	lsls	r2, r3, #8
 800505e:	4b68      	ldr	r3, [pc, #416]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005060:	430a      	orrs	r2, r1
 8005062:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005064:	4b66      	ldr	r3, [pc, #408]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2209      	movs	r2, #9
 800506a:	4393      	bics	r3, r2
 800506c:	0019      	movs	r1, r3
 800506e:	4b64      	ldr	r3, [pc, #400]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005072:	430a      	orrs	r2, r1
 8005074:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005076:	f000 fbeb 	bl	8005850 <HAL_RCC_GetSysClockFreq>
 800507a:	0001      	movs	r1, r0
 800507c:	4b60      	ldr	r3, [pc, #384]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	091b      	lsrs	r3, r3, #4
 8005082:	220f      	movs	r2, #15
 8005084:	4013      	ands	r3, r2
 8005086:	4a62      	ldr	r2, [pc, #392]	; (8005210 <HAL_RCC_OscConfig+0x348>)
 8005088:	5cd3      	ldrb	r3, [r2, r3]
 800508a:	000a      	movs	r2, r1
 800508c:	40da      	lsrs	r2, r3
 800508e:	4b61      	ldr	r3, [pc, #388]	; (8005214 <HAL_RCC_OscConfig+0x34c>)
 8005090:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005092:	4b61      	ldr	r3, [pc, #388]	; (8005218 <HAL_RCC_OscConfig+0x350>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2513      	movs	r5, #19
 8005098:	197c      	adds	r4, r7, r5
 800509a:	0018      	movs	r0, r3
 800509c:	f7fe fc5a 	bl	8003954 <HAL_InitTick>
 80050a0:	0003      	movs	r3, r0
 80050a2:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80050a4:	197b      	adds	r3, r7, r5
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d046      	beq.n	800513a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80050ac:	197b      	adds	r3, r7, r5
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	e280      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80050b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d027      	beq.n	8005108 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80050b8:	4b51      	ldr	r3, [pc, #324]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2209      	movs	r2, #9
 80050be:	4393      	bics	r3, r2
 80050c0:	0019      	movs	r1, r3
 80050c2:	4b4f      	ldr	r3, [pc, #316]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050c6:	430a      	orrs	r2, r1
 80050c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ca:	f7fe fc89 	bl	80039e0 <HAL_GetTick>
 80050ce:	0003      	movs	r3, r0
 80050d0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050d4:	f7fe fc84 	bl	80039e0 <HAL_GetTick>
 80050d8:	0002      	movs	r2, r0
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e266      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050e6:	4b46      	ldr	r3, [pc, #280]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2204      	movs	r2, #4
 80050ec:	4013      	ands	r3, r2
 80050ee:	d0f1      	beq.n	80050d4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f0:	4b43      	ldr	r3, [pc, #268]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	4a45      	ldr	r2, [pc, #276]	; (800520c <HAL_RCC_OscConfig+0x344>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	021a      	lsls	r2, r3, #8
 8005100:	4b3f      	ldr	r3, [pc, #252]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005102:	430a      	orrs	r2, r1
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	e018      	b.n	800513a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005108:	4b3d      	ldr	r3, [pc, #244]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b3c      	ldr	r3, [pc, #240]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800510e:	2101      	movs	r1, #1
 8005110:	438a      	bics	r2, r1
 8005112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005114:	f7fe fc64 	bl	80039e0 <HAL_GetTick>
 8005118:	0003      	movs	r3, r0
 800511a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800511e:	f7fe fc5f 	bl	80039e0 <HAL_GetTick>
 8005122:	0002      	movs	r2, r0
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e241      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005130:	4b33      	ldr	r3, [pc, #204]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2204      	movs	r2, #4
 8005136:	4013      	ands	r3, r2
 8005138:	d1f1      	bne.n	800511e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2210      	movs	r2, #16
 8005140:	4013      	ands	r3, r2
 8005142:	d100      	bne.n	8005146 <HAL_RCC_OscConfig+0x27e>
 8005144:	e0a1      	b.n	800528a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d140      	bne.n	80051ce <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800514c:	4b2c      	ldr	r3, [pc, #176]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	2380      	movs	r3, #128	; 0x80
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4013      	ands	r3, r2
 8005156:	d005      	beq.n	8005164 <HAL_RCC_OscConfig+0x29c>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e227      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005164:	4b26      	ldr	r3, [pc, #152]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	4a2c      	ldr	r2, [pc, #176]	; (800521c <HAL_RCC_OscConfig+0x354>)
 800516a:	4013      	ands	r3, r2
 800516c:	0019      	movs	r1, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1a      	ldr	r2, [r3, #32]
 8005172:	4b23      	ldr	r3, [pc, #140]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005174:	430a      	orrs	r2, r1
 8005176:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005178:	4b21      	ldr	r3, [pc, #132]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	021b      	lsls	r3, r3, #8
 800517e:	0a19      	lsrs	r1, r3, #8
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	061a      	lsls	r2, r3, #24
 8005186:	4b1e      	ldr	r3, [pc, #120]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005188:	430a      	orrs	r2, r1
 800518a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	0b5b      	lsrs	r3, r3, #13
 8005192:	3301      	adds	r3, #1
 8005194:	2280      	movs	r2, #128	; 0x80
 8005196:	0212      	lsls	r2, r2, #8
 8005198:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800519a:	4b19      	ldr	r3, [pc, #100]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	091b      	lsrs	r3, r3, #4
 80051a0:	210f      	movs	r1, #15
 80051a2:	400b      	ands	r3, r1
 80051a4:	491a      	ldr	r1, [pc, #104]	; (8005210 <HAL_RCC_OscConfig+0x348>)
 80051a6:	5ccb      	ldrb	r3, [r1, r3]
 80051a8:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80051aa:	4b1a      	ldr	r3, [pc, #104]	; (8005214 <HAL_RCC_OscConfig+0x34c>)
 80051ac:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80051ae:	4b1a      	ldr	r3, [pc, #104]	; (8005218 <HAL_RCC_OscConfig+0x350>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2513      	movs	r5, #19
 80051b4:	197c      	adds	r4, r7, r5
 80051b6:	0018      	movs	r0, r3
 80051b8:	f7fe fbcc 	bl	8003954 <HAL_InitTick>
 80051bc:	0003      	movs	r3, r0
 80051be:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80051c0:	197b      	adds	r3, r7, r5
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d060      	beq.n	800528a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80051c8:	197b      	adds	r3, r7, r5
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	e1f2      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d03f      	beq.n	8005256 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80051d6:	4b0a      	ldr	r3, [pc, #40]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80051dc:	2180      	movs	r1, #128	; 0x80
 80051de:	0049      	lsls	r1, r1, #1
 80051e0:	430a      	orrs	r2, r1
 80051e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e4:	f7fe fbfc 	bl	80039e0 <HAL_GetTick>
 80051e8:	0003      	movs	r3, r0
 80051ea:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80051ec:	e018      	b.n	8005220 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051ee:	f7fe fbf7 	bl	80039e0 <HAL_GetTick>
 80051f2:	0002      	movs	r2, r0
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d911      	bls.n	8005220 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e1d9      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
 8005200:	40021000 	.word	0x40021000
 8005204:	fffeffff 	.word	0xfffeffff
 8005208:	fffbffff 	.word	0xfffbffff
 800520c:	ffffe0ff 	.word	0xffffe0ff
 8005210:	0800bf18 	.word	0x0800bf18
 8005214:	20000000 	.word	0x20000000
 8005218:	20000004 	.word	0x20000004
 800521c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005220:	4bc9      	ldr	r3, [pc, #804]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	2380      	movs	r3, #128	; 0x80
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4013      	ands	r3, r2
 800522a:	d0e0      	beq.n	80051ee <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800522c:	4bc6      	ldr	r3, [pc, #792]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	4ac6      	ldr	r2, [pc, #792]	; (800554c <HAL_RCC_OscConfig+0x684>)
 8005232:	4013      	ands	r3, r2
 8005234:	0019      	movs	r1, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1a      	ldr	r2, [r3, #32]
 800523a:	4bc3      	ldr	r3, [pc, #780]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800523c:	430a      	orrs	r2, r1
 800523e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005240:	4bc1      	ldr	r3, [pc, #772]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	0a19      	lsrs	r1, r3, #8
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	061a      	lsls	r2, r3, #24
 800524e:	4bbe      	ldr	r3, [pc, #760]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005250:	430a      	orrs	r2, r1
 8005252:	605a      	str	r2, [r3, #4]
 8005254:	e019      	b.n	800528a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005256:	4bbc      	ldr	r3, [pc, #752]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	4bbb      	ldr	r3, [pc, #748]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800525c:	49bc      	ldr	r1, [pc, #752]	; (8005550 <HAL_RCC_OscConfig+0x688>)
 800525e:	400a      	ands	r2, r1
 8005260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005262:	f7fe fbbd 	bl	80039e0 <HAL_GetTick>
 8005266:	0003      	movs	r3, r0
 8005268:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800526c:	f7fe fbb8 	bl	80039e0 <HAL_GetTick>
 8005270:	0002      	movs	r2, r0
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b02      	cmp	r3, #2
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e19a      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800527e:	4bb2      	ldr	r3, [pc, #712]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	2380      	movs	r3, #128	; 0x80
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4013      	ands	r3, r2
 8005288:	d1f0      	bne.n	800526c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2208      	movs	r2, #8
 8005290:	4013      	ands	r3, r2
 8005292:	d036      	beq.n	8005302 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d019      	beq.n	80052d0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800529c:	4baa      	ldr	r3, [pc, #680]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800529e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052a0:	4ba9      	ldr	r3, [pc, #676]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80052a2:	2101      	movs	r1, #1
 80052a4:	430a      	orrs	r2, r1
 80052a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052a8:	f7fe fb9a 	bl	80039e0 <HAL_GetTick>
 80052ac:	0003      	movs	r3, r0
 80052ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052b2:	f7fe fb95 	bl	80039e0 <HAL_GetTick>
 80052b6:	0002      	movs	r2, r0
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e177      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052c4:	4ba0      	ldr	r3, [pc, #640]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80052c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c8:	2202      	movs	r2, #2
 80052ca:	4013      	ands	r3, r2
 80052cc:	d0f1      	beq.n	80052b2 <HAL_RCC_OscConfig+0x3ea>
 80052ce:	e018      	b.n	8005302 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052d0:	4b9d      	ldr	r3, [pc, #628]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80052d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052d4:	4b9c      	ldr	r3, [pc, #624]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80052d6:	2101      	movs	r1, #1
 80052d8:	438a      	bics	r2, r1
 80052da:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052dc:	f7fe fb80 	bl	80039e0 <HAL_GetTick>
 80052e0:	0003      	movs	r3, r0
 80052e2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052e6:	f7fe fb7b 	bl	80039e0 <HAL_GetTick>
 80052ea:	0002      	movs	r2, r0
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e15d      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052f8:	4b93      	ldr	r3, [pc, #588]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80052fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052fc:	2202      	movs	r2, #2
 80052fe:	4013      	ands	r3, r2
 8005300:	d1f1      	bne.n	80052e6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2204      	movs	r2, #4
 8005308:	4013      	ands	r3, r2
 800530a:	d100      	bne.n	800530e <HAL_RCC_OscConfig+0x446>
 800530c:	e0ae      	b.n	800546c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800530e:	2023      	movs	r0, #35	; 0x23
 8005310:	183b      	adds	r3, r7, r0
 8005312:	2200      	movs	r2, #0
 8005314:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005316:	4b8c      	ldr	r3, [pc, #560]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800531a:	2380      	movs	r3, #128	; 0x80
 800531c:	055b      	lsls	r3, r3, #21
 800531e:	4013      	ands	r3, r2
 8005320:	d109      	bne.n	8005336 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005322:	4b89      	ldr	r3, [pc, #548]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005326:	4b88      	ldr	r3, [pc, #544]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005328:	2180      	movs	r1, #128	; 0x80
 800532a:	0549      	lsls	r1, r1, #21
 800532c:	430a      	orrs	r2, r1
 800532e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005330:	183b      	adds	r3, r7, r0
 8005332:	2201      	movs	r2, #1
 8005334:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005336:	4b87      	ldr	r3, [pc, #540]	; (8005554 <HAL_RCC_OscConfig+0x68c>)
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	2380      	movs	r3, #128	; 0x80
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	4013      	ands	r3, r2
 8005340:	d11a      	bne.n	8005378 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005342:	4b84      	ldr	r3, [pc, #528]	; (8005554 <HAL_RCC_OscConfig+0x68c>)
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	4b83      	ldr	r3, [pc, #524]	; (8005554 <HAL_RCC_OscConfig+0x68c>)
 8005348:	2180      	movs	r1, #128	; 0x80
 800534a:	0049      	lsls	r1, r1, #1
 800534c:	430a      	orrs	r2, r1
 800534e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005350:	f7fe fb46 	bl	80039e0 <HAL_GetTick>
 8005354:	0003      	movs	r3, r0
 8005356:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800535a:	f7fe fb41 	bl	80039e0 <HAL_GetTick>
 800535e:	0002      	movs	r2, r0
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b64      	cmp	r3, #100	; 0x64
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e123      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800536c:	4b79      	ldr	r3, [pc, #484]	; (8005554 <HAL_RCC_OscConfig+0x68c>)
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	2380      	movs	r3, #128	; 0x80
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	4013      	ands	r3, r2
 8005376:	d0f0      	beq.n	800535a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	429a      	cmp	r2, r3
 8005382:	d107      	bne.n	8005394 <HAL_RCC_OscConfig+0x4cc>
 8005384:	4b70      	ldr	r3, [pc, #448]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005388:	4b6f      	ldr	r3, [pc, #444]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800538a:	2180      	movs	r1, #128	; 0x80
 800538c:	0049      	lsls	r1, r1, #1
 800538e:	430a      	orrs	r2, r1
 8005390:	651a      	str	r2, [r3, #80]	; 0x50
 8005392:	e031      	b.n	80053f8 <HAL_RCC_OscConfig+0x530>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10c      	bne.n	80053b6 <HAL_RCC_OscConfig+0x4ee>
 800539c:	4b6a      	ldr	r3, [pc, #424]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800539e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053a0:	4b69      	ldr	r3, [pc, #420]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053a2:	496b      	ldr	r1, [pc, #428]	; (8005550 <HAL_RCC_OscConfig+0x688>)
 80053a4:	400a      	ands	r2, r1
 80053a6:	651a      	str	r2, [r3, #80]	; 0x50
 80053a8:	4b67      	ldr	r3, [pc, #412]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053ac:	4b66      	ldr	r3, [pc, #408]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053ae:	496a      	ldr	r1, [pc, #424]	; (8005558 <HAL_RCC_OscConfig+0x690>)
 80053b0:	400a      	ands	r2, r1
 80053b2:	651a      	str	r2, [r3, #80]	; 0x50
 80053b4:	e020      	b.n	80053f8 <HAL_RCC_OscConfig+0x530>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689a      	ldr	r2, [r3, #8]
 80053ba:	23a0      	movs	r3, #160	; 0xa0
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	429a      	cmp	r2, r3
 80053c0:	d10e      	bne.n	80053e0 <HAL_RCC_OscConfig+0x518>
 80053c2:	4b61      	ldr	r3, [pc, #388]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053c6:	4b60      	ldr	r3, [pc, #384]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053c8:	2180      	movs	r1, #128	; 0x80
 80053ca:	00c9      	lsls	r1, r1, #3
 80053cc:	430a      	orrs	r2, r1
 80053ce:	651a      	str	r2, [r3, #80]	; 0x50
 80053d0:	4b5d      	ldr	r3, [pc, #372]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053d4:	4b5c      	ldr	r3, [pc, #368]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053d6:	2180      	movs	r1, #128	; 0x80
 80053d8:	0049      	lsls	r1, r1, #1
 80053da:	430a      	orrs	r2, r1
 80053dc:	651a      	str	r2, [r3, #80]	; 0x50
 80053de:	e00b      	b.n	80053f8 <HAL_RCC_OscConfig+0x530>
 80053e0:	4b59      	ldr	r3, [pc, #356]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053e4:	4b58      	ldr	r3, [pc, #352]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053e6:	495a      	ldr	r1, [pc, #360]	; (8005550 <HAL_RCC_OscConfig+0x688>)
 80053e8:	400a      	ands	r2, r1
 80053ea:	651a      	str	r2, [r3, #80]	; 0x50
 80053ec:	4b56      	ldr	r3, [pc, #344]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053f0:	4b55      	ldr	r3, [pc, #340]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80053f2:	4959      	ldr	r1, [pc, #356]	; (8005558 <HAL_RCC_OscConfig+0x690>)
 80053f4:	400a      	ands	r2, r1
 80053f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d015      	beq.n	800542c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005400:	f7fe faee 	bl	80039e0 <HAL_GetTick>
 8005404:	0003      	movs	r3, r0
 8005406:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005408:	e009      	b.n	800541e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800540a:	f7fe fae9 	bl	80039e0 <HAL_GetTick>
 800540e:	0002      	movs	r2, r0
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	4a51      	ldr	r2, [pc, #324]	; (800555c <HAL_RCC_OscConfig+0x694>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e0ca      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800541e:	4b4a      	ldr	r3, [pc, #296]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005420:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005422:	2380      	movs	r3, #128	; 0x80
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	4013      	ands	r3, r2
 8005428:	d0ef      	beq.n	800540a <HAL_RCC_OscConfig+0x542>
 800542a:	e014      	b.n	8005456 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800542c:	f7fe fad8 	bl	80039e0 <HAL_GetTick>
 8005430:	0003      	movs	r3, r0
 8005432:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005434:	e009      	b.n	800544a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005436:	f7fe fad3 	bl	80039e0 <HAL_GetTick>
 800543a:	0002      	movs	r2, r0
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	4a46      	ldr	r2, [pc, #280]	; (800555c <HAL_RCC_OscConfig+0x694>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e0b4      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800544a:	4b3f      	ldr	r3, [pc, #252]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800544c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800544e:	2380      	movs	r3, #128	; 0x80
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4013      	ands	r3, r2
 8005454:	d1ef      	bne.n	8005436 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005456:	2323      	movs	r3, #35	; 0x23
 8005458:	18fb      	adds	r3, r7, r3
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d105      	bne.n	800546c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005460:	4b39      	ldr	r3, [pc, #228]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005462:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005464:	4b38      	ldr	r3, [pc, #224]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005466:	493e      	ldr	r1, [pc, #248]	; (8005560 <HAL_RCC_OscConfig+0x698>)
 8005468:	400a      	ands	r2, r1
 800546a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	2b00      	cmp	r3, #0
 8005472:	d100      	bne.n	8005476 <HAL_RCC_OscConfig+0x5ae>
 8005474:	e09d      	b.n	80055b2 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	2b0c      	cmp	r3, #12
 800547a:	d100      	bne.n	800547e <HAL_RCC_OscConfig+0x5b6>
 800547c:	e076      	b.n	800556c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005482:	2b02      	cmp	r3, #2
 8005484:	d145      	bne.n	8005512 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005486:	4b30      	ldr	r3, [pc, #192]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	4b2f      	ldr	r3, [pc, #188]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800548c:	4935      	ldr	r1, [pc, #212]	; (8005564 <HAL_RCC_OscConfig+0x69c>)
 800548e:	400a      	ands	r2, r1
 8005490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005492:	f7fe faa5 	bl	80039e0 <HAL_GetTick>
 8005496:	0003      	movs	r3, r0
 8005498:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800549c:	f7fe faa0 	bl	80039e0 <HAL_GetTick>
 80054a0:	0002      	movs	r2, r0
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e082      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80054ae:	4b26      	ldr	r3, [pc, #152]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	2380      	movs	r3, #128	; 0x80
 80054b4:	049b      	lsls	r3, r3, #18
 80054b6:	4013      	ands	r3, r2
 80054b8:	d1f0      	bne.n	800549c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054ba:	4b23      	ldr	r3, [pc, #140]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	4a2a      	ldr	r2, [pc, #168]	; (8005568 <HAL_RCC_OscConfig+0x6a0>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	0019      	movs	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d2:	431a      	orrs	r2, r3
 80054d4:	4b1c      	ldr	r3, [pc, #112]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80054d6:	430a      	orrs	r2, r1
 80054d8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054da:	4b1b      	ldr	r3, [pc, #108]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4b1a      	ldr	r3, [pc, #104]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	0449      	lsls	r1, r1, #17
 80054e4:	430a      	orrs	r2, r1
 80054e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e8:	f7fe fa7a 	bl	80039e0 <HAL_GetTick>
 80054ec:	0003      	movs	r3, r0
 80054ee:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80054f0:	e008      	b.n	8005504 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f2:	f7fe fa75 	bl	80039e0 <HAL_GetTick>
 80054f6:	0002      	movs	r2, r0
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d901      	bls.n	8005504 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e057      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005504:	4b10      	ldr	r3, [pc, #64]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	2380      	movs	r3, #128	; 0x80
 800550a:	049b      	lsls	r3, r3, #18
 800550c:	4013      	ands	r3, r2
 800550e:	d0f0      	beq.n	80054f2 <HAL_RCC_OscConfig+0x62a>
 8005510:	e04f      	b.n	80055b2 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005512:	4b0d      	ldr	r3, [pc, #52]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	4b0c      	ldr	r3, [pc, #48]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 8005518:	4912      	ldr	r1, [pc, #72]	; (8005564 <HAL_RCC_OscConfig+0x69c>)
 800551a:	400a      	ands	r2, r1
 800551c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800551e:	f7fe fa5f 	bl	80039e0 <HAL_GetTick>
 8005522:	0003      	movs	r3, r0
 8005524:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005528:	f7fe fa5a 	bl	80039e0 <HAL_GetTick>
 800552c:	0002      	movs	r2, r0
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e03c      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800553a:	4b03      	ldr	r3, [pc, #12]	; (8005548 <HAL_RCC_OscConfig+0x680>)
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	2380      	movs	r3, #128	; 0x80
 8005540:	049b      	lsls	r3, r3, #18
 8005542:	4013      	ands	r3, r2
 8005544:	d1f0      	bne.n	8005528 <HAL_RCC_OscConfig+0x660>
 8005546:	e034      	b.n	80055b2 <HAL_RCC_OscConfig+0x6ea>
 8005548:	40021000 	.word	0x40021000
 800554c:	ffff1fff 	.word	0xffff1fff
 8005550:	fffffeff 	.word	0xfffffeff
 8005554:	40007000 	.word	0x40007000
 8005558:	fffffbff 	.word	0xfffffbff
 800555c:	00001388 	.word	0x00001388
 8005560:	efffffff 	.word	0xefffffff
 8005564:	feffffff 	.word	0xfeffffff
 8005568:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e01d      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005578:	4b10      	ldr	r3, [pc, #64]	; (80055bc <HAL_RCC_OscConfig+0x6f4>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800557e:	69ba      	ldr	r2, [r7, #24]
 8005580:	2380      	movs	r3, #128	; 0x80
 8005582:	025b      	lsls	r3, r3, #9
 8005584:	401a      	ands	r2, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558a:	429a      	cmp	r2, r3
 800558c:	d10f      	bne.n	80055ae <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	23f0      	movs	r3, #240	; 0xf0
 8005592:	039b      	lsls	r3, r3, #14
 8005594:	401a      	ands	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800559a:	429a      	cmp	r2, r3
 800559c:	d107      	bne.n	80055ae <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800559e:	69ba      	ldr	r2, [r7, #24]
 80055a0:	23c0      	movs	r3, #192	; 0xc0
 80055a2:	041b      	lsls	r3, r3, #16
 80055a4:	401a      	ands	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d001      	beq.n	80055b2 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b00a      	add	sp, #40	; 0x28
 80055ba:	bdb0      	pop	{r4, r5, r7, pc}
 80055bc:	40021000 	.word	0x40021000

080055c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055c0:	b5b0      	push	{r4, r5, r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e128      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055d4:	4b96      	ldr	r3, [pc, #600]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2201      	movs	r2, #1
 80055da:	4013      	ands	r3, r2
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d91e      	bls.n	8005620 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e2:	4b93      	ldr	r3, [pc, #588]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2201      	movs	r2, #1
 80055e8:	4393      	bics	r3, r2
 80055ea:	0019      	movs	r1, r3
 80055ec:	4b90      	ldr	r3, [pc, #576]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055f4:	f7fe f9f4 	bl	80039e0 <HAL_GetTick>
 80055f8:	0003      	movs	r3, r0
 80055fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fc:	e009      	b.n	8005612 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055fe:	f7fe f9ef 	bl	80039e0 <HAL_GetTick>
 8005602:	0002      	movs	r2, r0
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	4a8a      	ldr	r2, [pc, #552]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e109      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005612:	4b87      	ldr	r3, [pc, #540]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2201      	movs	r2, #1
 8005618:	4013      	ands	r3, r2
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d1ee      	bne.n	80055fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2202      	movs	r2, #2
 8005626:	4013      	ands	r3, r2
 8005628:	d009      	beq.n	800563e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800562a:	4b83      	ldr	r3, [pc, #524]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	22f0      	movs	r2, #240	; 0xf0
 8005630:	4393      	bics	r3, r2
 8005632:	0019      	movs	r1, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	4b7f      	ldr	r3, [pc, #508]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 800563a:	430a      	orrs	r2, r1
 800563c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2201      	movs	r2, #1
 8005644:	4013      	ands	r3, r2
 8005646:	d100      	bne.n	800564a <HAL_RCC_ClockConfig+0x8a>
 8005648:	e089      	b.n	800575e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b02      	cmp	r3, #2
 8005650:	d107      	bne.n	8005662 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005652:	4b79      	ldr	r3, [pc, #484]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	2380      	movs	r3, #128	; 0x80
 8005658:	029b      	lsls	r3, r3, #10
 800565a:	4013      	ands	r3, r2
 800565c:	d120      	bne.n	80056a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e0e1      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	2b03      	cmp	r3, #3
 8005668:	d107      	bne.n	800567a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800566a:	4b73      	ldr	r3, [pc, #460]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	2380      	movs	r3, #128	; 0x80
 8005670:	049b      	lsls	r3, r3, #18
 8005672:	4013      	ands	r3, r2
 8005674:	d114      	bne.n	80056a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e0d5      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d106      	bne.n	8005690 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005682:	4b6d      	ldr	r3, [pc, #436]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2204      	movs	r2, #4
 8005688:	4013      	ands	r3, r2
 800568a:	d109      	bne.n	80056a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e0ca      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005690:	4b69      	ldr	r3, [pc, #420]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	2380      	movs	r3, #128	; 0x80
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4013      	ands	r3, r2
 800569a:	d101      	bne.n	80056a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e0c2      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056a0:	4b65      	ldr	r3, [pc, #404]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	2203      	movs	r2, #3
 80056a6:	4393      	bics	r3, r2
 80056a8:	0019      	movs	r1, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	4b62      	ldr	r3, [pc, #392]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80056b0:	430a      	orrs	r2, r1
 80056b2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056b4:	f7fe f994 	bl	80039e0 <HAL_GetTick>
 80056b8:	0003      	movs	r3, r0
 80056ba:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d111      	bne.n	80056e8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80056c4:	e009      	b.n	80056da <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c6:	f7fe f98b 	bl	80039e0 <HAL_GetTick>
 80056ca:	0002      	movs	r2, r0
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	4a58      	ldr	r2, [pc, #352]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d901      	bls.n	80056da <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e0a5      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80056da:	4b57      	ldr	r3, [pc, #348]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	220c      	movs	r2, #12
 80056e0:	4013      	ands	r3, r2
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d1ef      	bne.n	80056c6 <HAL_RCC_ClockConfig+0x106>
 80056e6:	e03a      	b.n	800575e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b03      	cmp	r3, #3
 80056ee:	d111      	bne.n	8005714 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056f0:	e009      	b.n	8005706 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f2:	f7fe f975 	bl	80039e0 <HAL_GetTick>
 80056f6:	0002      	movs	r2, r0
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	4a4d      	ldr	r2, [pc, #308]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e08f      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005706:	4b4c      	ldr	r3, [pc, #304]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	220c      	movs	r2, #12
 800570c:	4013      	ands	r3, r2
 800570e:	2b0c      	cmp	r3, #12
 8005710:	d1ef      	bne.n	80056f2 <HAL_RCC_ClockConfig+0x132>
 8005712:	e024      	b.n	800575e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d11b      	bne.n	8005754 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800571c:	e009      	b.n	8005732 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800571e:	f7fe f95f 	bl	80039e0 <HAL_GetTick>
 8005722:	0002      	movs	r2, r0
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	4a42      	ldr	r2, [pc, #264]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d901      	bls.n	8005732 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e079      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005732:	4b41      	ldr	r3, [pc, #260]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	220c      	movs	r2, #12
 8005738:	4013      	ands	r3, r2
 800573a:	2b04      	cmp	r3, #4
 800573c:	d1ef      	bne.n	800571e <HAL_RCC_ClockConfig+0x15e>
 800573e:	e00e      	b.n	800575e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005740:	f7fe f94e 	bl	80039e0 <HAL_GetTick>
 8005744:	0002      	movs	r2, r0
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	4a3a      	ldr	r2, [pc, #232]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d901      	bls.n	8005754 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e068      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005754:	4b38      	ldr	r3, [pc, #224]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	220c      	movs	r2, #12
 800575a:	4013      	ands	r3, r2
 800575c:	d1f0      	bne.n	8005740 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800575e:	4b34      	ldr	r3, [pc, #208]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2201      	movs	r2, #1
 8005764:	4013      	ands	r3, r2
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	429a      	cmp	r2, r3
 800576a:	d21e      	bcs.n	80057aa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800576c:	4b30      	ldr	r3, [pc, #192]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2201      	movs	r2, #1
 8005772:	4393      	bics	r3, r2
 8005774:	0019      	movs	r1, r3
 8005776:	4b2e      	ldr	r3, [pc, #184]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800577e:	f7fe f92f 	bl	80039e0 <HAL_GetTick>
 8005782:	0003      	movs	r3, r0
 8005784:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005786:	e009      	b.n	800579c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005788:	f7fe f92a 	bl	80039e0 <HAL_GetTick>
 800578c:	0002      	movs	r2, r0
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	4a28      	ldr	r2, [pc, #160]	; (8005834 <HAL_RCC_ClockConfig+0x274>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d901      	bls.n	800579c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e044      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800579c:	4b24      	ldr	r3, [pc, #144]	; (8005830 <HAL_RCC_ClockConfig+0x270>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2201      	movs	r2, #1
 80057a2:	4013      	ands	r3, r2
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d1ee      	bne.n	8005788 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2204      	movs	r2, #4
 80057b0:	4013      	ands	r3, r2
 80057b2:	d009      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057b4:	4b20      	ldr	r3, [pc, #128]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	4a20      	ldr	r2, [pc, #128]	; (800583c <HAL_RCC_ClockConfig+0x27c>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	0019      	movs	r1, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	68da      	ldr	r2, [r3, #12]
 80057c2:	4b1d      	ldr	r3, [pc, #116]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80057c4:	430a      	orrs	r2, r1
 80057c6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2208      	movs	r2, #8
 80057ce:	4013      	ands	r3, r2
 80057d0:	d00a      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057d2:	4b19      	ldr	r3, [pc, #100]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	4a1a      	ldr	r2, [pc, #104]	; (8005840 <HAL_RCC_ClockConfig+0x280>)
 80057d8:	4013      	ands	r3, r2
 80057da:	0019      	movs	r1, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	00da      	lsls	r2, r3, #3
 80057e2:	4b15      	ldr	r3, [pc, #84]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80057e4:	430a      	orrs	r2, r1
 80057e6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057e8:	f000 f832 	bl	8005850 <HAL_RCC_GetSysClockFreq>
 80057ec:	0001      	movs	r1, r0
 80057ee:	4b12      	ldr	r3, [pc, #72]	; (8005838 <HAL_RCC_ClockConfig+0x278>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	091b      	lsrs	r3, r3, #4
 80057f4:	220f      	movs	r2, #15
 80057f6:	4013      	ands	r3, r2
 80057f8:	4a12      	ldr	r2, [pc, #72]	; (8005844 <HAL_RCC_ClockConfig+0x284>)
 80057fa:	5cd3      	ldrb	r3, [r2, r3]
 80057fc:	000a      	movs	r2, r1
 80057fe:	40da      	lsrs	r2, r3
 8005800:	4b11      	ldr	r3, [pc, #68]	; (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005802:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005804:	4b11      	ldr	r3, [pc, #68]	; (800584c <HAL_RCC_ClockConfig+0x28c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	250b      	movs	r5, #11
 800580a:	197c      	adds	r4, r7, r5
 800580c:	0018      	movs	r0, r3
 800580e:	f7fe f8a1 	bl	8003954 <HAL_InitTick>
 8005812:	0003      	movs	r3, r0
 8005814:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005816:	197b      	adds	r3, r7, r5
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d002      	beq.n	8005824 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800581e:	197b      	adds	r3, r7, r5
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	e000      	b.n	8005826 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	0018      	movs	r0, r3
 8005828:	46bd      	mov	sp, r7
 800582a:	b004      	add	sp, #16
 800582c:	bdb0      	pop	{r4, r5, r7, pc}
 800582e:	46c0      	nop			; (mov r8, r8)
 8005830:	40022000 	.word	0x40022000
 8005834:	00001388 	.word	0x00001388
 8005838:	40021000 	.word	0x40021000
 800583c:	fffff8ff 	.word	0xfffff8ff
 8005840:	ffffc7ff 	.word	0xffffc7ff
 8005844:	0800bf18 	.word	0x0800bf18
 8005848:	20000000 	.word	0x20000000
 800584c:	20000004 	.word	0x20000004

08005850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005850:	b5b0      	push	{r4, r5, r7, lr}
 8005852:	b08e      	sub	sp, #56	; 0x38
 8005854:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005856:	4b4c      	ldr	r3, [pc, #304]	; (8005988 <HAL_RCC_GetSysClockFreq+0x138>)
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800585c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800585e:	230c      	movs	r3, #12
 8005860:	4013      	ands	r3, r2
 8005862:	2b0c      	cmp	r3, #12
 8005864:	d014      	beq.n	8005890 <HAL_RCC_GetSysClockFreq+0x40>
 8005866:	d900      	bls.n	800586a <HAL_RCC_GetSysClockFreq+0x1a>
 8005868:	e07b      	b.n	8005962 <HAL_RCC_GetSysClockFreq+0x112>
 800586a:	2b04      	cmp	r3, #4
 800586c:	d002      	beq.n	8005874 <HAL_RCC_GetSysClockFreq+0x24>
 800586e:	2b08      	cmp	r3, #8
 8005870:	d00b      	beq.n	800588a <HAL_RCC_GetSysClockFreq+0x3a>
 8005872:	e076      	b.n	8005962 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005874:	4b44      	ldr	r3, [pc, #272]	; (8005988 <HAL_RCC_GetSysClockFreq+0x138>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2210      	movs	r2, #16
 800587a:	4013      	ands	r3, r2
 800587c:	d002      	beq.n	8005884 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800587e:	4b43      	ldr	r3, [pc, #268]	; (800598c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005880:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005882:	e07c      	b.n	800597e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005884:	4b42      	ldr	r3, [pc, #264]	; (8005990 <HAL_RCC_GetSysClockFreq+0x140>)
 8005886:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005888:	e079      	b.n	800597e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800588a:	4b42      	ldr	r3, [pc, #264]	; (8005994 <HAL_RCC_GetSysClockFreq+0x144>)
 800588c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800588e:	e076      	b.n	800597e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005892:	0c9a      	lsrs	r2, r3, #18
 8005894:	230f      	movs	r3, #15
 8005896:	401a      	ands	r2, r3
 8005898:	4b3f      	ldr	r3, [pc, #252]	; (8005998 <HAL_RCC_GetSysClockFreq+0x148>)
 800589a:	5c9b      	ldrb	r3, [r3, r2]
 800589c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800589e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a0:	0d9a      	lsrs	r2, r3, #22
 80058a2:	2303      	movs	r3, #3
 80058a4:	4013      	ands	r3, r2
 80058a6:	3301      	adds	r3, #1
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058aa:	4b37      	ldr	r3, [pc, #220]	; (8005988 <HAL_RCC_GetSysClockFreq+0x138>)
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	2380      	movs	r3, #128	; 0x80
 80058b0:	025b      	lsls	r3, r3, #9
 80058b2:	4013      	ands	r3, r2
 80058b4:	d01a      	beq.n	80058ec <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80058b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b8:	61bb      	str	r3, [r7, #24]
 80058ba:	2300      	movs	r3, #0
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	4a35      	ldr	r2, [pc, #212]	; (8005994 <HAL_RCC_GetSysClockFreq+0x144>)
 80058c0:	2300      	movs	r3, #0
 80058c2:	69b8      	ldr	r0, [r7, #24]
 80058c4:	69f9      	ldr	r1, [r7, #28]
 80058c6:	f7fa fe0f 	bl	80004e8 <__aeabi_lmul>
 80058ca:	0002      	movs	r2, r0
 80058cc:	000b      	movs	r3, r1
 80058ce:	0010      	movs	r0, r2
 80058d0:	0019      	movs	r1, r3
 80058d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	2300      	movs	r3, #0
 80058d8:	617b      	str	r3, [r7, #20]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f7fa fde3 	bl	80004a8 <__aeabi_uldivmod>
 80058e2:	0002      	movs	r2, r0
 80058e4:	000b      	movs	r3, r1
 80058e6:	0013      	movs	r3, r2
 80058e8:	637b      	str	r3, [r7, #52]	; 0x34
 80058ea:	e037      	b.n	800595c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80058ec:	4b26      	ldr	r3, [pc, #152]	; (8005988 <HAL_RCC_GetSysClockFreq+0x138>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2210      	movs	r2, #16
 80058f2:	4013      	ands	r3, r2
 80058f4:	d01a      	beq.n	800592c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80058f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	4a23      	ldr	r2, [pc, #140]	; (800598c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005900:	2300      	movs	r3, #0
 8005902:	68b8      	ldr	r0, [r7, #8]
 8005904:	68f9      	ldr	r1, [r7, #12]
 8005906:	f7fa fdef 	bl	80004e8 <__aeabi_lmul>
 800590a:	0002      	movs	r2, r0
 800590c:	000b      	movs	r3, r1
 800590e:	0010      	movs	r0, r2
 8005910:	0019      	movs	r1, r3
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	603b      	str	r3, [r7, #0]
 8005916:	2300      	movs	r3, #0
 8005918:	607b      	str	r3, [r7, #4]
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f7fa fdc3 	bl	80004a8 <__aeabi_uldivmod>
 8005922:	0002      	movs	r2, r0
 8005924:	000b      	movs	r3, r1
 8005926:	0013      	movs	r3, r2
 8005928:	637b      	str	r3, [r7, #52]	; 0x34
 800592a:	e017      	b.n	800595c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800592c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592e:	0018      	movs	r0, r3
 8005930:	2300      	movs	r3, #0
 8005932:	0019      	movs	r1, r3
 8005934:	4a16      	ldr	r2, [pc, #88]	; (8005990 <HAL_RCC_GetSysClockFreq+0x140>)
 8005936:	2300      	movs	r3, #0
 8005938:	f7fa fdd6 	bl	80004e8 <__aeabi_lmul>
 800593c:	0002      	movs	r2, r0
 800593e:	000b      	movs	r3, r1
 8005940:	0010      	movs	r0, r2
 8005942:	0019      	movs	r1, r3
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005946:	001c      	movs	r4, r3
 8005948:	2300      	movs	r3, #0
 800594a:	001d      	movs	r5, r3
 800594c:	0022      	movs	r2, r4
 800594e:	002b      	movs	r3, r5
 8005950:	f7fa fdaa 	bl	80004a8 <__aeabi_uldivmod>
 8005954:	0002      	movs	r2, r0
 8005956:	000b      	movs	r3, r1
 8005958:	0013      	movs	r3, r2
 800595a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800595c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800595e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005960:	e00d      	b.n	800597e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005962:	4b09      	ldr	r3, [pc, #36]	; (8005988 <HAL_RCC_GetSysClockFreq+0x138>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	0b5b      	lsrs	r3, r3, #13
 8005968:	2207      	movs	r2, #7
 800596a:	4013      	ands	r3, r2
 800596c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	3301      	adds	r3, #1
 8005972:	2280      	movs	r2, #128	; 0x80
 8005974:	0212      	lsls	r2, r2, #8
 8005976:	409a      	lsls	r2, r3
 8005978:	0013      	movs	r3, r2
 800597a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800597c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800597e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005980:	0018      	movs	r0, r3
 8005982:	46bd      	mov	sp, r7
 8005984:	b00e      	add	sp, #56	; 0x38
 8005986:	bdb0      	pop	{r4, r5, r7, pc}
 8005988:	40021000 	.word	0x40021000
 800598c:	003d0900 	.word	0x003d0900
 8005990:	00f42400 	.word	0x00f42400
 8005994:	007a1200 	.word	0x007a1200
 8005998:	0800bf30 	.word	0x0800bf30

0800599c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059a0:	4b02      	ldr	r3, [pc, #8]	; (80059ac <HAL_RCC_GetHCLKFreq+0x10>)
 80059a2:	681b      	ldr	r3, [r3, #0]
}
 80059a4:	0018      	movs	r0, r3
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	46c0      	nop			; (mov r8, r8)
 80059ac:	20000000 	.word	0x20000000

080059b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059b4:	f7ff fff2 	bl	800599c <HAL_RCC_GetHCLKFreq>
 80059b8:	0001      	movs	r1, r0
 80059ba:	4b06      	ldr	r3, [pc, #24]	; (80059d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	2207      	movs	r2, #7
 80059c2:	4013      	ands	r3, r2
 80059c4:	4a04      	ldr	r2, [pc, #16]	; (80059d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80059c6:	5cd3      	ldrb	r3, [r2, r3]
 80059c8:	40d9      	lsrs	r1, r3
 80059ca:	000b      	movs	r3, r1
}
 80059cc:	0018      	movs	r0, r3
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	40021000 	.word	0x40021000
 80059d8:	0800bf28 	.word	0x0800bf28

080059dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059e0:	f7ff ffdc 	bl	800599c <HAL_RCC_GetHCLKFreq>
 80059e4:	0001      	movs	r1, r0
 80059e6:	4b06      	ldr	r3, [pc, #24]	; (8005a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	0adb      	lsrs	r3, r3, #11
 80059ec:	2207      	movs	r2, #7
 80059ee:	4013      	ands	r3, r2
 80059f0:	4a04      	ldr	r2, [pc, #16]	; (8005a04 <HAL_RCC_GetPCLK2Freq+0x28>)
 80059f2:	5cd3      	ldrb	r3, [r2, r3]
 80059f4:	40d9      	lsrs	r1, r3
 80059f6:	000b      	movs	r3, r1
}
 80059f8:	0018      	movs	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	46c0      	nop			; (mov r8, r8)
 8005a00:	40021000 	.word	0x40021000
 8005a04:	0800bf28 	.word	0x0800bf28

08005a08 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005a10:	2017      	movs	r0, #23
 8005a12:	183b      	adds	r3, r7, r0
 8005a14:	2200      	movs	r2, #0
 8005a16:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	4013      	ands	r3, r2
 8005a20:	d100      	bne.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8005a22:	e0c7      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a24:	4b93      	ldr	r3, [pc, #588]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a28:	2380      	movs	r3, #128	; 0x80
 8005a2a:	055b      	lsls	r3, r3, #21
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	d109      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a30:	4b90      	ldr	r3, [pc, #576]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a34:	4b8f      	ldr	r3, [pc, #572]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a36:	2180      	movs	r1, #128	; 0x80
 8005a38:	0549      	lsls	r1, r1, #21
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005a3e:	183b      	adds	r3, r7, r0
 8005a40:	2201      	movs	r2, #1
 8005a42:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a44:	4b8c      	ldr	r3, [pc, #560]	; (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	2380      	movs	r3, #128	; 0x80
 8005a4a:	005b      	lsls	r3, r3, #1
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d11a      	bne.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a50:	4b89      	ldr	r3, [pc, #548]	; (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	4b88      	ldr	r3, [pc, #544]	; (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005a56:	2180      	movs	r1, #128	; 0x80
 8005a58:	0049      	lsls	r1, r1, #1
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a5e:	f7fd ffbf 	bl	80039e0 <HAL_GetTick>
 8005a62:	0003      	movs	r3, r0
 8005a64:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a66:	e008      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a68:	f7fd ffba 	bl	80039e0 <HAL_GetTick>
 8005a6c:	0002      	movs	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b64      	cmp	r3, #100	; 0x64
 8005a74:	d901      	bls.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e0f8      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x264>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7a:	4b7f      	ldr	r3, [pc, #508]	; (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	2380      	movs	r3, #128	; 0x80
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4013      	ands	r3, r2
 8005a84:	d0f0      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005a86:	4b7b      	ldr	r3, [pc, #492]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	23c0      	movs	r3, #192	; 0xc0
 8005a8c:	039b      	lsls	r3, r3, #14
 8005a8e:	4013      	ands	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	23c0      	movs	r3, #192	; 0xc0
 8005a98:	039b      	lsls	r3, r3, #14
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d013      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	23c0      	movs	r3, #192	; 0xc0
 8005aa8:	029b      	lsls	r3, r3, #10
 8005aaa:	401a      	ands	r2, r3
 8005aac:	23c0      	movs	r3, #192	; 0xc0
 8005aae:	029b      	lsls	r3, r3, #10
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d10a      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005ab4:	4b6f      	ldr	r3, [pc, #444]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	2380      	movs	r3, #128	; 0x80
 8005aba:	029b      	lsls	r3, r3, #10
 8005abc:	401a      	ands	r2, r3
 8005abe:	2380      	movs	r3, #128	; 0x80
 8005ac0:	029b      	lsls	r3, r3, #10
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d101      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e0d0      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x264>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005aca:	4b6a      	ldr	r3, [pc, #424]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005acc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ace:	23c0      	movs	r3, #192	; 0xc0
 8005ad0:	029b      	lsls	r3, r3, #10
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d03b      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	23c0      	movs	r3, #192	; 0xc0
 8005ae2:	029b      	lsls	r3, r3, #10
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d033      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2220      	movs	r2, #32
 8005af2:	4013      	ands	r3, r2
 8005af4:	d02e      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005af6:	4b5f      	ldr	r3, [pc, #380]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005afa:	4a60      	ldr	r2, [pc, #384]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b00:	4b5c      	ldr	r3, [pc, #368]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b04:	4b5b      	ldr	r3, [pc, #364]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b06:	2180      	movs	r1, #128	; 0x80
 8005b08:	0309      	lsls	r1, r1, #12
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b0e:	4b59      	ldr	r3, [pc, #356]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b12:	4b58      	ldr	r3, [pc, #352]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b14:	495a      	ldr	r1, [pc, #360]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8005b16:	400a      	ands	r2, r1
 8005b18:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005b1a:	4b56      	ldr	r3, [pc, #344]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	2380      	movs	r3, #128	; 0x80
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	4013      	ands	r3, r2
 8005b28:	d014      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b2a:	f7fd ff59 	bl	80039e0 <HAL_GetTick>
 8005b2e:	0003      	movs	r3, r0
 8005b30:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b32:	e009      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b34:	f7fd ff54 	bl	80039e0 <HAL_GetTick>
 8005b38:	0002      	movs	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	4a51      	ldr	r2, [pc, #324]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d901      	bls.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e091      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x264>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b48:	4b4a      	ldr	r3, [pc, #296]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b4c:	2380      	movs	r3, #128	; 0x80
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4013      	ands	r3, r2
 8005b52:	d0ef      	beq.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	d01f      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	23c0      	movs	r3, #192	; 0xc0
 8005b64:	029b      	lsls	r3, r3, #10
 8005b66:	401a      	ands	r2, r3
 8005b68:	23c0      	movs	r3, #192	; 0xc0
 8005b6a:	029b      	lsls	r3, r3, #10
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d10c      	bne.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005b70:	4b40      	ldr	r3, [pc, #256]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a44      	ldr	r2, [pc, #272]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	23c0      	movs	r3, #192	; 0xc0
 8005b80:	039b      	lsls	r3, r3, #14
 8005b82:	401a      	ands	r2, r3
 8005b84:	4b3b      	ldr	r3, [pc, #236]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b86:	430a      	orrs	r2, r1
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	4b3a      	ldr	r3, [pc, #232]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b8c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	23c0      	movs	r3, #192	; 0xc0
 8005b94:	029b      	lsls	r3, r3, #10
 8005b96:	401a      	ands	r2, r3
 8005b98:	4b36      	ldr	r3, [pc, #216]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005b9e:	2317      	movs	r3, #23
 8005ba0:	18fb      	adds	r3, r7, r3
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d105      	bne.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba8:	4b32      	ldr	r3, [pc, #200]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005baa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bac:	4b31      	ldr	r3, [pc, #196]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bae:	4937      	ldr	r1, [pc, #220]	; (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005bb0:	400a      	ands	r2, r1
 8005bb2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	4013      	ands	r3, r2
 8005bbc:	d009      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bbe:	4b2d      	ldr	r3, [pc, #180]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bc2:	2203      	movs	r2, #3
 8005bc4:	4393      	bics	r3, r2
 8005bc6:	0019      	movs	r1, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	4b29      	ldr	r3, [pc, #164]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	4013      	ands	r3, r2
 8005bda:	d009      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bdc:	4b25      	ldr	r3, [pc, #148]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be0:	220c      	movs	r2, #12
 8005be2:	4393      	bics	r3, r2
 8005be4:	0019      	movs	r1, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	4b22      	ldr	r3, [pc, #136]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bec:	430a      	orrs	r2, r1
 8005bee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2204      	movs	r2, #4
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d009      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bfa:	4b1e      	ldr	r3, [pc, #120]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	4a24      	ldr	r2, [pc, #144]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005c00:	4013      	ands	r3, r2
 8005c02:	0019      	movs	r1, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	4b1a      	ldr	r3, [pc, #104]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2208      	movs	r2, #8
 8005c14:	4013      	ands	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c18:	4b16      	ldr	r3, [pc, #88]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c1c:	4a1d      	ldr	r2, [pc, #116]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005c1e:	4013      	ands	r3, r2
 8005c20:	0019      	movs	r1, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	4b13      	ldr	r3, [pc, #76]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	2380      	movs	r3, #128	; 0x80
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4013      	ands	r3, r2
 8005c36:	d009      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c38:	4b0e      	ldr	r3, [pc, #56]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c3c:	4a0f      	ldr	r2, [pc, #60]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8005c3e:	4013      	ands	r3, r2
 8005c40:	0019      	movs	r1, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2280      	movs	r2, #128	; 0x80
 8005c52:	4013      	ands	r3, r2
 8005c54:	d009      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005c56:	4b07      	ldr	r3, [pc, #28]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5a:	4a0f      	ldr	r2, [pc, #60]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	0019      	movs	r1, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	69da      	ldr	r2, [r3, #28]
 8005c64:	4b03      	ldr	r3, [pc, #12]	; (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c66:	430a      	orrs	r2, r1
 8005c68:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b006      	add	sp, #24
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40021000 	.word	0x40021000
 8005c78:	40007000 	.word	0x40007000
 8005c7c:	fffcffff 	.word	0xfffcffff
 8005c80:	fff7ffff 	.word	0xfff7ffff
 8005c84:	00001388 	.word	0x00001388
 8005c88:	ffcfffff 	.word	0xffcfffff
 8005c8c:	efffffff 	.word	0xefffffff
 8005c90:	fffff3ff 	.word	0xfffff3ff
 8005c94:	ffffcfff 	.word	0xffffcfff
 8005c98:	fff3ffff 	.word	0xfff3ffff

08005c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e083      	b.n	8005db6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d109      	bne.n	8005cca <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	2382      	movs	r3, #130	; 0x82
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d009      	beq.n	8005cd6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	61da      	str	r2, [r3, #28]
 8005cc8:	e005      	b.n	8005cd6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2251      	movs	r2, #81	; 0x51
 8005ce0:	5c9b      	ldrb	r3, [r3, r2]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d107      	bne.n	8005cf8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2250      	movs	r2, #80	; 0x50
 8005cec:	2100      	movs	r1, #0
 8005cee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	f7fd f94a 	bl	8002f8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2251      	movs	r2, #81	; 0x51
 8005cfc:	2102      	movs	r1, #2
 8005cfe:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2140      	movs	r1, #64	; 0x40
 8005d0c:	438a      	bics	r2, r1
 8005d0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	2382      	movs	r3, #130	; 0x82
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	401a      	ands	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6899      	ldr	r1, [r3, #8]
 8005d1e:	2384      	movs	r3, #132	; 0x84
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	400b      	ands	r3, r1
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68d9      	ldr	r1, [r3, #12]
 8005d2a:	2380      	movs	r3, #128	; 0x80
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	400b      	ands	r3, r1
 8005d30:	431a      	orrs	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	2102      	movs	r1, #2
 8005d38:	400b      	ands	r3, r1
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	2101      	movs	r1, #1
 8005d42:	400b      	ands	r3, r1
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6999      	ldr	r1, [r3, #24]
 8005d4a:	2380      	movs	r3, #128	; 0x80
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	400b      	ands	r3, r1
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	69db      	ldr	r3, [r3, #28]
 8005d56:	2138      	movs	r1, #56	; 0x38
 8005d58:	400b      	ands	r3, r1
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	2180      	movs	r1, #128	; 0x80
 8005d62:	400b      	ands	r3, r1
 8005d64:	431a      	orrs	r2, r3
 8005d66:	0011      	movs	r1, r2
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d6c:	2380      	movs	r3, #128	; 0x80
 8005d6e:	019b      	lsls	r3, r3, #6
 8005d70:	401a      	ands	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	0c1b      	lsrs	r3, r3, #16
 8005d80:	2204      	movs	r2, #4
 8005d82:	4013      	ands	r3, r2
 8005d84:	0019      	movs	r1, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	2210      	movs	r2, #16
 8005d8c:	401a      	ands	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69da      	ldr	r2, [r3, #28]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4907      	ldr	r1, [pc, #28]	; (8005dc0 <HAL_SPI_Init+0x124>)
 8005da2:	400a      	ands	r2, r1
 8005da4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2251      	movs	r2, #81	; 0x51
 8005db0:	2101      	movs	r1, #1
 8005db2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	0018      	movs	r0, r3
 8005db8:	46bd      	mov	sp, r7
 8005dba:	b002      	add	sp, #8
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	46c0      	nop			; (mov r8, r8)
 8005dc0:	fffff7ff 	.word	0xfffff7ff

08005dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e032      	b.n	8005e3c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2239      	movs	r2, #57	; 0x39
 8005dda:	5c9b      	ldrb	r3, [r3, r2]
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d107      	bne.n	8005df2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2238      	movs	r2, #56	; 0x38
 8005de6:	2100      	movs	r1, #0
 8005de8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	0018      	movs	r0, r3
 8005dee:	f7fd fa6b 	bl	80032c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2239      	movs	r2, #57	; 0x39
 8005df6:	2102      	movs	r1, #2
 8005df8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3304      	adds	r3, #4
 8005e02:	0019      	movs	r1, r3
 8005e04:	0010      	movs	r0, r2
 8005e06:	f000 f977 	bl	80060f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	223e      	movs	r2, #62	; 0x3e
 8005e0e:	2101      	movs	r1, #1
 8005e10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	223a      	movs	r2, #58	; 0x3a
 8005e16:	2101      	movs	r1, #1
 8005e18:	5499      	strb	r1, [r3, r2]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	223b      	movs	r2, #59	; 0x3b
 8005e1e:	2101      	movs	r1, #1
 8005e20:	5499      	strb	r1, [r3, r2]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	223c      	movs	r2, #60	; 0x3c
 8005e26:	2101      	movs	r1, #1
 8005e28:	5499      	strb	r1, [r3, r2]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	223d      	movs	r2, #61	; 0x3d
 8005e2e:	2101      	movs	r1, #1
 8005e30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2239      	movs	r2, #57	; 0x39
 8005e36:	2101      	movs	r1, #1
 8005e38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b002      	add	sp, #8
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2239      	movs	r2, #57	; 0x39
 8005e50:	5c9b      	ldrb	r3, [r3, r2]
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d001      	beq.n	8005e5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e03b      	b.n	8005ed4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2239      	movs	r2, #57	; 0x39
 8005e60:	2102      	movs	r1, #2
 8005e62:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68da      	ldr	r2, [r3, #12]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2101      	movs	r1, #1
 8005e70:	430a      	orrs	r2, r1
 8005e72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	2380      	movs	r3, #128	; 0x80
 8005e7a:	05db      	lsls	r3, r3, #23
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d00e      	beq.n	8005e9e <HAL_TIM_Base_Start_IT+0x5a>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a15      	ldr	r2, [pc, #84]	; (8005edc <HAL_TIM_Base_Start_IT+0x98>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d009      	beq.n	8005e9e <HAL_TIM_Base_Start_IT+0x5a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a14      	ldr	r2, [pc, #80]	; (8005ee0 <HAL_TIM_Base_Start_IT+0x9c>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d004      	beq.n	8005e9e <HAL_TIM_Base_Start_IT+0x5a>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a12      	ldr	r2, [pc, #72]	; (8005ee4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d111      	bne.n	8005ec2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	2207      	movs	r2, #7
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2b06      	cmp	r3, #6
 8005eae:	d010      	beq.n	8005ed2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2101      	movs	r1, #1
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec0:	e007      	b.n	8005ed2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2101      	movs	r1, #1
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	0018      	movs	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b004      	add	sp, #16
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	40000400 	.word	0x40000400
 8005ee0:	40010800 	.word	0x40010800
 8005ee4:	40011400 	.word	0x40011400

08005ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	4013      	ands	r3, r2
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d124      	bne.n	8005f48 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	2202      	movs	r2, #2
 8005f06:	4013      	ands	r3, r2
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d11d      	bne.n	8005f48 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2203      	movs	r2, #3
 8005f12:	4252      	negs	r2, r2
 8005f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	2203      	movs	r2, #3
 8005f24:	4013      	ands	r3, r2
 8005f26:	d004      	beq.n	8005f32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	f000 f8cc 	bl	80060c8 <HAL_TIM_IC_CaptureCallback>
 8005f30:	e007      	b.n	8005f42 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	0018      	movs	r0, r3
 8005f36:	f000 f8bf 	bl	80060b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	f000 f8cb 	bl	80060d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	2204      	movs	r2, #4
 8005f50:	4013      	ands	r3, r2
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d125      	bne.n	8005fa2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2204      	movs	r2, #4
 8005f5e:	4013      	ands	r3, r2
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d11e      	bne.n	8005fa2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2205      	movs	r2, #5
 8005f6a:	4252      	negs	r2, r2
 8005f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2202      	movs	r2, #2
 8005f72:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	23c0      	movs	r3, #192	; 0xc0
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4013      	ands	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	0018      	movs	r0, r3
 8005f86:	f000 f89f 	bl	80060c8 <HAL_TIM_IC_CaptureCallback>
 8005f8a:	e007      	b.n	8005f9c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	0018      	movs	r0, r3
 8005f90:	f000 f892 	bl	80060b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	0018      	movs	r0, r3
 8005f98:	f000 f89e 	bl	80060d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2208      	movs	r2, #8
 8005faa:	4013      	ands	r3, r2
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d124      	bne.n	8005ffa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	2208      	movs	r2, #8
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b08      	cmp	r3, #8
 8005fbc:	d11d      	bne.n	8005ffa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2209      	movs	r2, #9
 8005fc4:	4252      	negs	r2, r2
 8005fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2204      	movs	r2, #4
 8005fcc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	d004      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	0018      	movs	r0, r3
 8005fde:	f000 f873 	bl	80060c8 <HAL_TIM_IC_CaptureCallback>
 8005fe2:	e007      	b.n	8005ff4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f000 f866 	bl	80060b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	0018      	movs	r0, r3
 8005ff0:	f000 f872 	bl	80060d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	2210      	movs	r2, #16
 8006002:	4013      	ands	r3, r2
 8006004:	2b10      	cmp	r3, #16
 8006006:	d125      	bne.n	8006054 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	2210      	movs	r2, #16
 8006010:	4013      	ands	r3, r2
 8006012:	2b10      	cmp	r3, #16
 8006014:	d11e      	bne.n	8006054 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2211      	movs	r2, #17
 800601c:	4252      	negs	r2, r2
 800601e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2208      	movs	r2, #8
 8006024:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	23c0      	movs	r3, #192	; 0xc0
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4013      	ands	r3, r2
 8006032:	d004      	beq.n	800603e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	0018      	movs	r0, r3
 8006038:	f000 f846 	bl	80060c8 <HAL_TIM_IC_CaptureCallback>
 800603c:	e007      	b.n	800604e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	0018      	movs	r0, r3
 8006042:	f000 f839 	bl	80060b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	0018      	movs	r0, r3
 800604a:	f000 f845 	bl	80060d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	2201      	movs	r2, #1
 800605c:	4013      	ands	r3, r2
 800605e:	2b01      	cmp	r3, #1
 8006060:	d10f      	bne.n	8006082 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	4013      	ands	r3, r2
 800606c:	2b01      	cmp	r3, #1
 800606e:	d108      	bne.n	8006082 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2202      	movs	r2, #2
 8006076:	4252      	negs	r2, r2
 8006078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	0018      	movs	r0, r3
 800607e:	f7fc fe51 	bl	8002d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	2240      	movs	r2, #64	; 0x40
 800608a:	4013      	ands	r3, r2
 800608c:	2b40      	cmp	r3, #64	; 0x40
 800608e:	d10f      	bne.n	80060b0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	2240      	movs	r2, #64	; 0x40
 8006098:	4013      	ands	r3, r2
 800609a:	2b40      	cmp	r3, #64	; 0x40
 800609c:	d108      	bne.n	80060b0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2241      	movs	r2, #65	; 0x41
 80060a4:	4252      	negs	r2, r2
 80060a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	0018      	movs	r0, r3
 80060ac:	f000 f81c 	bl	80060e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060b0:	46c0      	nop			; (mov r8, r8)
 80060b2:	46bd      	mov	sp, r7
 80060b4:	b002      	add	sp, #8
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060c0:	46c0      	nop			; (mov r8, r8)
 80060c2:	46bd      	mov	sp, r7
 80060c4:	b002      	add	sp, #8
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060d0:	46c0      	nop			; (mov r8, r8)
 80060d2:	46bd      	mov	sp, r7
 80060d4:	b002      	add	sp, #8
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060e0:	46c0      	nop			; (mov r8, r8)
 80060e2:	46bd      	mov	sp, r7
 80060e4:	b002      	add	sp, #8
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060f0:	46c0      	nop			; (mov r8, r8)
 80060f2:	46bd      	mov	sp, r7
 80060f4:	b002      	add	sp, #8
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	2380      	movs	r3, #128	; 0x80
 800610c:	05db      	lsls	r3, r3, #23
 800610e:	429a      	cmp	r2, r3
 8006110:	d00b      	beq.n	800612a <TIM_Base_SetConfig+0x32>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a23      	ldr	r2, [pc, #140]	; (80061a4 <TIM_Base_SetConfig+0xac>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d007      	beq.n	800612a <TIM_Base_SetConfig+0x32>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a22      	ldr	r2, [pc, #136]	; (80061a8 <TIM_Base_SetConfig+0xb0>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d003      	beq.n	800612a <TIM_Base_SetConfig+0x32>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a21      	ldr	r2, [pc, #132]	; (80061ac <TIM_Base_SetConfig+0xb4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d108      	bne.n	800613c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2270      	movs	r2, #112	; 0x70
 800612e:	4393      	bics	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	4313      	orrs	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	2380      	movs	r3, #128	; 0x80
 8006140:	05db      	lsls	r3, r3, #23
 8006142:	429a      	cmp	r2, r3
 8006144:	d00b      	beq.n	800615e <TIM_Base_SetConfig+0x66>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a16      	ldr	r2, [pc, #88]	; (80061a4 <TIM_Base_SetConfig+0xac>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d007      	beq.n	800615e <TIM_Base_SetConfig+0x66>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a15      	ldr	r2, [pc, #84]	; (80061a8 <TIM_Base_SetConfig+0xb0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d003      	beq.n	800615e <TIM_Base_SetConfig+0x66>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a14      	ldr	r2, [pc, #80]	; (80061ac <TIM_Base_SetConfig+0xb4>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d108      	bne.n	8006170 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4a13      	ldr	r2, [pc, #76]	; (80061b0 <TIM_Base_SetConfig+0xb8>)
 8006162:	4013      	ands	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2280      	movs	r2, #128	; 0x80
 8006174:	4393      	bics	r3, r2
 8006176:	001a      	movs	r2, r3
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	689a      	ldr	r2, [r3, #8]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	615a      	str	r2, [r3, #20]
}
 800619c:	46c0      	nop			; (mov r8, r8)
 800619e:	46bd      	mov	sp, r7
 80061a0:	b004      	add	sp, #16
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40000400 	.word	0x40000400
 80061a8:	40010800 	.word	0x40010800
 80061ac:	40011400 	.word	0x40011400
 80061b0:	fffffcff 	.word	0xfffffcff

080061b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2238      	movs	r2, #56	; 0x38
 80061c2:	5c9b      	ldrb	r3, [r3, r2]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d101      	bne.n	80061cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061c8:	2302      	movs	r3, #2
 80061ca:	e047      	b.n	800625c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2238      	movs	r2, #56	; 0x38
 80061d0:	2101      	movs	r1, #1
 80061d2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2239      	movs	r2, #57	; 0x39
 80061d8:	2102      	movs	r1, #2
 80061da:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2270      	movs	r2, #112	; 0x70
 80061f0:	4393      	bics	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	2380      	movs	r3, #128	; 0x80
 800620c:	05db      	lsls	r3, r3, #23
 800620e:	429a      	cmp	r2, r3
 8006210:	d00e      	beq.n	8006230 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a13      	ldr	r2, [pc, #76]	; (8006264 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d009      	beq.n	8006230 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a11      	ldr	r2, [pc, #68]	; (8006268 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d004      	beq.n	8006230 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a10      	ldr	r2, [pc, #64]	; (800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d10c      	bne.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	2280      	movs	r2, #128	; 0x80
 8006234:	4393      	bics	r3, r2
 8006236:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	4313      	orrs	r3, r2
 8006240:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2239      	movs	r2, #57	; 0x39
 800624e:	2101      	movs	r1, #1
 8006250:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2238      	movs	r2, #56	; 0x38
 8006256:	2100      	movs	r1, #0
 8006258:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	0018      	movs	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	b004      	add	sp, #16
 8006262:	bd80      	pop	{r7, pc}
 8006264:	40000400 	.word	0x40000400
 8006268:	40010800 	.word	0x40010800
 800626c:	40011400 	.word	0x40011400

08006270 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e044      	b.n	800630c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006286:	2b00      	cmp	r3, #0
 8006288:	d107      	bne.n	800629a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2278      	movs	r2, #120	; 0x78
 800628e:	2100      	movs	r1, #0
 8006290:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	0018      	movs	r0, r3
 8006296:	f7fd f869 	bl	800336c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2224      	movs	r2, #36	; 0x24
 800629e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2101      	movs	r1, #1
 80062ac:	438a      	bics	r2, r1
 80062ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	0018      	movs	r0, r3
 80062b4:	f000 fb9e 	bl	80069f4 <UART_SetConfig>
 80062b8:	0003      	movs	r3, r0
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d101      	bne.n	80062c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e024      	b.n	800630c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d003      	beq.n	80062d2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	0018      	movs	r0, r3
 80062ce:	f000 fe2f 	bl	8006f30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	490d      	ldr	r1, [pc, #52]	; (8006314 <HAL_UART_Init+0xa4>)
 80062de:	400a      	ands	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689a      	ldr	r2, [r3, #8]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	212a      	movs	r1, #42	; 0x2a
 80062ee:	438a      	bics	r2, r1
 80062f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2101      	movs	r1, #1
 80062fe:	430a      	orrs	r2, r1
 8006300:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	0018      	movs	r0, r3
 8006306:	f000 fec7 	bl	8007098 <UART_CheckIdleState>
 800630a:	0003      	movs	r3, r0
}
 800630c:	0018      	movs	r0, r3
 800630e:	46bd      	mov	sp, r7
 8006310:	b002      	add	sp, #8
 8006312:	bd80      	pop	{r7, pc}
 8006314:	ffffb7ff 	.word	0xffffb7ff

08006318 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b088      	sub	sp, #32
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	1dbb      	adds	r3, r7, #6
 8006324:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800632a:	2b20      	cmp	r3, #32
 800632c:	d15b      	bne.n	80063e6 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <HAL_UART_Transmit_IT+0x24>
 8006334:	1dbb      	adds	r3, r7, #6
 8006336:	881b      	ldrh	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e053      	b.n	80063e8 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	689a      	ldr	r2, [r3, #8]
 8006344:	2380      	movs	r3, #128	; 0x80
 8006346:	015b      	lsls	r3, r3, #5
 8006348:	429a      	cmp	r2, r3
 800634a:	d109      	bne.n	8006360 <HAL_UART_Transmit_IT+0x48>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d105      	bne.n	8006360 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2201      	movs	r2, #1
 8006358:	4013      	ands	r3, r2
 800635a:	d001      	beq.n	8006360 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e043      	b.n	80063e8 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	1dba      	adds	r2, r7, #6
 800636a:	2150      	movs	r1, #80	; 0x50
 800636c:	8812      	ldrh	r2, [r2, #0]
 800636e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	1dba      	adds	r2, r7, #6
 8006374:	2152      	movs	r1, #82	; 0x52
 8006376:	8812      	ldrh	r2, [r2, #0]
 8006378:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2284      	movs	r2, #132	; 0x84
 8006384:	2100      	movs	r1, #0
 8006386:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2221      	movs	r2, #33	; 0x21
 800638c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	689a      	ldr	r2, [r3, #8]
 8006392:	2380      	movs	r3, #128	; 0x80
 8006394:	015b      	lsls	r3, r3, #5
 8006396:	429a      	cmp	r2, r3
 8006398:	d107      	bne.n	80063aa <HAL_UART_Transmit_IT+0x92>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d103      	bne.n	80063aa <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	4a12      	ldr	r2, [pc, #72]	; (80063f0 <HAL_UART_Transmit_IT+0xd8>)
 80063a6:	66da      	str	r2, [r3, #108]	; 0x6c
 80063a8:	e002      	b.n	80063b0 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4a11      	ldr	r2, [pc, #68]	; (80063f4 <HAL_UART_Transmit_IT+0xdc>)
 80063ae:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063b0:	f3ef 8310 	mrs	r3, PRIMASK
 80063b4:	613b      	str	r3, [r7, #16]
  return(result);
 80063b6:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	2301      	movs	r3, #1
 80063bc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f383 8810 	msr	PRIMASK, r3
}
 80063c4:	46c0      	nop			; (mov r8, r8)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2180      	movs	r1, #128	; 0x80
 80063d2:	430a      	orrs	r2, r1
 80063d4:	601a      	str	r2, [r3, #0]
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	f383 8810 	msr	PRIMASK, r3
}
 80063e0:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 80063e2:	2300      	movs	r3, #0
 80063e4:	e000      	b.n	80063e8 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80063e6:	2302      	movs	r3, #2
  }
}
 80063e8:	0018      	movs	r0, r3
 80063ea:	46bd      	mov	sp, r7
 80063ec:	b008      	add	sp, #32
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	08007465 	.word	0x08007465
 80063f4:	080073b3 	.word	0x080073b3

080063f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063f8:	b590      	push	{r4, r7, lr}
 80063fa:	b0ab      	sub	sp, #172	; 0xac
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	22a4      	movs	r2, #164	; 0xa4
 8006408:	18b9      	adds	r1, r7, r2
 800640a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	20a0      	movs	r0, #160	; 0xa0
 8006414:	1839      	adds	r1, r7, r0
 8006416:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	219c      	movs	r1, #156	; 0x9c
 8006420:	1879      	adds	r1, r7, r1
 8006422:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006424:	0011      	movs	r1, r2
 8006426:	18bb      	adds	r3, r7, r2
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a99      	ldr	r2, [pc, #612]	; (8006690 <HAL_UART_IRQHandler+0x298>)
 800642c:	4013      	ands	r3, r2
 800642e:	2298      	movs	r2, #152	; 0x98
 8006430:	18bc      	adds	r4, r7, r2
 8006432:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006434:	18bb      	adds	r3, r7, r2
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d114      	bne.n	8006466 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800643c:	187b      	adds	r3, r7, r1
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2220      	movs	r2, #32
 8006442:	4013      	ands	r3, r2
 8006444:	d00f      	beq.n	8006466 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006446:	183b      	adds	r3, r7, r0
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2220      	movs	r2, #32
 800644c:	4013      	ands	r3, r2
 800644e:	d00a      	beq.n	8006466 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006454:	2b00      	cmp	r3, #0
 8006456:	d100      	bne.n	800645a <HAL_UART_IRQHandler+0x62>
 8006458:	e2a0      	b.n	800699c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	0010      	movs	r0, r2
 8006462:	4798      	blx	r3
      }
      return;
 8006464:	e29a      	b.n	800699c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006466:	2398      	movs	r3, #152	; 0x98
 8006468:	18fb      	adds	r3, r7, r3
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d100      	bne.n	8006472 <HAL_UART_IRQHandler+0x7a>
 8006470:	e114      	b.n	800669c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006472:	239c      	movs	r3, #156	; 0x9c
 8006474:	18fb      	adds	r3, r7, r3
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2201      	movs	r2, #1
 800647a:	4013      	ands	r3, r2
 800647c:	d106      	bne.n	800648c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800647e:	23a0      	movs	r3, #160	; 0xa0
 8006480:	18fb      	adds	r3, r7, r3
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a83      	ldr	r2, [pc, #524]	; (8006694 <HAL_UART_IRQHandler+0x29c>)
 8006486:	4013      	ands	r3, r2
 8006488:	d100      	bne.n	800648c <HAL_UART_IRQHandler+0x94>
 800648a:	e107      	b.n	800669c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800648c:	23a4      	movs	r3, #164	; 0xa4
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2201      	movs	r2, #1
 8006494:	4013      	ands	r3, r2
 8006496:	d012      	beq.n	80064be <HAL_UART_IRQHandler+0xc6>
 8006498:	23a0      	movs	r3, #160	; 0xa0
 800649a:	18fb      	adds	r3, r7, r3
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	2380      	movs	r3, #128	; 0x80
 80064a0:	005b      	lsls	r3, r3, #1
 80064a2:	4013      	ands	r3, r2
 80064a4:	d00b      	beq.n	80064be <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2284      	movs	r2, #132	; 0x84
 80064b2:	589b      	ldr	r3, [r3, r2]
 80064b4:	2201      	movs	r2, #1
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2184      	movs	r1, #132	; 0x84
 80064bc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064be:	23a4      	movs	r3, #164	; 0xa4
 80064c0:	18fb      	adds	r3, r7, r3
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2202      	movs	r2, #2
 80064c6:	4013      	ands	r3, r2
 80064c8:	d011      	beq.n	80064ee <HAL_UART_IRQHandler+0xf6>
 80064ca:	239c      	movs	r3, #156	; 0x9c
 80064cc:	18fb      	adds	r3, r7, r3
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2201      	movs	r2, #1
 80064d2:	4013      	ands	r3, r2
 80064d4:	d00b      	beq.n	80064ee <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2202      	movs	r2, #2
 80064dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2284      	movs	r2, #132	; 0x84
 80064e2:	589b      	ldr	r3, [r3, r2]
 80064e4:	2204      	movs	r2, #4
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2184      	movs	r1, #132	; 0x84
 80064ec:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064ee:	23a4      	movs	r3, #164	; 0xa4
 80064f0:	18fb      	adds	r3, r7, r3
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2204      	movs	r2, #4
 80064f6:	4013      	ands	r3, r2
 80064f8:	d011      	beq.n	800651e <HAL_UART_IRQHandler+0x126>
 80064fa:	239c      	movs	r3, #156	; 0x9c
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2201      	movs	r2, #1
 8006502:	4013      	ands	r3, r2
 8006504:	d00b      	beq.n	800651e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2204      	movs	r2, #4
 800650c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2284      	movs	r2, #132	; 0x84
 8006512:	589b      	ldr	r3, [r3, r2]
 8006514:	2202      	movs	r2, #2
 8006516:	431a      	orrs	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2184      	movs	r1, #132	; 0x84
 800651c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800651e:	23a4      	movs	r3, #164	; 0xa4
 8006520:	18fb      	adds	r3, r7, r3
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2208      	movs	r2, #8
 8006526:	4013      	ands	r3, r2
 8006528:	d017      	beq.n	800655a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800652a:	23a0      	movs	r3, #160	; 0xa0
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2220      	movs	r2, #32
 8006532:	4013      	ands	r3, r2
 8006534:	d105      	bne.n	8006542 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006536:	239c      	movs	r3, #156	; 0x9c
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2201      	movs	r2, #1
 800653e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006540:	d00b      	beq.n	800655a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2208      	movs	r2, #8
 8006548:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2284      	movs	r2, #132	; 0x84
 800654e:	589b      	ldr	r3, [r3, r2]
 8006550:	2208      	movs	r2, #8
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2184      	movs	r1, #132	; 0x84
 8006558:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800655a:	23a4      	movs	r3, #164	; 0xa4
 800655c:	18fb      	adds	r3, r7, r3
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	2380      	movs	r3, #128	; 0x80
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	4013      	ands	r3, r2
 8006566:	d013      	beq.n	8006590 <HAL_UART_IRQHandler+0x198>
 8006568:	23a0      	movs	r3, #160	; 0xa0
 800656a:	18fb      	adds	r3, r7, r3
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	2380      	movs	r3, #128	; 0x80
 8006570:	04db      	lsls	r3, r3, #19
 8006572:	4013      	ands	r3, r2
 8006574:	d00c      	beq.n	8006590 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2280      	movs	r2, #128	; 0x80
 800657c:	0112      	lsls	r2, r2, #4
 800657e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2284      	movs	r2, #132	; 0x84
 8006584:	589b      	ldr	r3, [r3, r2]
 8006586:	2220      	movs	r2, #32
 8006588:	431a      	orrs	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2184      	movs	r1, #132	; 0x84
 800658e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2284      	movs	r2, #132	; 0x84
 8006594:	589b      	ldr	r3, [r3, r2]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d100      	bne.n	800659c <HAL_UART_IRQHandler+0x1a4>
 800659a:	e201      	b.n	80069a0 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800659c:	23a4      	movs	r3, #164	; 0xa4
 800659e:	18fb      	adds	r3, r7, r3
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2220      	movs	r2, #32
 80065a4:	4013      	ands	r3, r2
 80065a6:	d00e      	beq.n	80065c6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065a8:	23a0      	movs	r3, #160	; 0xa0
 80065aa:	18fb      	adds	r3, r7, r3
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2220      	movs	r2, #32
 80065b0:	4013      	ands	r3, r2
 80065b2:	d008      	beq.n	80065c6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	0010      	movs	r0, r2
 80065c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2284      	movs	r2, #132	; 0x84
 80065ca:	589b      	ldr	r3, [r3, r2]
 80065cc:	2194      	movs	r1, #148	; 0x94
 80065ce:	187a      	adds	r2, r7, r1
 80065d0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	2240      	movs	r2, #64	; 0x40
 80065da:	4013      	ands	r3, r2
 80065dc:	2b40      	cmp	r3, #64	; 0x40
 80065de:	d004      	beq.n	80065ea <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80065e0:	187b      	adds	r3, r7, r1
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2228      	movs	r2, #40	; 0x28
 80065e6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065e8:	d047      	beq.n	800667a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	0018      	movs	r0, r3
 80065ee:	f000 fe65 	bl	80072bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	2240      	movs	r2, #64	; 0x40
 80065fa:	4013      	ands	r3, r2
 80065fc:	2b40      	cmp	r3, #64	; 0x40
 80065fe:	d137      	bne.n	8006670 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006600:	f3ef 8310 	mrs	r3, PRIMASK
 8006604:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8006606:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006608:	2090      	movs	r0, #144	; 0x90
 800660a:	183a      	adds	r2, r7, r0
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	2301      	movs	r3, #1
 8006610:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006614:	f383 8810 	msr	PRIMASK, r3
}
 8006618:	46c0      	nop			; (mov r8, r8)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2140      	movs	r1, #64	; 0x40
 8006626:	438a      	bics	r2, r1
 8006628:	609a      	str	r2, [r3, #8]
 800662a:	183b      	adds	r3, r7, r0
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006630:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006632:	f383 8810 	msr	PRIMASK, r3
}
 8006636:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800663c:	2b00      	cmp	r3, #0
 800663e:	d012      	beq.n	8006666 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006644:	4a14      	ldr	r2, [pc, #80]	; (8006698 <HAL_UART_IRQHandler+0x2a0>)
 8006646:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800664c:	0018      	movs	r0, r3
 800664e:	f7fe f827 	bl	80046a0 <HAL_DMA_Abort_IT>
 8006652:	1e03      	subs	r3, r0, #0
 8006654:	d01a      	beq.n	800668c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800665a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006660:	0018      	movs	r0, r3
 8006662:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006664:	e012      	b.n	800668c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	0018      	movs	r0, r3
 800666a:	f000 f9af 	bl	80069cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800666e:	e00d      	b.n	800668c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	0018      	movs	r0, r3
 8006674:	f000 f9aa 	bl	80069cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	e008      	b.n	800668c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	0018      	movs	r0, r3
 800667e:	f000 f9a5 	bl	80069cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2284      	movs	r2, #132	; 0x84
 8006686:	2100      	movs	r1, #0
 8006688:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800668a:	e189      	b.n	80069a0 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800668c:	46c0      	nop			; (mov r8, r8)
    return;
 800668e:	e187      	b.n	80069a0 <HAL_UART_IRQHandler+0x5a8>
 8006690:	0000080f 	.word	0x0000080f
 8006694:	04000120 	.word	0x04000120
 8006698:	08007385 	.word	0x08007385

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d000      	beq.n	80066a6 <HAL_UART_IRQHandler+0x2ae>
 80066a4:	e13b      	b.n	800691e <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066a6:	23a4      	movs	r3, #164	; 0xa4
 80066a8:	18fb      	adds	r3, r7, r3
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2210      	movs	r2, #16
 80066ae:	4013      	ands	r3, r2
 80066b0:	d100      	bne.n	80066b4 <HAL_UART_IRQHandler+0x2bc>
 80066b2:	e134      	b.n	800691e <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066b4:	23a0      	movs	r3, #160	; 0xa0
 80066b6:	18fb      	adds	r3, r7, r3
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2210      	movs	r2, #16
 80066bc:	4013      	ands	r3, r2
 80066be:	d100      	bne.n	80066c2 <HAL_UART_IRQHandler+0x2ca>
 80066c0:	e12d      	b.n	800691e <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2210      	movs	r2, #16
 80066c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	2240      	movs	r2, #64	; 0x40
 80066d2:	4013      	ands	r3, r2
 80066d4:	2b40      	cmp	r3, #64	; 0x40
 80066d6:	d000      	beq.n	80066da <HAL_UART_IRQHandler+0x2e2>
 80066d8:	e0a1      	b.n	800681e <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	217e      	movs	r1, #126	; 0x7e
 80066e4:	187b      	adds	r3, r7, r1
 80066e6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80066e8:	187b      	adds	r3, r7, r1
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d100      	bne.n	80066f2 <HAL_UART_IRQHandler+0x2fa>
 80066f0:	e158      	b.n	80069a4 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2258      	movs	r2, #88	; 0x58
 80066f6:	5a9b      	ldrh	r3, [r3, r2]
 80066f8:	187a      	adds	r2, r7, r1
 80066fa:	8812      	ldrh	r2, [r2, #0]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d300      	bcc.n	8006702 <HAL_UART_IRQHandler+0x30a>
 8006700:	e150      	b.n	80069a4 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	187a      	adds	r2, r7, r1
 8006706:	215a      	movs	r1, #90	; 0x5a
 8006708:	8812      	ldrh	r2, [r2, #0]
 800670a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2220      	movs	r2, #32
 8006716:	4013      	ands	r3, r2
 8006718:	d16f      	bne.n	80067fa <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800671a:	f3ef 8310 	mrs	r3, PRIMASK
 800671e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006722:	67bb      	str	r3, [r7, #120]	; 0x78
 8006724:	2301      	movs	r3, #1
 8006726:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800672a:	f383 8810 	msr	PRIMASK, r3
}
 800672e:	46c0      	nop			; (mov r8, r8)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	499e      	ldr	r1, [pc, #632]	; (80069b4 <HAL_UART_IRQHandler+0x5bc>)
 800673c:	400a      	ands	r2, r1
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006742:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006746:	f383 8810 	msr	PRIMASK, r3
}
 800674a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800674c:	f3ef 8310 	mrs	r3, PRIMASK
 8006750:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006754:	677b      	str	r3, [r7, #116]	; 0x74
 8006756:	2301      	movs	r3, #1
 8006758:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800675a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800675c:	f383 8810 	msr	PRIMASK, r3
}
 8006760:	46c0      	nop			; (mov r8, r8)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2101      	movs	r1, #1
 800676e:	438a      	bics	r2, r1
 8006770:	609a      	str	r2, [r3, #8]
 8006772:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006774:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006776:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006778:	f383 8810 	msr	PRIMASK, r3
}
 800677c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800677e:	f3ef 8310 	mrs	r3, PRIMASK
 8006782:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006784:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006786:	673b      	str	r3, [r7, #112]	; 0x70
 8006788:	2301      	movs	r3, #1
 800678a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800678c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800678e:	f383 8810 	msr	PRIMASK, r3
}
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2140      	movs	r1, #64	; 0x40
 80067a0:	438a      	bics	r2, r1
 80067a2:	609a      	str	r2, [r3, #8]
 80067a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067a6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067aa:	f383 8810 	msr	PRIMASK, r3
}
 80067ae:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2280      	movs	r2, #128	; 0x80
 80067b4:	2120      	movs	r1, #32
 80067b6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067be:	f3ef 8310 	mrs	r3, PRIMASK
 80067c2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80067c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067c8:	2301      	movs	r3, #1
 80067ca:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067ce:	f383 8810 	msr	PRIMASK, r3
}
 80067d2:	46c0      	nop			; (mov r8, r8)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2110      	movs	r1, #16
 80067e0:	438a      	bics	r2, r1
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067ea:	f383 8810 	msr	PRIMASK, r3
}
 80067ee:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067f4:	0018      	movs	r0, r3
 80067f6:	f7fd ff13 	bl	8004620 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2202      	movs	r2, #2
 80067fe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2258      	movs	r2, #88	; 0x58
 8006804:	5a9a      	ldrh	r2, [r3, r2]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	215a      	movs	r1, #90	; 0x5a
 800680a:	5a5b      	ldrh	r3, [r3, r1]
 800680c:	b29b      	uxth	r3, r3
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	b29a      	uxth	r2, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	0011      	movs	r1, r2
 8006816:	0018      	movs	r0, r3
 8006818:	f000 f8e0 	bl	80069dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800681c:	e0c2      	b.n	80069a4 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2258      	movs	r2, #88	; 0x58
 8006822:	5a99      	ldrh	r1, [r3, r2]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	225a      	movs	r2, #90	; 0x5a
 8006828:	5a9b      	ldrh	r3, [r3, r2]
 800682a:	b29a      	uxth	r2, r3
 800682c:	208e      	movs	r0, #142	; 0x8e
 800682e:	183b      	adds	r3, r7, r0
 8006830:	1a8a      	subs	r2, r1, r2
 8006832:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	225a      	movs	r2, #90	; 0x5a
 8006838:	5a9b      	ldrh	r3, [r3, r2]
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d100      	bne.n	8006842 <HAL_UART_IRQHandler+0x44a>
 8006840:	e0b2      	b.n	80069a8 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8006842:	183b      	adds	r3, r7, r0
 8006844:	881b      	ldrh	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d100      	bne.n	800684c <HAL_UART_IRQHandler+0x454>
 800684a:	e0ad      	b.n	80069a8 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800684c:	f3ef 8310 	mrs	r3, PRIMASK
 8006850:	60fb      	str	r3, [r7, #12]
  return(result);
 8006852:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006854:	2488      	movs	r4, #136	; 0x88
 8006856:	193a      	adds	r2, r7, r4
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	2301      	movs	r3, #1
 800685c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f383 8810 	msr	PRIMASK, r3
}
 8006864:	46c0      	nop			; (mov r8, r8)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4951      	ldr	r1, [pc, #324]	; (80069b8 <HAL_UART_IRQHandler+0x5c0>)
 8006872:	400a      	ands	r2, r1
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	193b      	adds	r3, r7, r4
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f383 8810 	msr	PRIMASK, r3
}
 8006882:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006884:	f3ef 8310 	mrs	r3, PRIMASK
 8006888:	61bb      	str	r3, [r7, #24]
  return(result);
 800688a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800688c:	2484      	movs	r4, #132	; 0x84
 800688e:	193a      	adds	r2, r7, r4
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	2301      	movs	r3, #1
 8006894:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	f383 8810 	msr	PRIMASK, r3
}
 800689c:	46c0      	nop			; (mov r8, r8)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2101      	movs	r1, #1
 80068aa:	438a      	bics	r2, r1
 80068ac:	609a      	str	r2, [r3, #8]
 80068ae:	193b      	adds	r3, r7, r4
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b4:	6a3b      	ldr	r3, [r7, #32]
 80068b6:	f383 8810 	msr	PRIMASK, r3
}
 80068ba:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2280      	movs	r2, #128	; 0x80
 80068c0:	2120      	movs	r1, #32
 80068c2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d0:	f3ef 8310 	mrs	r3, PRIMASK
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80068d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d8:	2480      	movs	r4, #128	; 0x80
 80068da:	193a      	adds	r2, r7, r4
 80068dc:	6013      	str	r3, [r2, #0]
 80068de:	2301      	movs	r3, #1
 80068e0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	f383 8810 	msr	PRIMASK, r3
}
 80068e8:	46c0      	nop			; (mov r8, r8)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2110      	movs	r1, #16
 80068f6:	438a      	bics	r2, r1
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	193b      	adds	r3, r7, r4
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006902:	f383 8810 	msr	PRIMASK, r3
}
 8006906:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800690e:	183b      	adds	r3, r7, r0
 8006910:	881a      	ldrh	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	0011      	movs	r1, r2
 8006916:	0018      	movs	r0, r3
 8006918:	f000 f860 	bl	80069dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800691c:	e044      	b.n	80069a8 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800691e:	23a4      	movs	r3, #164	; 0xa4
 8006920:	18fb      	adds	r3, r7, r3
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	2380      	movs	r3, #128	; 0x80
 8006926:	035b      	lsls	r3, r3, #13
 8006928:	4013      	ands	r3, r2
 800692a:	d010      	beq.n	800694e <HAL_UART_IRQHandler+0x556>
 800692c:	239c      	movs	r3, #156	; 0x9c
 800692e:	18fb      	adds	r3, r7, r3
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	2380      	movs	r3, #128	; 0x80
 8006934:	03db      	lsls	r3, r3, #15
 8006936:	4013      	ands	r3, r2
 8006938:	d009      	beq.n	800694e <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2280      	movs	r2, #128	; 0x80
 8006940:	0352      	lsls	r2, r2, #13
 8006942:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	0018      	movs	r0, r3
 8006948:	f000 fe15 	bl	8007576 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800694c:	e02f      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800694e:	23a4      	movs	r3, #164	; 0xa4
 8006950:	18fb      	adds	r3, r7, r3
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2280      	movs	r2, #128	; 0x80
 8006956:	4013      	ands	r3, r2
 8006958:	d00f      	beq.n	800697a <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800695a:	23a0      	movs	r3, #160	; 0xa0
 800695c:	18fb      	adds	r3, r7, r3
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2280      	movs	r2, #128	; 0x80
 8006962:	4013      	ands	r3, r2
 8006964:	d009      	beq.n	800697a <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800696a:	2b00      	cmp	r3, #0
 800696c:	d01e      	beq.n	80069ac <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	0010      	movs	r0, r2
 8006976:	4798      	blx	r3
    }
    return;
 8006978:	e018      	b.n	80069ac <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800697a:	23a4      	movs	r3, #164	; 0xa4
 800697c:	18fb      	adds	r3, r7, r3
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2240      	movs	r2, #64	; 0x40
 8006982:	4013      	ands	r3, r2
 8006984:	d013      	beq.n	80069ae <HAL_UART_IRQHandler+0x5b6>
 8006986:	23a0      	movs	r3, #160	; 0xa0
 8006988:	18fb      	adds	r3, r7, r3
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2240      	movs	r2, #64	; 0x40
 800698e:	4013      	ands	r3, r2
 8006990:	d00d      	beq.n	80069ae <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	0018      	movs	r0, r3
 8006996:	f000 fdc3 	bl	8007520 <UART_EndTransmit_IT>
    return;
 800699a:	e008      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
      return;
 800699c:	46c0      	nop			; (mov r8, r8)
 800699e:	e006      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
    return;
 80069a0:	46c0      	nop			; (mov r8, r8)
 80069a2:	e004      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
      return;
 80069a4:	46c0      	nop			; (mov r8, r8)
 80069a6:	e002      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
      return;
 80069a8:	46c0      	nop			; (mov r8, r8)
 80069aa:	e000      	b.n	80069ae <HAL_UART_IRQHandler+0x5b6>
    return;
 80069ac:	46c0      	nop			; (mov r8, r8)
  }

}
 80069ae:	46bd      	mov	sp, r7
 80069b0:	b02b      	add	sp, #172	; 0xac
 80069b2:	bd90      	pop	{r4, r7, pc}
 80069b4:	fffffeff 	.word	0xfffffeff
 80069b8:	fffffedf 	.word	0xfffffedf

080069bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80069c4:	46c0      	nop			; (mov r8, r8)
 80069c6:	46bd      	mov	sp, r7
 80069c8:	b002      	add	sp, #8
 80069ca:	bd80      	pop	{r7, pc}

080069cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069d4:	46c0      	nop			; (mov r8, r8)
 80069d6:	46bd      	mov	sp, r7
 80069d8:	b002      	add	sp, #8
 80069da:	bd80      	pop	{r7, pc}

080069dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	000a      	movs	r2, r1
 80069e6:	1cbb      	adds	r3, r7, #2
 80069e8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069ea:	46c0      	nop			; (mov r8, r8)
 80069ec:	46bd      	mov	sp, r7
 80069ee:	b002      	add	sp, #8
 80069f0:	bd80      	pop	{r7, pc}
	...

080069f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069f4:	b5b0      	push	{r4, r5, r7, lr}
 80069f6:	b08e      	sub	sp, #56	; 0x38
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069fc:	231a      	movs	r3, #26
 80069fe:	2218      	movs	r2, #24
 8006a00:	189b      	adds	r3, r3, r2
 8006a02:	19db      	adds	r3, r3, r7
 8006a04:	2200      	movs	r2, #0
 8006a06:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	689a      	ldr	r2, [r3, #8]
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	431a      	orrs	r2, r3
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	431a      	orrs	r2, r3
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4ac3      	ldr	r2, [pc, #780]	; (8006d34 <UART_SetConfig+0x340>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	0019      	movs	r1, r3
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a32:	430a      	orrs	r2, r1
 8006a34:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	4abe      	ldr	r2, [pc, #760]	; (8006d38 <UART_SetConfig+0x344>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	0019      	movs	r1, r3
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4ab8      	ldr	r2, [pc, #736]	; (8006d3c <UART_SetConfig+0x348>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d004      	beq.n	8006a68 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a64:	4313      	orrs	r3, r2
 8006a66:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	4ab4      	ldr	r2, [pc, #720]	; (8006d40 <UART_SetConfig+0x34c>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	0019      	movs	r1, r3
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4ab0      	ldr	r2, [pc, #704]	; (8006d44 <UART_SetConfig+0x350>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d131      	bne.n	8006aec <UART_SetConfig+0xf8>
 8006a88:	4baf      	ldr	r3, [pc, #700]	; (8006d48 <UART_SetConfig+0x354>)
 8006a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a8c:	2203      	movs	r2, #3
 8006a8e:	4013      	ands	r3, r2
 8006a90:	2b03      	cmp	r3, #3
 8006a92:	d01d      	beq.n	8006ad0 <UART_SetConfig+0xdc>
 8006a94:	d823      	bhi.n	8006ade <UART_SetConfig+0xea>
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d00c      	beq.n	8006ab4 <UART_SetConfig+0xc0>
 8006a9a:	d820      	bhi.n	8006ade <UART_SetConfig+0xea>
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d002      	beq.n	8006aa6 <UART_SetConfig+0xb2>
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d00e      	beq.n	8006ac2 <UART_SetConfig+0xce>
 8006aa4:	e01b      	b.n	8006ade <UART_SetConfig+0xea>
 8006aa6:	231b      	movs	r3, #27
 8006aa8:	2218      	movs	r2, #24
 8006aaa:	189b      	adds	r3, r3, r2
 8006aac:	19db      	adds	r3, r3, r7
 8006aae:	2201      	movs	r2, #1
 8006ab0:	701a      	strb	r2, [r3, #0]
 8006ab2:	e0b4      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006ab4:	231b      	movs	r3, #27
 8006ab6:	2218      	movs	r2, #24
 8006ab8:	189b      	adds	r3, r3, r2
 8006aba:	19db      	adds	r3, r3, r7
 8006abc:	2202      	movs	r2, #2
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	e0ad      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006ac2:	231b      	movs	r3, #27
 8006ac4:	2218      	movs	r2, #24
 8006ac6:	189b      	adds	r3, r3, r2
 8006ac8:	19db      	adds	r3, r3, r7
 8006aca:	2204      	movs	r2, #4
 8006acc:	701a      	strb	r2, [r3, #0]
 8006ace:	e0a6      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006ad0:	231b      	movs	r3, #27
 8006ad2:	2218      	movs	r2, #24
 8006ad4:	189b      	adds	r3, r3, r2
 8006ad6:	19db      	adds	r3, r3, r7
 8006ad8:	2208      	movs	r2, #8
 8006ada:	701a      	strb	r2, [r3, #0]
 8006adc:	e09f      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006ade:	231b      	movs	r3, #27
 8006ae0:	2218      	movs	r2, #24
 8006ae2:	189b      	adds	r3, r3, r2
 8006ae4:	19db      	adds	r3, r3, r7
 8006ae6:	2210      	movs	r2, #16
 8006ae8:	701a      	strb	r2, [r3, #0]
 8006aea:	e098      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a96      	ldr	r2, [pc, #600]	; (8006d4c <UART_SetConfig+0x358>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d131      	bne.n	8006b5a <UART_SetConfig+0x166>
 8006af6:	4b94      	ldr	r3, [pc, #592]	; (8006d48 <UART_SetConfig+0x354>)
 8006af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006afa:	220c      	movs	r2, #12
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b0c      	cmp	r3, #12
 8006b00:	d01d      	beq.n	8006b3e <UART_SetConfig+0x14a>
 8006b02:	d823      	bhi.n	8006b4c <UART_SetConfig+0x158>
 8006b04:	2b08      	cmp	r3, #8
 8006b06:	d00c      	beq.n	8006b22 <UART_SetConfig+0x12e>
 8006b08:	d820      	bhi.n	8006b4c <UART_SetConfig+0x158>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d002      	beq.n	8006b14 <UART_SetConfig+0x120>
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d00e      	beq.n	8006b30 <UART_SetConfig+0x13c>
 8006b12:	e01b      	b.n	8006b4c <UART_SetConfig+0x158>
 8006b14:	231b      	movs	r3, #27
 8006b16:	2218      	movs	r2, #24
 8006b18:	189b      	adds	r3, r3, r2
 8006b1a:	19db      	adds	r3, r3, r7
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
 8006b20:	e07d      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b22:	231b      	movs	r3, #27
 8006b24:	2218      	movs	r2, #24
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	19db      	adds	r3, r3, r7
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	701a      	strb	r2, [r3, #0]
 8006b2e:	e076      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b30:	231b      	movs	r3, #27
 8006b32:	2218      	movs	r2, #24
 8006b34:	189b      	adds	r3, r3, r2
 8006b36:	19db      	adds	r3, r3, r7
 8006b38:	2204      	movs	r2, #4
 8006b3a:	701a      	strb	r2, [r3, #0]
 8006b3c:	e06f      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b3e:	231b      	movs	r3, #27
 8006b40:	2218      	movs	r2, #24
 8006b42:	189b      	adds	r3, r3, r2
 8006b44:	19db      	adds	r3, r3, r7
 8006b46:	2208      	movs	r2, #8
 8006b48:	701a      	strb	r2, [r3, #0]
 8006b4a:	e068      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b4c:	231b      	movs	r3, #27
 8006b4e:	2218      	movs	r2, #24
 8006b50:	189b      	adds	r3, r3, r2
 8006b52:	19db      	adds	r3, r3, r7
 8006b54:	2210      	movs	r2, #16
 8006b56:	701a      	strb	r2, [r3, #0]
 8006b58:	e061      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a7c      	ldr	r2, [pc, #496]	; (8006d50 <UART_SetConfig+0x35c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d106      	bne.n	8006b72 <UART_SetConfig+0x17e>
 8006b64:	231b      	movs	r3, #27
 8006b66:	2218      	movs	r2, #24
 8006b68:	189b      	adds	r3, r3, r2
 8006b6a:	19db      	adds	r3, r3, r7
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	e055      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a77      	ldr	r2, [pc, #476]	; (8006d54 <UART_SetConfig+0x360>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d106      	bne.n	8006b8a <UART_SetConfig+0x196>
 8006b7c:	231b      	movs	r3, #27
 8006b7e:	2218      	movs	r2, #24
 8006b80:	189b      	adds	r3, r3, r2
 8006b82:	19db      	adds	r3, r3, r7
 8006b84:	2200      	movs	r2, #0
 8006b86:	701a      	strb	r2, [r3, #0]
 8006b88:	e049      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a6b      	ldr	r2, [pc, #428]	; (8006d3c <UART_SetConfig+0x348>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d13e      	bne.n	8006c12 <UART_SetConfig+0x21e>
 8006b94:	4b6c      	ldr	r3, [pc, #432]	; (8006d48 <UART_SetConfig+0x354>)
 8006b96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b98:	23c0      	movs	r3, #192	; 0xc0
 8006b9a:	011b      	lsls	r3, r3, #4
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	22c0      	movs	r2, #192	; 0xc0
 8006ba0:	0112      	lsls	r2, r2, #4
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d027      	beq.n	8006bf6 <UART_SetConfig+0x202>
 8006ba6:	22c0      	movs	r2, #192	; 0xc0
 8006ba8:	0112      	lsls	r2, r2, #4
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d82a      	bhi.n	8006c04 <UART_SetConfig+0x210>
 8006bae:	2280      	movs	r2, #128	; 0x80
 8006bb0:	0112      	lsls	r2, r2, #4
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d011      	beq.n	8006bda <UART_SetConfig+0x1e6>
 8006bb6:	2280      	movs	r2, #128	; 0x80
 8006bb8:	0112      	lsls	r2, r2, #4
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d822      	bhi.n	8006c04 <UART_SetConfig+0x210>
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d004      	beq.n	8006bcc <UART_SetConfig+0x1d8>
 8006bc2:	2280      	movs	r2, #128	; 0x80
 8006bc4:	00d2      	lsls	r2, r2, #3
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00e      	beq.n	8006be8 <UART_SetConfig+0x1f4>
 8006bca:	e01b      	b.n	8006c04 <UART_SetConfig+0x210>
 8006bcc:	231b      	movs	r3, #27
 8006bce:	2218      	movs	r2, #24
 8006bd0:	189b      	adds	r3, r3, r2
 8006bd2:	19db      	adds	r3, r3, r7
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	701a      	strb	r2, [r3, #0]
 8006bd8:	e021      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006bda:	231b      	movs	r3, #27
 8006bdc:	2218      	movs	r2, #24
 8006bde:	189b      	adds	r3, r3, r2
 8006be0:	19db      	adds	r3, r3, r7
 8006be2:	2202      	movs	r2, #2
 8006be4:	701a      	strb	r2, [r3, #0]
 8006be6:	e01a      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006be8:	231b      	movs	r3, #27
 8006bea:	2218      	movs	r2, #24
 8006bec:	189b      	adds	r3, r3, r2
 8006bee:	19db      	adds	r3, r3, r7
 8006bf0:	2204      	movs	r2, #4
 8006bf2:	701a      	strb	r2, [r3, #0]
 8006bf4:	e013      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006bf6:	231b      	movs	r3, #27
 8006bf8:	2218      	movs	r2, #24
 8006bfa:	189b      	adds	r3, r3, r2
 8006bfc:	19db      	adds	r3, r3, r7
 8006bfe:	2208      	movs	r2, #8
 8006c00:	701a      	strb	r2, [r3, #0]
 8006c02:	e00c      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006c04:	231b      	movs	r3, #27
 8006c06:	2218      	movs	r2, #24
 8006c08:	189b      	adds	r3, r3, r2
 8006c0a:	19db      	adds	r3, r3, r7
 8006c0c:	2210      	movs	r2, #16
 8006c0e:	701a      	strb	r2, [r3, #0]
 8006c10:	e005      	b.n	8006c1e <UART_SetConfig+0x22a>
 8006c12:	231b      	movs	r3, #27
 8006c14:	2218      	movs	r2, #24
 8006c16:	189b      	adds	r3, r3, r2
 8006c18:	19db      	adds	r3, r3, r7
 8006c1a:	2210      	movs	r2, #16
 8006c1c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a46      	ldr	r2, [pc, #280]	; (8006d3c <UART_SetConfig+0x348>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d000      	beq.n	8006c2a <UART_SetConfig+0x236>
 8006c28:	e09a      	b.n	8006d60 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c2a:	231b      	movs	r3, #27
 8006c2c:	2218      	movs	r2, #24
 8006c2e:	189b      	adds	r3, r3, r2
 8006c30:	19db      	adds	r3, r3, r7
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	2b08      	cmp	r3, #8
 8006c36:	d01d      	beq.n	8006c74 <UART_SetConfig+0x280>
 8006c38:	dc20      	bgt.n	8006c7c <UART_SetConfig+0x288>
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d015      	beq.n	8006c6a <UART_SetConfig+0x276>
 8006c3e:	dc1d      	bgt.n	8006c7c <UART_SetConfig+0x288>
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <UART_SetConfig+0x256>
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d005      	beq.n	8006c54 <UART_SetConfig+0x260>
 8006c48:	e018      	b.n	8006c7c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c4a:	f7fe feb1 	bl	80059b0 <HAL_RCC_GetPCLK1Freq>
 8006c4e:	0003      	movs	r3, r0
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c52:	e01c      	b.n	8006c8e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c54:	4b3c      	ldr	r3, [pc, #240]	; (8006d48 <UART_SetConfig+0x354>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2210      	movs	r2, #16
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	d002      	beq.n	8006c64 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006c5e:	4b3e      	ldr	r3, [pc, #248]	; (8006d58 <UART_SetConfig+0x364>)
 8006c60:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c62:	e014      	b.n	8006c8e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006c64:	4b3d      	ldr	r3, [pc, #244]	; (8006d5c <UART_SetConfig+0x368>)
 8006c66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c68:	e011      	b.n	8006c8e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c6a:	f7fe fdf1 	bl	8005850 <HAL_RCC_GetSysClockFreq>
 8006c6e:	0003      	movs	r3, r0
 8006c70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c72:	e00c      	b.n	8006c8e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c74:	2380      	movs	r3, #128	; 0x80
 8006c76:	021b      	lsls	r3, r3, #8
 8006c78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c7a:	e008      	b.n	8006c8e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006c80:	231a      	movs	r3, #26
 8006c82:	2218      	movs	r2, #24
 8006c84:	189b      	adds	r3, r3, r2
 8006c86:	19db      	adds	r3, r3, r7
 8006c88:	2201      	movs	r2, #1
 8006c8a:	701a      	strb	r2, [r3, #0]
        break;
 8006c8c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d100      	bne.n	8006c96 <UART_SetConfig+0x2a2>
 8006c94:	e133      	b.n	8006efe <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	0013      	movs	r3, r2
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	189b      	adds	r3, r3, r2
 8006ca0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d305      	bcc.n	8006cb2 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006cac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d906      	bls.n	8006cc0 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006cb2:	231a      	movs	r3, #26
 8006cb4:	2218      	movs	r2, #24
 8006cb6:	189b      	adds	r3, r3, r2
 8006cb8:	19db      	adds	r3, r3, r7
 8006cba:	2201      	movs	r2, #1
 8006cbc:	701a      	strb	r2, [r3, #0]
 8006cbe:	e11e      	b.n	8006efe <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	617b      	str	r3, [r7, #20]
 8006cc8:	6939      	ldr	r1, [r7, #16]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	000b      	movs	r3, r1
 8006cce:	0e1b      	lsrs	r3, r3, #24
 8006cd0:	0010      	movs	r0, r2
 8006cd2:	0205      	lsls	r5, r0, #8
 8006cd4:	431d      	orrs	r5, r3
 8006cd6:	000b      	movs	r3, r1
 8006cd8:	021c      	lsls	r4, r3, #8
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	085b      	lsrs	r3, r3, #1
 8006ce0:	60bb      	str	r3, [r7, #8]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	68b8      	ldr	r0, [r7, #8]
 8006ce8:	68f9      	ldr	r1, [r7, #12]
 8006cea:	1900      	adds	r0, r0, r4
 8006cec:	4169      	adcs	r1, r5
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	603b      	str	r3, [r7, #0]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	607b      	str	r3, [r7, #4]
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f7f9 fbd4 	bl	80004a8 <__aeabi_uldivmod>
 8006d00:	0002      	movs	r2, r0
 8006d02:	000b      	movs	r3, r1
 8006d04:	0013      	movs	r3, r2
 8006d06:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d0a:	23c0      	movs	r3, #192	; 0xc0
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d309      	bcc.n	8006d26 <UART_SetConfig+0x332>
 8006d12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d14:	2380      	movs	r3, #128	; 0x80
 8006d16:	035b      	lsls	r3, r3, #13
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d204      	bcs.n	8006d26 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d22:	60da      	str	r2, [r3, #12]
 8006d24:	e0eb      	b.n	8006efe <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006d26:	231a      	movs	r3, #26
 8006d28:	2218      	movs	r2, #24
 8006d2a:	189b      	adds	r3, r3, r2
 8006d2c:	19db      	adds	r3, r3, r7
 8006d2e:	2201      	movs	r2, #1
 8006d30:	701a      	strb	r2, [r3, #0]
 8006d32:	e0e4      	b.n	8006efe <UART_SetConfig+0x50a>
 8006d34:	efff69f3 	.word	0xefff69f3
 8006d38:	ffffcfff 	.word	0xffffcfff
 8006d3c:	40004800 	.word	0x40004800
 8006d40:	fffff4ff 	.word	0xfffff4ff
 8006d44:	40013800 	.word	0x40013800
 8006d48:	40021000 	.word	0x40021000
 8006d4c:	40004400 	.word	0x40004400
 8006d50:	40004c00 	.word	0x40004c00
 8006d54:	40005000 	.word	0x40005000
 8006d58:	003d0900 	.word	0x003d0900
 8006d5c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	69da      	ldr	r2, [r3, #28]
 8006d64:	2380      	movs	r3, #128	; 0x80
 8006d66:	021b      	lsls	r3, r3, #8
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d000      	beq.n	8006d6e <UART_SetConfig+0x37a>
 8006d6c:	e070      	b.n	8006e50 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006d6e:	231b      	movs	r3, #27
 8006d70:	2218      	movs	r2, #24
 8006d72:	189b      	adds	r3, r3, r2
 8006d74:	19db      	adds	r3, r3, r7
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	2b08      	cmp	r3, #8
 8006d7a:	d822      	bhi.n	8006dc2 <UART_SetConfig+0x3ce>
 8006d7c:	009a      	lsls	r2, r3, #2
 8006d7e:	4b67      	ldr	r3, [pc, #412]	; (8006f1c <UART_SetConfig+0x528>)
 8006d80:	18d3      	adds	r3, r2, r3
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d86:	f7fe fe13 	bl	80059b0 <HAL_RCC_GetPCLK1Freq>
 8006d8a:	0003      	movs	r3, r0
 8006d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d8e:	e021      	b.n	8006dd4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d90:	f7fe fe24 	bl	80059dc <HAL_RCC_GetPCLK2Freq>
 8006d94:	0003      	movs	r3, r0
 8006d96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d98:	e01c      	b.n	8006dd4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d9a:	4b61      	ldr	r3, [pc, #388]	; (8006f20 <UART_SetConfig+0x52c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2210      	movs	r2, #16
 8006da0:	4013      	ands	r3, r2
 8006da2:	d002      	beq.n	8006daa <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006da4:	4b5f      	ldr	r3, [pc, #380]	; (8006f24 <UART_SetConfig+0x530>)
 8006da6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006da8:	e014      	b.n	8006dd4 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006daa:	4b5f      	ldr	r3, [pc, #380]	; (8006f28 <UART_SetConfig+0x534>)
 8006dac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dae:	e011      	b.n	8006dd4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006db0:	f7fe fd4e 	bl	8005850 <HAL_RCC_GetSysClockFreq>
 8006db4:	0003      	movs	r3, r0
 8006db6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006db8:	e00c      	b.n	8006dd4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dba:	2380      	movs	r3, #128	; 0x80
 8006dbc:	021b      	lsls	r3, r3, #8
 8006dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dc0:	e008      	b.n	8006dd4 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006dc6:	231a      	movs	r3, #26
 8006dc8:	2218      	movs	r2, #24
 8006dca:	189b      	adds	r3, r3, r2
 8006dcc:	19db      	adds	r3, r3, r7
 8006dce:	2201      	movs	r2, #1
 8006dd0:	701a      	strb	r2, [r3, #0]
        break;
 8006dd2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d100      	bne.n	8006ddc <UART_SetConfig+0x3e8>
 8006dda:	e090      	b.n	8006efe <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dde:	005a      	lsls	r2, r3, #1
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	085b      	lsrs	r3, r3, #1
 8006de6:	18d2      	adds	r2, r2, r3
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	0019      	movs	r1, r3
 8006dee:	0010      	movs	r0, r2
 8006df0:	f7f9 f9a6 	bl	8000140 <__udivsi3>
 8006df4:	0003      	movs	r3, r0
 8006df6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfa:	2b0f      	cmp	r3, #15
 8006dfc:	d921      	bls.n	8006e42 <UART_SetConfig+0x44e>
 8006dfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e00:	2380      	movs	r3, #128	; 0x80
 8006e02:	025b      	lsls	r3, r3, #9
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d21c      	bcs.n	8006e42 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	200e      	movs	r0, #14
 8006e0e:	2418      	movs	r4, #24
 8006e10:	1903      	adds	r3, r0, r4
 8006e12:	19db      	adds	r3, r3, r7
 8006e14:	210f      	movs	r1, #15
 8006e16:	438a      	bics	r2, r1
 8006e18:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1c:	085b      	lsrs	r3, r3, #1
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	2207      	movs	r2, #7
 8006e22:	4013      	ands	r3, r2
 8006e24:	b299      	uxth	r1, r3
 8006e26:	1903      	adds	r3, r0, r4
 8006e28:	19db      	adds	r3, r3, r7
 8006e2a:	1902      	adds	r2, r0, r4
 8006e2c:	19d2      	adds	r2, r2, r7
 8006e2e:	8812      	ldrh	r2, [r2, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	1902      	adds	r2, r0, r4
 8006e3a:	19d2      	adds	r2, r2, r7
 8006e3c:	8812      	ldrh	r2, [r2, #0]
 8006e3e:	60da      	str	r2, [r3, #12]
 8006e40:	e05d      	b.n	8006efe <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006e42:	231a      	movs	r3, #26
 8006e44:	2218      	movs	r2, #24
 8006e46:	189b      	adds	r3, r3, r2
 8006e48:	19db      	adds	r3, r3, r7
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	701a      	strb	r2, [r3, #0]
 8006e4e:	e056      	b.n	8006efe <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e50:	231b      	movs	r3, #27
 8006e52:	2218      	movs	r2, #24
 8006e54:	189b      	adds	r3, r3, r2
 8006e56:	19db      	adds	r3, r3, r7
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	2b08      	cmp	r3, #8
 8006e5c:	d822      	bhi.n	8006ea4 <UART_SetConfig+0x4b0>
 8006e5e:	009a      	lsls	r2, r3, #2
 8006e60:	4b32      	ldr	r3, [pc, #200]	; (8006f2c <UART_SetConfig+0x538>)
 8006e62:	18d3      	adds	r3, r2, r3
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e68:	f7fe fda2 	bl	80059b0 <HAL_RCC_GetPCLK1Freq>
 8006e6c:	0003      	movs	r3, r0
 8006e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e70:	e021      	b.n	8006eb6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e72:	f7fe fdb3 	bl	80059dc <HAL_RCC_GetPCLK2Freq>
 8006e76:	0003      	movs	r3, r0
 8006e78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e7a:	e01c      	b.n	8006eb6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e7c:	4b28      	ldr	r3, [pc, #160]	; (8006f20 <UART_SetConfig+0x52c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2210      	movs	r2, #16
 8006e82:	4013      	ands	r3, r2
 8006e84:	d002      	beq.n	8006e8c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006e86:	4b27      	ldr	r3, [pc, #156]	; (8006f24 <UART_SetConfig+0x530>)
 8006e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e8a:	e014      	b.n	8006eb6 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006e8c:	4b26      	ldr	r3, [pc, #152]	; (8006f28 <UART_SetConfig+0x534>)
 8006e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e90:	e011      	b.n	8006eb6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e92:	f7fe fcdd 	bl	8005850 <HAL_RCC_GetSysClockFreq>
 8006e96:	0003      	movs	r3, r0
 8006e98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e9a:	e00c      	b.n	8006eb6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e9c:	2380      	movs	r3, #128	; 0x80
 8006e9e:	021b      	lsls	r3, r3, #8
 8006ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ea2:	e008      	b.n	8006eb6 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006ea8:	231a      	movs	r3, #26
 8006eaa:	2218      	movs	r2, #24
 8006eac:	189b      	adds	r3, r3, r2
 8006eae:	19db      	adds	r3, r3, r7
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	701a      	strb	r2, [r3, #0]
        break;
 8006eb4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d020      	beq.n	8006efe <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	085a      	lsrs	r2, r3, #1
 8006ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec4:	18d2      	adds	r2, r2, r3
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	0019      	movs	r1, r3
 8006ecc:	0010      	movs	r0, r2
 8006ece:	f7f9 f937 	bl	8000140 <__udivsi3>
 8006ed2:	0003      	movs	r3, r0
 8006ed4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed8:	2b0f      	cmp	r3, #15
 8006eda:	d90a      	bls.n	8006ef2 <UART_SetConfig+0x4fe>
 8006edc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ede:	2380      	movs	r3, #128	; 0x80
 8006ee0:	025b      	lsls	r3, r3, #9
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d205      	bcs.n	8006ef2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	60da      	str	r2, [r3, #12]
 8006ef0:	e005      	b.n	8006efe <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006ef2:	231a      	movs	r3, #26
 8006ef4:	2218      	movs	r2, #24
 8006ef6:	189b      	adds	r3, r3, r2
 8006ef8:	19db      	adds	r3, r3, r7
 8006efa:	2201      	movs	r2, #1
 8006efc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	2200      	movs	r2, #0
 8006f02:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	2200      	movs	r2, #0
 8006f08:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006f0a:	231a      	movs	r3, #26
 8006f0c:	2218      	movs	r2, #24
 8006f0e:	189b      	adds	r3, r3, r2
 8006f10:	19db      	adds	r3, r3, r7
 8006f12:	781b      	ldrb	r3, [r3, #0]
}
 8006f14:	0018      	movs	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	b00e      	add	sp, #56	; 0x38
 8006f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8006f1c:	0800bf3c 	.word	0x0800bf3c
 8006f20:	40021000 	.word	0x40021000
 8006f24:	003d0900 	.word	0x003d0900
 8006f28:	00f42400 	.word	0x00f42400
 8006f2c:	0800bf60 	.word	0x0800bf60

08006f30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	4013      	ands	r3, r2
 8006f40:	d00b      	beq.n	8006f5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	4a4a      	ldr	r2, [pc, #296]	; (8007074 <UART_AdvFeatureConfig+0x144>)
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	0019      	movs	r1, r3
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5e:	2202      	movs	r2, #2
 8006f60:	4013      	ands	r3, r2
 8006f62:	d00b      	beq.n	8006f7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	4a43      	ldr	r2, [pc, #268]	; (8007078 <UART_AdvFeatureConfig+0x148>)
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	0019      	movs	r1, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f80:	2204      	movs	r2, #4
 8006f82:	4013      	ands	r3, r2
 8006f84:	d00b      	beq.n	8006f9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	4a3b      	ldr	r2, [pc, #236]	; (800707c <UART_AdvFeatureConfig+0x14c>)
 8006f8e:	4013      	ands	r3, r2
 8006f90:	0019      	movs	r1, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa2:	2208      	movs	r2, #8
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	d00b      	beq.n	8006fc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	4a34      	ldr	r2, [pc, #208]	; (8007080 <UART_AdvFeatureConfig+0x150>)
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	0019      	movs	r1, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc4:	2210      	movs	r2, #16
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	d00b      	beq.n	8006fe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	4a2c      	ldr	r2, [pc, #176]	; (8007084 <UART_AdvFeatureConfig+0x154>)
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	0019      	movs	r1, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	430a      	orrs	r2, r1
 8006fe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	4013      	ands	r3, r2
 8006fea:	d00b      	beq.n	8007004 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	4a25      	ldr	r2, [pc, #148]	; (8007088 <UART_AdvFeatureConfig+0x158>)
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	0019      	movs	r1, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	430a      	orrs	r2, r1
 8007002:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007008:	2240      	movs	r2, #64	; 0x40
 800700a:	4013      	ands	r3, r2
 800700c:	d01d      	beq.n	800704a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	4a1d      	ldr	r2, [pc, #116]	; (800708c <UART_AdvFeatureConfig+0x15c>)
 8007016:	4013      	ands	r3, r2
 8007018:	0019      	movs	r1, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	430a      	orrs	r2, r1
 8007024:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800702a:	2380      	movs	r3, #128	; 0x80
 800702c:	035b      	lsls	r3, r3, #13
 800702e:	429a      	cmp	r2, r3
 8007030:	d10b      	bne.n	800704a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a15      	ldr	r2, [pc, #84]	; (8007090 <UART_AdvFeatureConfig+0x160>)
 800703a:	4013      	ands	r3, r2
 800703c:	0019      	movs	r1, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	2280      	movs	r2, #128	; 0x80
 8007050:	4013      	ands	r3, r2
 8007052:	d00b      	beq.n	800706c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4a0e      	ldr	r2, [pc, #56]	; (8007094 <UART_AdvFeatureConfig+0x164>)
 800705c:	4013      	ands	r3, r2
 800705e:	0019      	movs	r1, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	605a      	str	r2, [r3, #4]
  }
}
 800706c:	46c0      	nop			; (mov r8, r8)
 800706e:	46bd      	mov	sp, r7
 8007070:	b002      	add	sp, #8
 8007072:	bd80      	pop	{r7, pc}
 8007074:	fffdffff 	.word	0xfffdffff
 8007078:	fffeffff 	.word	0xfffeffff
 800707c:	fffbffff 	.word	0xfffbffff
 8007080:	ffff7fff 	.word	0xffff7fff
 8007084:	ffffefff 	.word	0xffffefff
 8007088:	ffffdfff 	.word	0xffffdfff
 800708c:	ffefffff 	.word	0xffefffff
 8007090:	ff9fffff 	.word	0xff9fffff
 8007094:	fff7ffff 	.word	0xfff7ffff

08007098 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b092      	sub	sp, #72	; 0x48
 800709c:	af02      	add	r7, sp, #8
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2284      	movs	r2, #132	; 0x84
 80070a4:	2100      	movs	r1, #0
 80070a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070a8:	f7fc fc9a 	bl	80039e0 <HAL_GetTick>
 80070ac:	0003      	movs	r3, r0
 80070ae:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2208      	movs	r2, #8
 80070b8:	4013      	ands	r3, r2
 80070ba:	2b08      	cmp	r3, #8
 80070bc:	d12c      	bne.n	8007118 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070c0:	2280      	movs	r2, #128	; 0x80
 80070c2:	0391      	lsls	r1, r2, #14
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	4a46      	ldr	r2, [pc, #280]	; (80071e0 <UART_CheckIdleState+0x148>)
 80070c8:	9200      	str	r2, [sp, #0]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f000 f88c 	bl	80071e8 <UART_WaitOnFlagUntilTimeout>
 80070d0:	1e03      	subs	r3, r0, #0
 80070d2:	d021      	beq.n	8007118 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070d4:	f3ef 8310 	mrs	r3, PRIMASK
 80070d8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80070da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80070dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80070de:	2301      	movs	r3, #1
 80070e0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e4:	f383 8810 	msr	PRIMASK, r3
}
 80070e8:	46c0      	nop			; (mov r8, r8)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2180      	movs	r1, #128	; 0x80
 80070f6:	438a      	bics	r2, r1
 80070f8:	601a      	str	r2, [r3, #0]
 80070fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007100:	f383 8810 	msr	PRIMASK, r3
}
 8007104:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2220      	movs	r2, #32
 800710a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2278      	movs	r2, #120	; 0x78
 8007110:	2100      	movs	r1, #0
 8007112:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e05f      	b.n	80071d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2204      	movs	r2, #4
 8007120:	4013      	ands	r3, r2
 8007122:	2b04      	cmp	r3, #4
 8007124:	d146      	bne.n	80071b4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007128:	2280      	movs	r2, #128	; 0x80
 800712a:	03d1      	lsls	r1, r2, #15
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	4a2c      	ldr	r2, [pc, #176]	; (80071e0 <UART_CheckIdleState+0x148>)
 8007130:	9200      	str	r2, [sp, #0]
 8007132:	2200      	movs	r2, #0
 8007134:	f000 f858 	bl	80071e8 <UART_WaitOnFlagUntilTimeout>
 8007138:	1e03      	subs	r3, r0, #0
 800713a:	d03b      	beq.n	80071b4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800713c:	f3ef 8310 	mrs	r3, PRIMASK
 8007140:	60fb      	str	r3, [r7, #12]
  return(result);
 8007142:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007144:	637b      	str	r3, [r7, #52]	; 0x34
 8007146:	2301      	movs	r3, #1
 8007148:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	f383 8810 	msr	PRIMASK, r3
}
 8007150:	46c0      	nop			; (mov r8, r8)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4921      	ldr	r1, [pc, #132]	; (80071e4 <UART_CheckIdleState+0x14c>)
 800715e:	400a      	ands	r2, r1
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007164:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	f383 8810 	msr	PRIMASK, r3
}
 800716c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800716e:	f3ef 8310 	mrs	r3, PRIMASK
 8007172:	61bb      	str	r3, [r7, #24]
  return(result);
 8007174:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007176:	633b      	str	r3, [r7, #48]	; 0x30
 8007178:	2301      	movs	r3, #1
 800717a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f383 8810 	msr	PRIMASK, r3
}
 8007182:	46c0      	nop			; (mov r8, r8)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2101      	movs	r1, #1
 8007190:	438a      	bics	r2, r1
 8007192:	609a      	str	r2, [r3, #8]
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	f383 8810 	msr	PRIMASK, r3
}
 800719e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2280      	movs	r2, #128	; 0x80
 80071a4:	2120      	movs	r1, #32
 80071a6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2278      	movs	r2, #120	; 0x78
 80071ac:	2100      	movs	r1, #0
 80071ae:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e011      	b.n	80071d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2220      	movs	r2, #32
 80071b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2280      	movs	r2, #128	; 0x80
 80071be:	2120      	movs	r1, #32
 80071c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2278      	movs	r2, #120	; 0x78
 80071d2:	2100      	movs	r1, #0
 80071d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	0018      	movs	r0, r3
 80071da:	46bd      	mov	sp, r7
 80071dc:	b010      	add	sp, #64	; 0x40
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	01ffffff 	.word	0x01ffffff
 80071e4:	fffffedf 	.word	0xfffffedf

080071e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	603b      	str	r3, [r7, #0]
 80071f4:	1dfb      	adds	r3, r7, #7
 80071f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071f8:	e04b      	b.n	8007292 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	3301      	adds	r3, #1
 80071fe:	d048      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007200:	f7fc fbee 	bl	80039e0 <HAL_GetTick>
 8007204:	0002      	movs	r2, r0
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	69ba      	ldr	r2, [r7, #24]
 800720c:	429a      	cmp	r2, r3
 800720e:	d302      	bcc.n	8007216 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d101      	bne.n	800721a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007216:	2303      	movs	r3, #3
 8007218:	e04b      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2204      	movs	r2, #4
 8007222:	4013      	ands	r3, r2
 8007224:	d035      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	69db      	ldr	r3, [r3, #28]
 800722c:	2208      	movs	r2, #8
 800722e:	4013      	ands	r3, r2
 8007230:	2b08      	cmp	r3, #8
 8007232:	d111      	bne.n	8007258 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2208      	movs	r2, #8
 800723a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	0018      	movs	r0, r3
 8007240:	f000 f83c 	bl	80072bc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2284      	movs	r2, #132	; 0x84
 8007248:	2108      	movs	r1, #8
 800724a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2278      	movs	r2, #120	; 0x78
 8007250:	2100      	movs	r1, #0
 8007252:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e02c      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69da      	ldr	r2, [r3, #28]
 800725e:	2380      	movs	r3, #128	; 0x80
 8007260:	011b      	lsls	r3, r3, #4
 8007262:	401a      	ands	r2, r3
 8007264:	2380      	movs	r3, #128	; 0x80
 8007266:	011b      	lsls	r3, r3, #4
 8007268:	429a      	cmp	r2, r3
 800726a:	d112      	bne.n	8007292 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2280      	movs	r2, #128	; 0x80
 8007272:	0112      	lsls	r2, r2, #4
 8007274:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	0018      	movs	r0, r3
 800727a:	f000 f81f 	bl	80072bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2284      	movs	r2, #132	; 0x84
 8007282:	2120      	movs	r1, #32
 8007284:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2278      	movs	r2, #120	; 0x78
 800728a:	2100      	movs	r1, #0
 800728c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e00f      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	4013      	ands	r3, r2
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	425a      	negs	r2, r3
 80072a2:	4153      	adcs	r3, r2
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	001a      	movs	r2, r3
 80072a8:	1dfb      	adds	r3, r7, #7
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d0a4      	beq.n	80071fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	0018      	movs	r0, r3
 80072b4:	46bd      	mov	sp, r7
 80072b6:	b004      	add	sp, #16
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b08e      	sub	sp, #56	; 0x38
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072c4:	f3ef 8310 	mrs	r3, PRIMASK
 80072c8:	617b      	str	r3, [r7, #20]
  return(result);
 80072ca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072cc:	637b      	str	r3, [r7, #52]	; 0x34
 80072ce:	2301      	movs	r3, #1
 80072d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	f383 8810 	msr	PRIMASK, r3
}
 80072d8:	46c0      	nop			; (mov r8, r8)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4926      	ldr	r1, [pc, #152]	; (8007380 <UART_EndRxTransfer+0xc4>)
 80072e6:	400a      	ands	r2, r1
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	f383 8810 	msr	PRIMASK, r3
}
 80072f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072f6:	f3ef 8310 	mrs	r3, PRIMASK
 80072fa:	623b      	str	r3, [r7, #32]
  return(result);
 80072fc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072fe:	633b      	str	r3, [r7, #48]	; 0x30
 8007300:	2301      	movs	r3, #1
 8007302:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	f383 8810 	msr	PRIMASK, r3
}
 800730a:	46c0      	nop			; (mov r8, r8)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	689a      	ldr	r2, [r3, #8]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2101      	movs	r1, #1
 8007318:	438a      	bics	r2, r1
 800731a:	609a      	str	r2, [r3, #8]
 800731c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007322:	f383 8810 	msr	PRIMASK, r3
}
 8007326:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800732c:	2b01      	cmp	r3, #1
 800732e:	d118      	bne.n	8007362 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007330:	f3ef 8310 	mrs	r3, PRIMASK
 8007334:	60bb      	str	r3, [r7, #8]
  return(result);
 8007336:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007338:	62fb      	str	r3, [r7, #44]	; 0x2c
 800733a:	2301      	movs	r3, #1
 800733c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f383 8810 	msr	PRIMASK, r3
}
 8007344:	46c0      	nop			; (mov r8, r8)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2110      	movs	r1, #16
 8007352:	438a      	bics	r2, r1
 8007354:	601a      	str	r2, [r3, #0]
 8007356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007358:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	f383 8810 	msr	PRIMASK, r3
}
 8007360:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2280      	movs	r2, #128	; 0x80
 8007366:	2120      	movs	r1, #32
 8007368:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007376:	46c0      	nop			; (mov r8, r8)
 8007378:	46bd      	mov	sp, r7
 800737a:	b00e      	add	sp, #56	; 0x38
 800737c:	bd80      	pop	{r7, pc}
 800737e:	46c0      	nop			; (mov r8, r8)
 8007380:	fffffedf 	.word	0xfffffedf

08007384 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007390:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	225a      	movs	r2, #90	; 0x5a
 8007396:	2100      	movs	r1, #0
 8007398:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2252      	movs	r2, #82	; 0x52
 800739e:	2100      	movs	r1, #0
 80073a0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	0018      	movs	r0, r3
 80073a6:	f7ff fb11 	bl	80069cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073aa:	46c0      	nop			; (mov r8, r8)
 80073ac:	46bd      	mov	sp, r7
 80073ae:	b004      	add	sp, #16
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b08a      	sub	sp, #40	; 0x28
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073be:	2b21      	cmp	r3, #33	; 0x21
 80073c0:	d14c      	bne.n	800745c <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2252      	movs	r2, #82	; 0x52
 80073c6:	5a9b      	ldrh	r3, [r3, r2]
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d132      	bne.n	8007434 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073ce:	f3ef 8310 	mrs	r3, PRIMASK
 80073d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80073d4:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80073d6:	627b      	str	r3, [r7, #36]	; 0x24
 80073d8:	2301      	movs	r3, #1
 80073da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f383 8810 	msr	PRIMASK, r3
}
 80073e2:	46c0      	nop			; (mov r8, r8)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2180      	movs	r1, #128	; 0x80
 80073f0:	438a      	bics	r2, r1
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	f383 8810 	msr	PRIMASK, r3
}
 80073fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007400:	f3ef 8310 	mrs	r3, PRIMASK
 8007404:	617b      	str	r3, [r7, #20]
  return(result);
 8007406:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007408:	623b      	str	r3, [r7, #32]
 800740a:	2301      	movs	r3, #1
 800740c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	f383 8810 	msr	PRIMASK, r3
}
 8007414:	46c0      	nop			; (mov r8, r8)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2140      	movs	r1, #64	; 0x40
 8007422:	430a      	orrs	r2, r1
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	f383 8810 	msr	PRIMASK, r3
}
 8007430:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007432:	e013      	b.n	800745c <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007438:	781a      	ldrb	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007444:	1c5a      	adds	r2, r3, #1
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2252      	movs	r2, #82	; 0x52
 800744e:	5a9b      	ldrh	r3, [r3, r2]
 8007450:	b29b      	uxth	r3, r3
 8007452:	3b01      	subs	r3, #1
 8007454:	b299      	uxth	r1, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2252      	movs	r2, #82	; 0x52
 800745a:	5299      	strh	r1, [r3, r2]
}
 800745c:	46c0      	nop			; (mov r8, r8)
 800745e:	46bd      	mov	sp, r7
 8007460:	b00a      	add	sp, #40	; 0x28
 8007462:	bd80      	pop	{r7, pc}

08007464 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b08c      	sub	sp, #48	; 0x30
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007470:	2b21      	cmp	r3, #33	; 0x21
 8007472:	d151      	bne.n	8007518 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2252      	movs	r2, #82	; 0x52
 8007478:	5a9b      	ldrh	r3, [r3, r2]
 800747a:	b29b      	uxth	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d132      	bne.n	80074e6 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007480:	f3ef 8310 	mrs	r3, PRIMASK
 8007484:	60fb      	str	r3, [r7, #12]
  return(result);
 8007486:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007488:	62bb      	str	r3, [r7, #40]	; 0x28
 800748a:	2301      	movs	r3, #1
 800748c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f383 8810 	msr	PRIMASK, r3
}
 8007494:	46c0      	nop			; (mov r8, r8)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2180      	movs	r1, #128	; 0x80
 80074a2:	438a      	bics	r2, r1
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f383 8810 	msr	PRIMASK, r3
}
 80074b0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b2:	f3ef 8310 	mrs	r3, PRIMASK
 80074b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80074b8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074ba:	627b      	str	r3, [r7, #36]	; 0x24
 80074bc:	2301      	movs	r3, #1
 80074be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f383 8810 	msr	PRIMASK, r3
}
 80074c6:	46c0      	nop			; (mov r8, r8)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2140      	movs	r1, #64	; 0x40
 80074d4:	430a      	orrs	r2, r1
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	f383 8810 	msr	PRIMASK, r3
}
 80074e2:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80074e4:	e018      	b.n	8007518 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80074ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ee:	881b      	ldrh	r3, [r3, #0]
 80074f0:	001a      	movs	r2, r3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	05d2      	lsls	r2, r2, #23
 80074f8:	0dd2      	lsrs	r2, r2, #23
 80074fa:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007500:	1c9a      	adds	r2, r3, #2
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2252      	movs	r2, #82	; 0x52
 800750a:	5a9b      	ldrh	r3, [r3, r2]
 800750c:	b29b      	uxth	r3, r3
 800750e:	3b01      	subs	r3, #1
 8007510:	b299      	uxth	r1, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2252      	movs	r2, #82	; 0x52
 8007516:	5299      	strh	r1, [r3, r2]
}
 8007518:	46c0      	nop			; (mov r8, r8)
 800751a:	46bd      	mov	sp, r7
 800751c:	b00c      	add	sp, #48	; 0x30
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007528:	f3ef 8310 	mrs	r3, PRIMASK
 800752c:	60bb      	str	r3, [r7, #8]
  return(result);
 800752e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007530:	617b      	str	r3, [r7, #20]
 8007532:	2301      	movs	r3, #1
 8007534:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f383 8810 	msr	PRIMASK, r3
}
 800753c:	46c0      	nop			; (mov r8, r8)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	2140      	movs	r1, #64	; 0x40
 800754a:	438a      	bics	r2, r1
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	f383 8810 	msr	PRIMASK, r3
}
 8007558:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2220      	movs	r2, #32
 800755e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	0018      	movs	r0, r3
 800756a:	f7ff fa27 	bl	80069bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800756e:	46c0      	nop			; (mov r8, r8)
 8007570:	46bd      	mov	sp, r7
 8007572:	b006      	add	sp, #24
 8007574:	bd80      	pop	{r7, pc}

08007576 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b082      	sub	sp, #8
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800757e:	46c0      	nop			; (mov r8, r8)
 8007580:	46bd      	mov	sp, r7
 8007582:	b002      	add	sp, #8
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <sulp>:
 8007588:	b570      	push	{r4, r5, r6, lr}
 800758a:	0016      	movs	r6, r2
 800758c:	000d      	movs	r5, r1
 800758e:	f003 fe5d 	bl	800b24c <__ulp>
 8007592:	2e00      	cmp	r6, #0
 8007594:	d00d      	beq.n	80075b2 <sulp+0x2a>
 8007596:	236b      	movs	r3, #107	; 0x6b
 8007598:	006a      	lsls	r2, r5, #1
 800759a:	0d52      	lsrs	r2, r2, #21
 800759c:	1a9b      	subs	r3, r3, r2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	dd07      	ble.n	80075b2 <sulp+0x2a>
 80075a2:	2400      	movs	r4, #0
 80075a4:	4a03      	ldr	r2, [pc, #12]	; (80075b4 <sulp+0x2c>)
 80075a6:	051b      	lsls	r3, r3, #20
 80075a8:	189d      	adds	r5, r3, r2
 80075aa:	002b      	movs	r3, r5
 80075ac:	0022      	movs	r2, r4
 80075ae:	f7fa fa1f 	bl	80019f0 <__aeabi_dmul>
 80075b2:	bd70      	pop	{r4, r5, r6, pc}
 80075b4:	3ff00000 	.word	0x3ff00000

080075b8 <_strtod_l>:
 80075b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ba:	b0a1      	sub	sp, #132	; 0x84
 80075bc:	9219      	str	r2, [sp, #100]	; 0x64
 80075be:	2200      	movs	r2, #0
 80075c0:	2600      	movs	r6, #0
 80075c2:	2700      	movs	r7, #0
 80075c4:	9004      	str	r0, [sp, #16]
 80075c6:	9107      	str	r1, [sp, #28]
 80075c8:	921c      	str	r2, [sp, #112]	; 0x70
 80075ca:	911b      	str	r1, [sp, #108]	; 0x6c
 80075cc:	780a      	ldrb	r2, [r1, #0]
 80075ce:	2a2b      	cmp	r2, #43	; 0x2b
 80075d0:	d055      	beq.n	800767e <_strtod_l+0xc6>
 80075d2:	d841      	bhi.n	8007658 <_strtod_l+0xa0>
 80075d4:	2a0d      	cmp	r2, #13
 80075d6:	d83b      	bhi.n	8007650 <_strtod_l+0x98>
 80075d8:	2a08      	cmp	r2, #8
 80075da:	d83b      	bhi.n	8007654 <_strtod_l+0x9c>
 80075dc:	2a00      	cmp	r2, #0
 80075de:	d044      	beq.n	800766a <_strtod_l+0xb2>
 80075e0:	2200      	movs	r2, #0
 80075e2:	920f      	str	r2, [sp, #60]	; 0x3c
 80075e4:	2100      	movs	r1, #0
 80075e6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80075e8:	9109      	str	r1, [sp, #36]	; 0x24
 80075ea:	782a      	ldrb	r2, [r5, #0]
 80075ec:	2a30      	cmp	r2, #48	; 0x30
 80075ee:	d000      	beq.n	80075f2 <_strtod_l+0x3a>
 80075f0:	e085      	b.n	80076fe <_strtod_l+0x146>
 80075f2:	786a      	ldrb	r2, [r5, #1]
 80075f4:	3120      	adds	r1, #32
 80075f6:	438a      	bics	r2, r1
 80075f8:	2a58      	cmp	r2, #88	; 0x58
 80075fa:	d000      	beq.n	80075fe <_strtod_l+0x46>
 80075fc:	e075      	b.n	80076ea <_strtod_l+0x132>
 80075fe:	9302      	str	r3, [sp, #8]
 8007600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007602:	4a97      	ldr	r2, [pc, #604]	; (8007860 <_strtod_l+0x2a8>)
 8007604:	9301      	str	r3, [sp, #4]
 8007606:	ab1c      	add	r3, sp, #112	; 0x70
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	9804      	ldr	r0, [sp, #16]
 800760c:	ab1d      	add	r3, sp, #116	; 0x74
 800760e:	a91b      	add	r1, sp, #108	; 0x6c
 8007610:	f002 fed4 	bl	800a3bc <__gethex>
 8007614:	230f      	movs	r3, #15
 8007616:	0002      	movs	r2, r0
 8007618:	401a      	ands	r2, r3
 800761a:	0004      	movs	r4, r0
 800761c:	9205      	str	r2, [sp, #20]
 800761e:	4218      	tst	r0, r3
 8007620:	d005      	beq.n	800762e <_strtod_l+0x76>
 8007622:	2a06      	cmp	r2, #6
 8007624:	d12d      	bne.n	8007682 <_strtod_l+0xca>
 8007626:	1c6b      	adds	r3, r5, #1
 8007628:	931b      	str	r3, [sp, #108]	; 0x6c
 800762a:	2300      	movs	r3, #0
 800762c:	930f      	str	r3, [sp, #60]	; 0x3c
 800762e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <_strtod_l+0x82>
 8007634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007636:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007638:	6013      	str	r3, [r2, #0]
 800763a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800763c:	2b00      	cmp	r3, #0
 800763e:	d01b      	beq.n	8007678 <_strtod_l+0xc0>
 8007640:	2380      	movs	r3, #128	; 0x80
 8007642:	0032      	movs	r2, r6
 8007644:	061b      	lsls	r3, r3, #24
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	0010      	movs	r0, r2
 800764a:	0019      	movs	r1, r3
 800764c:	b021      	add	sp, #132	; 0x84
 800764e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007650:	2a20      	cmp	r2, #32
 8007652:	d1c5      	bne.n	80075e0 <_strtod_l+0x28>
 8007654:	3101      	adds	r1, #1
 8007656:	e7b8      	b.n	80075ca <_strtod_l+0x12>
 8007658:	2a2d      	cmp	r2, #45	; 0x2d
 800765a:	d1c1      	bne.n	80075e0 <_strtod_l+0x28>
 800765c:	3a2c      	subs	r2, #44	; 0x2c
 800765e:	920f      	str	r2, [sp, #60]	; 0x3c
 8007660:	1c4a      	adds	r2, r1, #1
 8007662:	921b      	str	r2, [sp, #108]	; 0x6c
 8007664:	784a      	ldrb	r2, [r1, #1]
 8007666:	2a00      	cmp	r2, #0
 8007668:	d1bc      	bne.n	80075e4 <_strtod_l+0x2c>
 800766a:	9b07      	ldr	r3, [sp, #28]
 800766c:	931b      	str	r3, [sp, #108]	; 0x6c
 800766e:	2300      	movs	r3, #0
 8007670:	930f      	str	r3, [sp, #60]	; 0x3c
 8007672:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1dd      	bne.n	8007634 <_strtod_l+0x7c>
 8007678:	0032      	movs	r2, r6
 800767a:	003b      	movs	r3, r7
 800767c:	e7e4      	b.n	8007648 <_strtod_l+0x90>
 800767e:	2200      	movs	r2, #0
 8007680:	e7ed      	b.n	800765e <_strtod_l+0xa6>
 8007682:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007684:	2a00      	cmp	r2, #0
 8007686:	d007      	beq.n	8007698 <_strtod_l+0xe0>
 8007688:	2135      	movs	r1, #53	; 0x35
 800768a:	a81e      	add	r0, sp, #120	; 0x78
 800768c:	f003 fecf 	bl	800b42e <__copybits>
 8007690:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007692:	9804      	ldr	r0, [sp, #16]
 8007694:	f003 fa98 	bl	800abc8 <_Bfree>
 8007698:	9805      	ldr	r0, [sp, #20]
 800769a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800769c:	3801      	subs	r0, #1
 800769e:	2804      	cmp	r0, #4
 80076a0:	d806      	bhi.n	80076b0 <_strtod_l+0xf8>
 80076a2:	f7f8 fd39 	bl	8000118 <__gnu_thumb1_case_uqi>
 80076a6:	0312      	.short	0x0312
 80076a8:	1e1c      	.short	0x1e1c
 80076aa:	12          	.byte	0x12
 80076ab:	00          	.byte	0x00
 80076ac:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80076ae:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80076b0:	05e4      	lsls	r4, r4, #23
 80076b2:	d502      	bpl.n	80076ba <_strtod_l+0x102>
 80076b4:	2380      	movs	r3, #128	; 0x80
 80076b6:	061b      	lsls	r3, r3, #24
 80076b8:	431f      	orrs	r7, r3
 80076ba:	4b6a      	ldr	r3, [pc, #424]	; (8007864 <_strtod_l+0x2ac>)
 80076bc:	423b      	tst	r3, r7
 80076be:	d1b6      	bne.n	800762e <_strtod_l+0x76>
 80076c0:	f001 fede 	bl	8009480 <__errno>
 80076c4:	2322      	movs	r3, #34	; 0x22
 80076c6:	6003      	str	r3, [r0, #0]
 80076c8:	e7b1      	b.n	800762e <_strtod_l+0x76>
 80076ca:	4967      	ldr	r1, [pc, #412]	; (8007868 <_strtod_l+0x2b0>)
 80076cc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80076ce:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80076d0:	400a      	ands	r2, r1
 80076d2:	4966      	ldr	r1, [pc, #408]	; (800786c <_strtod_l+0x2b4>)
 80076d4:	185b      	adds	r3, r3, r1
 80076d6:	051b      	lsls	r3, r3, #20
 80076d8:	431a      	orrs	r2, r3
 80076da:	0017      	movs	r7, r2
 80076dc:	e7e8      	b.n	80076b0 <_strtod_l+0xf8>
 80076de:	4f61      	ldr	r7, [pc, #388]	; (8007864 <_strtod_l+0x2ac>)
 80076e0:	e7e6      	b.n	80076b0 <_strtod_l+0xf8>
 80076e2:	2601      	movs	r6, #1
 80076e4:	4f62      	ldr	r7, [pc, #392]	; (8007870 <_strtod_l+0x2b8>)
 80076e6:	4276      	negs	r6, r6
 80076e8:	e7e2      	b.n	80076b0 <_strtod_l+0xf8>
 80076ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	921b      	str	r2, [sp, #108]	; 0x6c
 80076f0:	785b      	ldrb	r3, [r3, #1]
 80076f2:	2b30      	cmp	r3, #48	; 0x30
 80076f4:	d0f9      	beq.n	80076ea <_strtod_l+0x132>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d099      	beq.n	800762e <_strtod_l+0x76>
 80076fa:	2301      	movs	r3, #1
 80076fc:	9309      	str	r3, [sp, #36]	; 0x24
 80076fe:	2500      	movs	r5, #0
 8007700:	220a      	movs	r2, #10
 8007702:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007704:	950d      	str	r5, [sp, #52]	; 0x34
 8007706:	9310      	str	r3, [sp, #64]	; 0x40
 8007708:	9508      	str	r5, [sp, #32]
 800770a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800770c:	7804      	ldrb	r4, [r0, #0]
 800770e:	0023      	movs	r3, r4
 8007710:	3b30      	subs	r3, #48	; 0x30
 8007712:	b2d9      	uxtb	r1, r3
 8007714:	2909      	cmp	r1, #9
 8007716:	d927      	bls.n	8007768 <_strtod_l+0x1b0>
 8007718:	2201      	movs	r2, #1
 800771a:	4956      	ldr	r1, [pc, #344]	; (8007874 <_strtod_l+0x2bc>)
 800771c:	f001 fe4c 	bl	80093b8 <strncmp>
 8007720:	2800      	cmp	r0, #0
 8007722:	d031      	beq.n	8007788 <_strtod_l+0x1d0>
 8007724:	2000      	movs	r0, #0
 8007726:	0023      	movs	r3, r4
 8007728:	4684      	mov	ip, r0
 800772a:	9a08      	ldr	r2, [sp, #32]
 800772c:	900c      	str	r0, [sp, #48]	; 0x30
 800772e:	9205      	str	r2, [sp, #20]
 8007730:	2220      	movs	r2, #32
 8007732:	0019      	movs	r1, r3
 8007734:	4391      	bics	r1, r2
 8007736:	000a      	movs	r2, r1
 8007738:	2100      	movs	r1, #0
 800773a:	9106      	str	r1, [sp, #24]
 800773c:	2a45      	cmp	r2, #69	; 0x45
 800773e:	d000      	beq.n	8007742 <_strtod_l+0x18a>
 8007740:	e0c2      	b.n	80078c8 <_strtod_l+0x310>
 8007742:	9b05      	ldr	r3, [sp, #20]
 8007744:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007746:	4303      	orrs	r3, r0
 8007748:	4313      	orrs	r3, r2
 800774a:	428b      	cmp	r3, r1
 800774c:	d08d      	beq.n	800766a <_strtod_l+0xb2>
 800774e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007750:	9307      	str	r3, [sp, #28]
 8007752:	3301      	adds	r3, #1
 8007754:	931b      	str	r3, [sp, #108]	; 0x6c
 8007756:	9b07      	ldr	r3, [sp, #28]
 8007758:	785b      	ldrb	r3, [r3, #1]
 800775a:	2b2b      	cmp	r3, #43	; 0x2b
 800775c:	d071      	beq.n	8007842 <_strtod_l+0x28a>
 800775e:	000c      	movs	r4, r1
 8007760:	2b2d      	cmp	r3, #45	; 0x2d
 8007762:	d174      	bne.n	800784e <_strtod_l+0x296>
 8007764:	2401      	movs	r4, #1
 8007766:	e06d      	b.n	8007844 <_strtod_l+0x28c>
 8007768:	9908      	ldr	r1, [sp, #32]
 800776a:	2908      	cmp	r1, #8
 800776c:	dc09      	bgt.n	8007782 <_strtod_l+0x1ca>
 800776e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007770:	4351      	muls	r1, r2
 8007772:	185b      	adds	r3, r3, r1
 8007774:	930d      	str	r3, [sp, #52]	; 0x34
 8007776:	9b08      	ldr	r3, [sp, #32]
 8007778:	3001      	adds	r0, #1
 800777a:	3301      	adds	r3, #1
 800777c:	9308      	str	r3, [sp, #32]
 800777e:	901b      	str	r0, [sp, #108]	; 0x6c
 8007780:	e7c3      	b.n	800770a <_strtod_l+0x152>
 8007782:	4355      	muls	r5, r2
 8007784:	195d      	adds	r5, r3, r5
 8007786:	e7f6      	b.n	8007776 <_strtod_l+0x1be>
 8007788:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	921b      	str	r2, [sp, #108]	; 0x6c
 800778e:	9a08      	ldr	r2, [sp, #32]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2a00      	cmp	r2, #0
 8007794:	d03a      	beq.n	800780c <_strtod_l+0x254>
 8007796:	900c      	str	r0, [sp, #48]	; 0x30
 8007798:	9205      	str	r2, [sp, #20]
 800779a:	001a      	movs	r2, r3
 800779c:	3a30      	subs	r2, #48	; 0x30
 800779e:	2a09      	cmp	r2, #9
 80077a0:	d912      	bls.n	80077c8 <_strtod_l+0x210>
 80077a2:	2201      	movs	r2, #1
 80077a4:	4694      	mov	ip, r2
 80077a6:	e7c3      	b.n	8007730 <_strtod_l+0x178>
 80077a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80077aa:	3001      	adds	r0, #1
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	921b      	str	r2, [sp, #108]	; 0x6c
 80077b0:	785b      	ldrb	r3, [r3, #1]
 80077b2:	2b30      	cmp	r3, #48	; 0x30
 80077b4:	d0f8      	beq.n	80077a8 <_strtod_l+0x1f0>
 80077b6:	001a      	movs	r2, r3
 80077b8:	3a31      	subs	r2, #49	; 0x31
 80077ba:	2a08      	cmp	r2, #8
 80077bc:	d83c      	bhi.n	8007838 <_strtod_l+0x280>
 80077be:	900c      	str	r0, [sp, #48]	; 0x30
 80077c0:	2000      	movs	r0, #0
 80077c2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80077c4:	9005      	str	r0, [sp, #20]
 80077c6:	9210      	str	r2, [sp, #64]	; 0x40
 80077c8:	001a      	movs	r2, r3
 80077ca:	1c41      	adds	r1, r0, #1
 80077cc:	3a30      	subs	r2, #48	; 0x30
 80077ce:	2b30      	cmp	r3, #48	; 0x30
 80077d0:	d016      	beq.n	8007800 <_strtod_l+0x248>
 80077d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077d4:	185b      	adds	r3, r3, r1
 80077d6:	930c      	str	r3, [sp, #48]	; 0x30
 80077d8:	9b05      	ldr	r3, [sp, #20]
 80077da:	210a      	movs	r1, #10
 80077dc:	469c      	mov	ip, r3
 80077de:	4484      	add	ip, r0
 80077e0:	4563      	cmp	r3, ip
 80077e2:	d115      	bne.n	8007810 <_strtod_l+0x258>
 80077e4:	9905      	ldr	r1, [sp, #20]
 80077e6:	9b05      	ldr	r3, [sp, #20]
 80077e8:	3101      	adds	r1, #1
 80077ea:	1809      	adds	r1, r1, r0
 80077ec:	181b      	adds	r3, r3, r0
 80077ee:	9105      	str	r1, [sp, #20]
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	dc19      	bgt.n	8007828 <_strtod_l+0x270>
 80077f4:	230a      	movs	r3, #10
 80077f6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80077f8:	434b      	muls	r3, r1
 80077fa:	2100      	movs	r1, #0
 80077fc:	18d3      	adds	r3, r2, r3
 80077fe:	930d      	str	r3, [sp, #52]	; 0x34
 8007800:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007802:	0008      	movs	r0, r1
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	921b      	str	r2, [sp, #108]	; 0x6c
 8007808:	785b      	ldrb	r3, [r3, #1]
 800780a:	e7c6      	b.n	800779a <_strtod_l+0x1e2>
 800780c:	9808      	ldr	r0, [sp, #32]
 800780e:	e7d0      	b.n	80077b2 <_strtod_l+0x1fa>
 8007810:	1c5c      	adds	r4, r3, #1
 8007812:	2b08      	cmp	r3, #8
 8007814:	dc04      	bgt.n	8007820 <_strtod_l+0x268>
 8007816:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007818:	434b      	muls	r3, r1
 800781a:	930d      	str	r3, [sp, #52]	; 0x34
 800781c:	0023      	movs	r3, r4
 800781e:	e7df      	b.n	80077e0 <_strtod_l+0x228>
 8007820:	2c10      	cmp	r4, #16
 8007822:	dcfb      	bgt.n	800781c <_strtod_l+0x264>
 8007824:	434d      	muls	r5, r1
 8007826:	e7f9      	b.n	800781c <_strtod_l+0x264>
 8007828:	9b05      	ldr	r3, [sp, #20]
 800782a:	2100      	movs	r1, #0
 800782c:	2b10      	cmp	r3, #16
 800782e:	dce7      	bgt.n	8007800 <_strtod_l+0x248>
 8007830:	230a      	movs	r3, #10
 8007832:	435d      	muls	r5, r3
 8007834:	1955      	adds	r5, r2, r5
 8007836:	e7e3      	b.n	8007800 <_strtod_l+0x248>
 8007838:	2200      	movs	r2, #0
 800783a:	920c      	str	r2, [sp, #48]	; 0x30
 800783c:	9205      	str	r2, [sp, #20]
 800783e:	3201      	adds	r2, #1
 8007840:	e7b0      	b.n	80077a4 <_strtod_l+0x1ec>
 8007842:	2400      	movs	r4, #0
 8007844:	9b07      	ldr	r3, [sp, #28]
 8007846:	3302      	adds	r3, #2
 8007848:	931b      	str	r3, [sp, #108]	; 0x6c
 800784a:	9b07      	ldr	r3, [sp, #28]
 800784c:	789b      	ldrb	r3, [r3, #2]
 800784e:	001a      	movs	r2, r3
 8007850:	3a30      	subs	r2, #48	; 0x30
 8007852:	2a09      	cmp	r2, #9
 8007854:	d914      	bls.n	8007880 <_strtod_l+0x2c8>
 8007856:	9a07      	ldr	r2, [sp, #28]
 8007858:	921b      	str	r2, [sp, #108]	; 0x6c
 800785a:	2200      	movs	r2, #0
 800785c:	e033      	b.n	80078c6 <_strtod_l+0x30e>
 800785e:	46c0      	nop			; (mov r8, r8)
 8007860:	0800bf88 	.word	0x0800bf88
 8007864:	7ff00000 	.word	0x7ff00000
 8007868:	ffefffff 	.word	0xffefffff
 800786c:	00000433 	.word	0x00000433
 8007870:	7fffffff 	.word	0x7fffffff
 8007874:	0800bf84 	.word	0x0800bf84
 8007878:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	921b      	str	r2, [sp, #108]	; 0x6c
 800787e:	785b      	ldrb	r3, [r3, #1]
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	d0f9      	beq.n	8007878 <_strtod_l+0x2c0>
 8007884:	2200      	movs	r2, #0
 8007886:	9206      	str	r2, [sp, #24]
 8007888:	001a      	movs	r2, r3
 800788a:	3a31      	subs	r2, #49	; 0x31
 800788c:	2a08      	cmp	r2, #8
 800788e:	d81b      	bhi.n	80078c8 <_strtod_l+0x310>
 8007890:	3b30      	subs	r3, #48	; 0x30
 8007892:	930e      	str	r3, [sp, #56]	; 0x38
 8007894:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007896:	9306      	str	r3, [sp, #24]
 8007898:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800789a:	1c59      	adds	r1, r3, #1
 800789c:	911b      	str	r1, [sp, #108]	; 0x6c
 800789e:	785b      	ldrb	r3, [r3, #1]
 80078a0:	001a      	movs	r2, r3
 80078a2:	3a30      	subs	r2, #48	; 0x30
 80078a4:	2a09      	cmp	r2, #9
 80078a6:	d93a      	bls.n	800791e <_strtod_l+0x366>
 80078a8:	9a06      	ldr	r2, [sp, #24]
 80078aa:	1a8a      	subs	r2, r1, r2
 80078ac:	49b2      	ldr	r1, [pc, #712]	; (8007b78 <_strtod_l+0x5c0>)
 80078ae:	9106      	str	r1, [sp, #24]
 80078b0:	2a08      	cmp	r2, #8
 80078b2:	dc04      	bgt.n	80078be <_strtod_l+0x306>
 80078b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078b6:	9206      	str	r2, [sp, #24]
 80078b8:	428a      	cmp	r2, r1
 80078ba:	dd00      	ble.n	80078be <_strtod_l+0x306>
 80078bc:	9106      	str	r1, [sp, #24]
 80078be:	2c00      	cmp	r4, #0
 80078c0:	d002      	beq.n	80078c8 <_strtod_l+0x310>
 80078c2:	9a06      	ldr	r2, [sp, #24]
 80078c4:	4252      	negs	r2, r2
 80078c6:	9206      	str	r2, [sp, #24]
 80078c8:	9a05      	ldr	r2, [sp, #20]
 80078ca:	2a00      	cmp	r2, #0
 80078cc:	d14d      	bne.n	800796a <_strtod_l+0x3b2>
 80078ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078d0:	4310      	orrs	r0, r2
 80078d2:	d000      	beq.n	80078d6 <_strtod_l+0x31e>
 80078d4:	e6ab      	b.n	800762e <_strtod_l+0x76>
 80078d6:	4662      	mov	r2, ip
 80078d8:	2a00      	cmp	r2, #0
 80078da:	d000      	beq.n	80078de <_strtod_l+0x326>
 80078dc:	e6c5      	b.n	800766a <_strtod_l+0xb2>
 80078de:	2b69      	cmp	r3, #105	; 0x69
 80078e0:	d027      	beq.n	8007932 <_strtod_l+0x37a>
 80078e2:	dc23      	bgt.n	800792c <_strtod_l+0x374>
 80078e4:	2b49      	cmp	r3, #73	; 0x49
 80078e6:	d024      	beq.n	8007932 <_strtod_l+0x37a>
 80078e8:	2b4e      	cmp	r3, #78	; 0x4e
 80078ea:	d000      	beq.n	80078ee <_strtod_l+0x336>
 80078ec:	e6bd      	b.n	800766a <_strtod_l+0xb2>
 80078ee:	49a3      	ldr	r1, [pc, #652]	; (8007b7c <_strtod_l+0x5c4>)
 80078f0:	a81b      	add	r0, sp, #108	; 0x6c
 80078f2:	f002 ff99 	bl	800a828 <__match>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	d100      	bne.n	80078fc <_strtod_l+0x344>
 80078fa:	e6b6      	b.n	800766a <_strtod_l+0xb2>
 80078fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	2b28      	cmp	r3, #40	; 0x28
 8007902:	d12c      	bne.n	800795e <_strtod_l+0x3a6>
 8007904:	499e      	ldr	r1, [pc, #632]	; (8007b80 <_strtod_l+0x5c8>)
 8007906:	aa1e      	add	r2, sp, #120	; 0x78
 8007908:	a81b      	add	r0, sp, #108	; 0x6c
 800790a:	f002 ffa1 	bl	800a850 <__hexnan>
 800790e:	2805      	cmp	r0, #5
 8007910:	d125      	bne.n	800795e <_strtod_l+0x3a6>
 8007912:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007914:	4a9b      	ldr	r2, [pc, #620]	; (8007b84 <_strtod_l+0x5cc>)
 8007916:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007918:	431a      	orrs	r2, r3
 800791a:	0017      	movs	r7, r2
 800791c:	e687      	b.n	800762e <_strtod_l+0x76>
 800791e:	220a      	movs	r2, #10
 8007920:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007922:	434a      	muls	r2, r1
 8007924:	18d2      	adds	r2, r2, r3
 8007926:	3a30      	subs	r2, #48	; 0x30
 8007928:	920e      	str	r2, [sp, #56]	; 0x38
 800792a:	e7b5      	b.n	8007898 <_strtod_l+0x2e0>
 800792c:	2b6e      	cmp	r3, #110	; 0x6e
 800792e:	d0de      	beq.n	80078ee <_strtod_l+0x336>
 8007930:	e69b      	b.n	800766a <_strtod_l+0xb2>
 8007932:	4995      	ldr	r1, [pc, #596]	; (8007b88 <_strtod_l+0x5d0>)
 8007934:	a81b      	add	r0, sp, #108	; 0x6c
 8007936:	f002 ff77 	bl	800a828 <__match>
 800793a:	2800      	cmp	r0, #0
 800793c:	d100      	bne.n	8007940 <_strtod_l+0x388>
 800793e:	e694      	b.n	800766a <_strtod_l+0xb2>
 8007940:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007942:	4992      	ldr	r1, [pc, #584]	; (8007b8c <_strtod_l+0x5d4>)
 8007944:	3b01      	subs	r3, #1
 8007946:	a81b      	add	r0, sp, #108	; 0x6c
 8007948:	931b      	str	r3, [sp, #108]	; 0x6c
 800794a:	f002 ff6d 	bl	800a828 <__match>
 800794e:	2800      	cmp	r0, #0
 8007950:	d102      	bne.n	8007958 <_strtod_l+0x3a0>
 8007952:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007954:	3301      	adds	r3, #1
 8007956:	931b      	str	r3, [sp, #108]	; 0x6c
 8007958:	2600      	movs	r6, #0
 800795a:	4f8a      	ldr	r7, [pc, #552]	; (8007b84 <_strtod_l+0x5cc>)
 800795c:	e667      	b.n	800762e <_strtod_l+0x76>
 800795e:	488c      	ldr	r0, [pc, #560]	; (8007b90 <_strtod_l+0x5d8>)
 8007960:	f001 fdd0 	bl	8009504 <nan>
 8007964:	0006      	movs	r6, r0
 8007966:	000f      	movs	r7, r1
 8007968:	e661      	b.n	800762e <_strtod_l+0x76>
 800796a:	9b06      	ldr	r3, [sp, #24]
 800796c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800796e:	1a9b      	subs	r3, r3, r2
 8007970:	9309      	str	r3, [sp, #36]	; 0x24
 8007972:	9b08      	ldr	r3, [sp, #32]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <_strtod_l+0x3c4>
 8007978:	9b05      	ldr	r3, [sp, #20]
 800797a:	9308      	str	r3, [sp, #32]
 800797c:	9c05      	ldr	r4, [sp, #20]
 800797e:	2c10      	cmp	r4, #16
 8007980:	dd00      	ble.n	8007984 <_strtod_l+0x3cc>
 8007982:	2410      	movs	r4, #16
 8007984:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007986:	f7fa fefb 	bl	8002780 <__aeabi_ui2d>
 800798a:	9b05      	ldr	r3, [sp, #20]
 800798c:	0006      	movs	r6, r0
 800798e:	000f      	movs	r7, r1
 8007990:	2b09      	cmp	r3, #9
 8007992:	dd15      	ble.n	80079c0 <_strtod_l+0x408>
 8007994:	0022      	movs	r2, r4
 8007996:	4b7f      	ldr	r3, [pc, #508]	; (8007b94 <_strtod_l+0x5dc>)
 8007998:	3a09      	subs	r2, #9
 800799a:	00d2      	lsls	r2, r2, #3
 800799c:	189b      	adds	r3, r3, r2
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f7fa f825 	bl	80019f0 <__aeabi_dmul>
 80079a6:	0006      	movs	r6, r0
 80079a8:	0028      	movs	r0, r5
 80079aa:	000f      	movs	r7, r1
 80079ac:	f7fa fee8 	bl	8002780 <__aeabi_ui2d>
 80079b0:	0002      	movs	r2, r0
 80079b2:	000b      	movs	r3, r1
 80079b4:	0030      	movs	r0, r6
 80079b6:	0039      	movs	r1, r7
 80079b8:	f7f9 f8c0 	bl	8000b3c <__aeabi_dadd>
 80079bc:	0006      	movs	r6, r0
 80079be:	000f      	movs	r7, r1
 80079c0:	9b05      	ldr	r3, [sp, #20]
 80079c2:	2b0f      	cmp	r3, #15
 80079c4:	dc39      	bgt.n	8007a3a <_strtod_l+0x482>
 80079c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d100      	bne.n	80079ce <_strtod_l+0x416>
 80079cc:	e62f      	b.n	800762e <_strtod_l+0x76>
 80079ce:	dd24      	ble.n	8007a1a <_strtod_l+0x462>
 80079d0:	2b16      	cmp	r3, #22
 80079d2:	dc09      	bgt.n	80079e8 <_strtod_l+0x430>
 80079d4:	496f      	ldr	r1, [pc, #444]	; (8007b94 <_strtod_l+0x5dc>)
 80079d6:	00db      	lsls	r3, r3, #3
 80079d8:	18c9      	adds	r1, r1, r3
 80079da:	0032      	movs	r2, r6
 80079dc:	6808      	ldr	r0, [r1, #0]
 80079de:	6849      	ldr	r1, [r1, #4]
 80079e0:	003b      	movs	r3, r7
 80079e2:	f7fa f805 	bl	80019f0 <__aeabi_dmul>
 80079e6:	e7bd      	b.n	8007964 <_strtod_l+0x3ac>
 80079e8:	2325      	movs	r3, #37	; 0x25
 80079ea:	9a05      	ldr	r2, [sp, #20]
 80079ec:	1a9b      	subs	r3, r3, r2
 80079ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079f0:	4293      	cmp	r3, r2
 80079f2:	db22      	blt.n	8007a3a <_strtod_l+0x482>
 80079f4:	240f      	movs	r4, #15
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	4d66      	ldr	r5, [pc, #408]	; (8007b94 <_strtod_l+0x5dc>)
 80079fa:	1ae4      	subs	r4, r4, r3
 80079fc:	00e1      	lsls	r1, r4, #3
 80079fe:	1869      	adds	r1, r5, r1
 8007a00:	0032      	movs	r2, r6
 8007a02:	6808      	ldr	r0, [r1, #0]
 8007a04:	6849      	ldr	r1, [r1, #4]
 8007a06:	003b      	movs	r3, r7
 8007a08:	f7f9 fff2 	bl	80019f0 <__aeabi_dmul>
 8007a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a0e:	1b1c      	subs	r4, r3, r4
 8007a10:	00e4      	lsls	r4, r4, #3
 8007a12:	192d      	adds	r5, r5, r4
 8007a14:	682a      	ldr	r2, [r5, #0]
 8007a16:	686b      	ldr	r3, [r5, #4]
 8007a18:	e7e3      	b.n	80079e2 <_strtod_l+0x42a>
 8007a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a1c:	3316      	adds	r3, #22
 8007a1e:	db0c      	blt.n	8007a3a <_strtod_l+0x482>
 8007a20:	9906      	ldr	r1, [sp, #24]
 8007a22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a24:	4b5b      	ldr	r3, [pc, #364]	; (8007b94 <_strtod_l+0x5dc>)
 8007a26:	1a52      	subs	r2, r2, r1
 8007a28:	00d2      	lsls	r2, r2, #3
 8007a2a:	189b      	adds	r3, r3, r2
 8007a2c:	0030      	movs	r0, r6
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	0039      	movs	r1, r7
 8007a34:	f7f9 fbe2 	bl	80011fc <__aeabi_ddiv>
 8007a38:	e794      	b.n	8007964 <_strtod_l+0x3ac>
 8007a3a:	9b05      	ldr	r3, [sp, #20]
 8007a3c:	1b1c      	subs	r4, r3, r4
 8007a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a40:	18e4      	adds	r4, r4, r3
 8007a42:	2c00      	cmp	r4, #0
 8007a44:	dd72      	ble.n	8007b2c <_strtod_l+0x574>
 8007a46:	220f      	movs	r2, #15
 8007a48:	0023      	movs	r3, r4
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	4214      	tst	r4, r2
 8007a4e:	d00a      	beq.n	8007a66 <_strtod_l+0x4ae>
 8007a50:	4950      	ldr	r1, [pc, #320]	; (8007b94 <_strtod_l+0x5dc>)
 8007a52:	00db      	lsls	r3, r3, #3
 8007a54:	18c9      	adds	r1, r1, r3
 8007a56:	0032      	movs	r2, r6
 8007a58:	6808      	ldr	r0, [r1, #0]
 8007a5a:	6849      	ldr	r1, [r1, #4]
 8007a5c:	003b      	movs	r3, r7
 8007a5e:	f7f9 ffc7 	bl	80019f0 <__aeabi_dmul>
 8007a62:	0006      	movs	r6, r0
 8007a64:	000f      	movs	r7, r1
 8007a66:	230f      	movs	r3, #15
 8007a68:	439c      	bics	r4, r3
 8007a6a:	d04a      	beq.n	8007b02 <_strtod_l+0x54a>
 8007a6c:	3326      	adds	r3, #38	; 0x26
 8007a6e:	33ff      	adds	r3, #255	; 0xff
 8007a70:	429c      	cmp	r4, r3
 8007a72:	dd22      	ble.n	8007aba <_strtod_l+0x502>
 8007a74:	2300      	movs	r3, #0
 8007a76:	9305      	str	r3, [sp, #20]
 8007a78:	9306      	str	r3, [sp, #24]
 8007a7a:	930d      	str	r3, [sp, #52]	; 0x34
 8007a7c:	9308      	str	r3, [sp, #32]
 8007a7e:	2322      	movs	r3, #34	; 0x22
 8007a80:	2600      	movs	r6, #0
 8007a82:	9a04      	ldr	r2, [sp, #16]
 8007a84:	4f3f      	ldr	r7, [pc, #252]	; (8007b84 <_strtod_l+0x5cc>)
 8007a86:	6013      	str	r3, [r2, #0]
 8007a88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a8a:	42b3      	cmp	r3, r6
 8007a8c:	d100      	bne.n	8007a90 <_strtod_l+0x4d8>
 8007a8e:	e5ce      	b.n	800762e <_strtod_l+0x76>
 8007a90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007a92:	9804      	ldr	r0, [sp, #16]
 8007a94:	f003 f898 	bl	800abc8 <_Bfree>
 8007a98:	9908      	ldr	r1, [sp, #32]
 8007a9a:	9804      	ldr	r0, [sp, #16]
 8007a9c:	f003 f894 	bl	800abc8 <_Bfree>
 8007aa0:	9906      	ldr	r1, [sp, #24]
 8007aa2:	9804      	ldr	r0, [sp, #16]
 8007aa4:	f003 f890 	bl	800abc8 <_Bfree>
 8007aa8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007aaa:	9804      	ldr	r0, [sp, #16]
 8007aac:	f003 f88c 	bl	800abc8 <_Bfree>
 8007ab0:	9905      	ldr	r1, [sp, #20]
 8007ab2:	9804      	ldr	r0, [sp, #16]
 8007ab4:	f003 f888 	bl	800abc8 <_Bfree>
 8007ab8:	e5b9      	b.n	800762e <_strtod_l+0x76>
 8007aba:	2300      	movs	r3, #0
 8007abc:	0030      	movs	r0, r6
 8007abe:	0039      	movs	r1, r7
 8007ac0:	4d35      	ldr	r5, [pc, #212]	; (8007b98 <_strtod_l+0x5e0>)
 8007ac2:	1124      	asrs	r4, r4, #4
 8007ac4:	9307      	str	r3, [sp, #28]
 8007ac6:	2c01      	cmp	r4, #1
 8007ac8:	dc1e      	bgt.n	8007b08 <_strtod_l+0x550>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <_strtod_l+0x51a>
 8007ace:	0006      	movs	r6, r0
 8007ad0:	000f      	movs	r7, r1
 8007ad2:	4b32      	ldr	r3, [pc, #200]	; (8007b9c <_strtod_l+0x5e4>)
 8007ad4:	9a07      	ldr	r2, [sp, #28]
 8007ad6:	18ff      	adds	r7, r7, r3
 8007ad8:	4b2f      	ldr	r3, [pc, #188]	; (8007b98 <_strtod_l+0x5e0>)
 8007ada:	00d2      	lsls	r2, r2, #3
 8007adc:	189d      	adds	r5, r3, r2
 8007ade:	6828      	ldr	r0, [r5, #0]
 8007ae0:	6869      	ldr	r1, [r5, #4]
 8007ae2:	0032      	movs	r2, r6
 8007ae4:	003b      	movs	r3, r7
 8007ae6:	f7f9 ff83 	bl	80019f0 <__aeabi_dmul>
 8007aea:	4b26      	ldr	r3, [pc, #152]	; (8007b84 <_strtod_l+0x5cc>)
 8007aec:	4a2c      	ldr	r2, [pc, #176]	; (8007ba0 <_strtod_l+0x5e8>)
 8007aee:	0006      	movs	r6, r0
 8007af0:	400b      	ands	r3, r1
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d8be      	bhi.n	8007a74 <_strtod_l+0x4bc>
 8007af6:	4a2b      	ldr	r2, [pc, #172]	; (8007ba4 <_strtod_l+0x5ec>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d913      	bls.n	8007b24 <_strtod_l+0x56c>
 8007afc:	2601      	movs	r6, #1
 8007afe:	4f2a      	ldr	r7, [pc, #168]	; (8007ba8 <_strtod_l+0x5f0>)
 8007b00:	4276      	negs	r6, r6
 8007b02:	2300      	movs	r3, #0
 8007b04:	9307      	str	r3, [sp, #28]
 8007b06:	e088      	b.n	8007c1a <_strtod_l+0x662>
 8007b08:	2201      	movs	r2, #1
 8007b0a:	4214      	tst	r4, r2
 8007b0c:	d004      	beq.n	8007b18 <_strtod_l+0x560>
 8007b0e:	682a      	ldr	r2, [r5, #0]
 8007b10:	686b      	ldr	r3, [r5, #4]
 8007b12:	f7f9 ff6d 	bl	80019f0 <__aeabi_dmul>
 8007b16:	2301      	movs	r3, #1
 8007b18:	9a07      	ldr	r2, [sp, #28]
 8007b1a:	1064      	asrs	r4, r4, #1
 8007b1c:	3201      	adds	r2, #1
 8007b1e:	9207      	str	r2, [sp, #28]
 8007b20:	3508      	adds	r5, #8
 8007b22:	e7d0      	b.n	8007ac6 <_strtod_l+0x50e>
 8007b24:	23d4      	movs	r3, #212	; 0xd4
 8007b26:	049b      	lsls	r3, r3, #18
 8007b28:	18cf      	adds	r7, r1, r3
 8007b2a:	e7ea      	b.n	8007b02 <_strtod_l+0x54a>
 8007b2c:	2c00      	cmp	r4, #0
 8007b2e:	d0e8      	beq.n	8007b02 <_strtod_l+0x54a>
 8007b30:	4264      	negs	r4, r4
 8007b32:	230f      	movs	r3, #15
 8007b34:	0022      	movs	r2, r4
 8007b36:	401a      	ands	r2, r3
 8007b38:	421c      	tst	r4, r3
 8007b3a:	d00a      	beq.n	8007b52 <_strtod_l+0x59a>
 8007b3c:	4b15      	ldr	r3, [pc, #84]	; (8007b94 <_strtod_l+0x5dc>)
 8007b3e:	00d2      	lsls	r2, r2, #3
 8007b40:	189b      	adds	r3, r3, r2
 8007b42:	0030      	movs	r0, r6
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	0039      	movs	r1, r7
 8007b4a:	f7f9 fb57 	bl	80011fc <__aeabi_ddiv>
 8007b4e:	0006      	movs	r6, r0
 8007b50:	000f      	movs	r7, r1
 8007b52:	1124      	asrs	r4, r4, #4
 8007b54:	d0d5      	beq.n	8007b02 <_strtod_l+0x54a>
 8007b56:	2c1f      	cmp	r4, #31
 8007b58:	dd28      	ble.n	8007bac <_strtod_l+0x5f4>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	9305      	str	r3, [sp, #20]
 8007b5e:	9306      	str	r3, [sp, #24]
 8007b60:	930d      	str	r3, [sp, #52]	; 0x34
 8007b62:	9308      	str	r3, [sp, #32]
 8007b64:	2322      	movs	r3, #34	; 0x22
 8007b66:	9a04      	ldr	r2, [sp, #16]
 8007b68:	2600      	movs	r6, #0
 8007b6a:	6013      	str	r3, [r2, #0]
 8007b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6e:	2700      	movs	r7, #0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d18d      	bne.n	8007a90 <_strtod_l+0x4d8>
 8007b74:	e55b      	b.n	800762e <_strtod_l+0x76>
 8007b76:	46c0      	nop			; (mov r8, r8)
 8007b78:	00004e1f 	.word	0x00004e1f
 8007b7c:	0800c0e6 	.word	0x0800c0e6
 8007b80:	0800bf9c 	.word	0x0800bf9c
 8007b84:	7ff00000 	.word	0x7ff00000
 8007b88:	0800c0de 	.word	0x0800c0de
 8007b8c:	0800c11d 	.word	0x0800c11d
 8007b90:	0800c3a8 	.word	0x0800c3a8
 8007b94:	0800c288 	.word	0x0800c288
 8007b98:	0800c260 	.word	0x0800c260
 8007b9c:	fcb00000 	.word	0xfcb00000
 8007ba0:	7ca00000 	.word	0x7ca00000
 8007ba4:	7c900000 	.word	0x7c900000
 8007ba8:	7fefffff 	.word	0x7fefffff
 8007bac:	2310      	movs	r3, #16
 8007bae:	0022      	movs	r2, r4
 8007bb0:	401a      	ands	r2, r3
 8007bb2:	9207      	str	r2, [sp, #28]
 8007bb4:	421c      	tst	r4, r3
 8007bb6:	d001      	beq.n	8007bbc <_strtod_l+0x604>
 8007bb8:	335a      	adds	r3, #90	; 0x5a
 8007bba:	9307      	str	r3, [sp, #28]
 8007bbc:	0030      	movs	r0, r6
 8007bbe:	0039      	movs	r1, r7
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	4dc4      	ldr	r5, [pc, #784]	; (8007ed4 <_strtod_l+0x91c>)
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	4214      	tst	r4, r2
 8007bc8:	d004      	beq.n	8007bd4 <_strtod_l+0x61c>
 8007bca:	682a      	ldr	r2, [r5, #0]
 8007bcc:	686b      	ldr	r3, [r5, #4]
 8007bce:	f7f9 ff0f 	bl	80019f0 <__aeabi_dmul>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	1064      	asrs	r4, r4, #1
 8007bd6:	3508      	adds	r5, #8
 8007bd8:	2c00      	cmp	r4, #0
 8007bda:	d1f3      	bne.n	8007bc4 <_strtod_l+0x60c>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d001      	beq.n	8007be4 <_strtod_l+0x62c>
 8007be0:	0006      	movs	r6, r0
 8007be2:	000f      	movs	r7, r1
 8007be4:	9b07      	ldr	r3, [sp, #28]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00f      	beq.n	8007c0a <_strtod_l+0x652>
 8007bea:	236b      	movs	r3, #107	; 0x6b
 8007bec:	007a      	lsls	r2, r7, #1
 8007bee:	0d52      	lsrs	r2, r2, #21
 8007bf0:	0039      	movs	r1, r7
 8007bf2:	1a9b      	subs	r3, r3, r2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	dd08      	ble.n	8007c0a <_strtod_l+0x652>
 8007bf8:	2b1f      	cmp	r3, #31
 8007bfa:	dc00      	bgt.n	8007bfe <_strtod_l+0x646>
 8007bfc:	e121      	b.n	8007e42 <_strtod_l+0x88a>
 8007bfe:	2600      	movs	r6, #0
 8007c00:	2b34      	cmp	r3, #52	; 0x34
 8007c02:	dc00      	bgt.n	8007c06 <_strtod_l+0x64e>
 8007c04:	e116      	b.n	8007e34 <_strtod_l+0x87c>
 8007c06:	27dc      	movs	r7, #220	; 0xdc
 8007c08:	04bf      	lsls	r7, r7, #18
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	0030      	movs	r0, r6
 8007c10:	0039      	movs	r1, r7
 8007c12:	f7f8 fc1b 	bl	800044c <__aeabi_dcmpeq>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d19f      	bne.n	8007b5a <_strtod_l+0x5a2>
 8007c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c1c:	9a08      	ldr	r2, [sp, #32]
 8007c1e:	9300      	str	r3, [sp, #0]
 8007c20:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007c22:	9b05      	ldr	r3, [sp, #20]
 8007c24:	9804      	ldr	r0, [sp, #16]
 8007c26:	f003 f837 	bl	800ac98 <__s2b>
 8007c2a:	900d      	str	r0, [sp, #52]	; 0x34
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	d100      	bne.n	8007c32 <_strtod_l+0x67a>
 8007c30:	e720      	b.n	8007a74 <_strtod_l+0x4bc>
 8007c32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c34:	9906      	ldr	r1, [sp, #24]
 8007c36:	17da      	asrs	r2, r3, #31
 8007c38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c3a:	1a5b      	subs	r3, r3, r1
 8007c3c:	401a      	ands	r2, r3
 8007c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c40:	9215      	str	r2, [sp, #84]	; 0x54
 8007c42:	43db      	mvns	r3, r3
 8007c44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c46:	17db      	asrs	r3, r3, #31
 8007c48:	401a      	ands	r2, r3
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	9218      	str	r2, [sp, #96]	; 0x60
 8007c4e:	9305      	str	r3, [sp, #20]
 8007c50:	9306      	str	r3, [sp, #24]
 8007c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c54:	9804      	ldr	r0, [sp, #16]
 8007c56:	6859      	ldr	r1, [r3, #4]
 8007c58:	f002 ff72 	bl	800ab40 <_Balloc>
 8007c5c:	9008      	str	r0, [sp, #32]
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d100      	bne.n	8007c64 <_strtod_l+0x6ac>
 8007c62:	e70c      	b.n	8007a7e <_strtod_l+0x4c6>
 8007c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c66:	300c      	adds	r0, #12
 8007c68:	0019      	movs	r1, r3
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	310c      	adds	r1, #12
 8007c6e:	3202      	adds	r2, #2
 8007c70:	0092      	lsls	r2, r2, #2
 8007c72:	f001 fc3d 	bl	80094f0 <memcpy>
 8007c76:	ab1e      	add	r3, sp, #120	; 0x78
 8007c78:	9301      	str	r3, [sp, #4]
 8007c7a:	ab1d      	add	r3, sp, #116	; 0x74
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	0032      	movs	r2, r6
 8007c80:	003b      	movs	r3, r7
 8007c82:	9804      	ldr	r0, [sp, #16]
 8007c84:	9610      	str	r6, [sp, #64]	; 0x40
 8007c86:	9711      	str	r7, [sp, #68]	; 0x44
 8007c88:	f003 fb48 	bl	800b31c <__d2b>
 8007c8c:	901c      	str	r0, [sp, #112]	; 0x70
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d100      	bne.n	8007c94 <_strtod_l+0x6dc>
 8007c92:	e6f4      	b.n	8007a7e <_strtod_l+0x4c6>
 8007c94:	2101      	movs	r1, #1
 8007c96:	9804      	ldr	r0, [sp, #16]
 8007c98:	f003 f892 	bl	800adc0 <__i2b>
 8007c9c:	9006      	str	r0, [sp, #24]
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d100      	bne.n	8007ca4 <_strtod_l+0x6ec>
 8007ca2:	e6ec      	b.n	8007a7e <_strtod_l+0x4c6>
 8007ca4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ca6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ca8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007caa:	1ad4      	subs	r4, r2, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	db01      	blt.n	8007cb4 <_strtod_l+0x6fc>
 8007cb0:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8007cb2:	195d      	adds	r5, r3, r5
 8007cb4:	9907      	ldr	r1, [sp, #28]
 8007cb6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007cb8:	1a5b      	subs	r3, r3, r1
 8007cba:	2136      	movs	r1, #54	; 0x36
 8007cbc:	189b      	adds	r3, r3, r2
 8007cbe:	1a8a      	subs	r2, r1, r2
 8007cc0:	4985      	ldr	r1, [pc, #532]	; (8007ed8 <_strtod_l+0x920>)
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	468c      	mov	ip, r1
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	9114      	str	r1, [sp, #80]	; 0x50
 8007ccc:	9012      	str	r0, [sp, #72]	; 0x48
 8007cce:	4563      	cmp	r3, ip
 8007cd0:	da07      	bge.n	8007ce2 <_strtod_l+0x72a>
 8007cd2:	4661      	mov	r1, ip
 8007cd4:	1ac9      	subs	r1, r1, r3
 8007cd6:	1a52      	subs	r2, r2, r1
 8007cd8:	291f      	cmp	r1, #31
 8007cda:	dd00      	ble.n	8007cde <_strtod_l+0x726>
 8007cdc:	e0b6      	b.n	8007e4c <_strtod_l+0x894>
 8007cde:	4088      	lsls	r0, r1
 8007ce0:	9012      	str	r0, [sp, #72]	; 0x48
 8007ce2:	18ab      	adds	r3, r5, r2
 8007ce4:	930c      	str	r3, [sp, #48]	; 0x30
 8007ce6:	18a4      	adds	r4, r4, r2
 8007ce8:	9b07      	ldr	r3, [sp, #28]
 8007cea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007cec:	191c      	adds	r4, r3, r4
 8007cee:	002b      	movs	r3, r5
 8007cf0:	4295      	cmp	r5, r2
 8007cf2:	dd00      	ble.n	8007cf6 <_strtod_l+0x73e>
 8007cf4:	0013      	movs	r3, r2
 8007cf6:	42a3      	cmp	r3, r4
 8007cf8:	dd00      	ble.n	8007cfc <_strtod_l+0x744>
 8007cfa:	0023      	movs	r3, r4
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	dd04      	ble.n	8007d0a <_strtod_l+0x752>
 8007d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d02:	1ae4      	subs	r4, r4, r3
 8007d04:	1ad2      	subs	r2, r2, r3
 8007d06:	920c      	str	r2, [sp, #48]	; 0x30
 8007d08:	1aed      	subs	r5, r5, r3
 8007d0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	dd17      	ble.n	8007d40 <_strtod_l+0x788>
 8007d10:	001a      	movs	r2, r3
 8007d12:	9906      	ldr	r1, [sp, #24]
 8007d14:	9804      	ldr	r0, [sp, #16]
 8007d16:	f003 f91b 	bl	800af50 <__pow5mult>
 8007d1a:	9006      	str	r0, [sp, #24]
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d100      	bne.n	8007d22 <_strtod_l+0x76a>
 8007d20:	e6ad      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d22:	0001      	movs	r1, r0
 8007d24:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007d26:	9804      	ldr	r0, [sp, #16]
 8007d28:	f003 f862 	bl	800adf0 <__multiply>
 8007d2c:	900e      	str	r0, [sp, #56]	; 0x38
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d100      	bne.n	8007d34 <_strtod_l+0x77c>
 8007d32:	e6a4      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d34:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007d36:	9804      	ldr	r0, [sp, #16]
 8007d38:	f002 ff46 	bl	800abc8 <_Bfree>
 8007d3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d3e:	931c      	str	r3, [sp, #112]	; 0x70
 8007d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	dd00      	ble.n	8007d48 <_strtod_l+0x790>
 8007d46:	e087      	b.n	8007e58 <_strtod_l+0x8a0>
 8007d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	dd08      	ble.n	8007d60 <_strtod_l+0x7a8>
 8007d4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007d50:	9908      	ldr	r1, [sp, #32]
 8007d52:	9804      	ldr	r0, [sp, #16]
 8007d54:	f003 f8fc 	bl	800af50 <__pow5mult>
 8007d58:	9008      	str	r0, [sp, #32]
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d100      	bne.n	8007d60 <_strtod_l+0x7a8>
 8007d5e:	e68e      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d60:	2c00      	cmp	r4, #0
 8007d62:	dd08      	ble.n	8007d76 <_strtod_l+0x7be>
 8007d64:	0022      	movs	r2, r4
 8007d66:	9908      	ldr	r1, [sp, #32]
 8007d68:	9804      	ldr	r0, [sp, #16]
 8007d6a:	f003 f94d 	bl	800b008 <__lshift>
 8007d6e:	9008      	str	r0, [sp, #32]
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d100      	bne.n	8007d76 <_strtod_l+0x7be>
 8007d74:	e683      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d76:	2d00      	cmp	r5, #0
 8007d78:	dd08      	ble.n	8007d8c <_strtod_l+0x7d4>
 8007d7a:	002a      	movs	r2, r5
 8007d7c:	9906      	ldr	r1, [sp, #24]
 8007d7e:	9804      	ldr	r0, [sp, #16]
 8007d80:	f003 f942 	bl	800b008 <__lshift>
 8007d84:	9006      	str	r0, [sp, #24]
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d100      	bne.n	8007d8c <_strtod_l+0x7d4>
 8007d8a:	e678      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d8c:	9a08      	ldr	r2, [sp, #32]
 8007d8e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007d90:	9804      	ldr	r0, [sp, #16]
 8007d92:	f003 f9c3 	bl	800b11c <__mdiff>
 8007d96:	9005      	str	r0, [sp, #20]
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	d100      	bne.n	8007d9e <_strtod_l+0x7e6>
 8007d9c:	e66f      	b.n	8007a7e <_strtod_l+0x4c6>
 8007d9e:	2200      	movs	r2, #0
 8007da0:	68c3      	ldr	r3, [r0, #12]
 8007da2:	9906      	ldr	r1, [sp, #24]
 8007da4:	60c2      	str	r2, [r0, #12]
 8007da6:	930c      	str	r3, [sp, #48]	; 0x30
 8007da8:	f003 f99c 	bl	800b0e4 <__mcmp>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	da5d      	bge.n	8007e6c <_strtod_l+0x8b4>
 8007db0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007db2:	4333      	orrs	r3, r6
 8007db4:	d000      	beq.n	8007db8 <_strtod_l+0x800>
 8007db6:	e088      	b.n	8007eca <_strtod_l+0x912>
 8007db8:	033b      	lsls	r3, r7, #12
 8007dba:	d000      	beq.n	8007dbe <_strtod_l+0x806>
 8007dbc:	e085      	b.n	8007eca <_strtod_l+0x912>
 8007dbe:	22d6      	movs	r2, #214	; 0xd6
 8007dc0:	4b46      	ldr	r3, [pc, #280]	; (8007edc <_strtod_l+0x924>)
 8007dc2:	04d2      	lsls	r2, r2, #19
 8007dc4:	403b      	ands	r3, r7
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d97f      	bls.n	8007eca <_strtod_l+0x912>
 8007dca:	9b05      	ldr	r3, [sp, #20]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d103      	bne.n	8007dda <_strtod_l+0x822>
 8007dd2:	9b05      	ldr	r3, [sp, #20]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	dd77      	ble.n	8007eca <_strtod_l+0x912>
 8007dda:	9905      	ldr	r1, [sp, #20]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	9804      	ldr	r0, [sp, #16]
 8007de0:	f003 f912 	bl	800b008 <__lshift>
 8007de4:	9906      	ldr	r1, [sp, #24]
 8007de6:	9005      	str	r0, [sp, #20]
 8007de8:	f003 f97c 	bl	800b0e4 <__mcmp>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	dd6c      	ble.n	8007eca <_strtod_l+0x912>
 8007df0:	9907      	ldr	r1, [sp, #28]
 8007df2:	003b      	movs	r3, r7
 8007df4:	4a39      	ldr	r2, [pc, #228]	; (8007edc <_strtod_l+0x924>)
 8007df6:	2900      	cmp	r1, #0
 8007df8:	d100      	bne.n	8007dfc <_strtod_l+0x844>
 8007dfa:	e094      	b.n	8007f26 <_strtod_l+0x96e>
 8007dfc:	0011      	movs	r1, r2
 8007dfe:	20d6      	movs	r0, #214	; 0xd6
 8007e00:	4039      	ands	r1, r7
 8007e02:	04c0      	lsls	r0, r0, #19
 8007e04:	4281      	cmp	r1, r0
 8007e06:	dd00      	ble.n	8007e0a <_strtod_l+0x852>
 8007e08:	e08d      	b.n	8007f26 <_strtod_l+0x96e>
 8007e0a:	23dc      	movs	r3, #220	; 0xdc
 8007e0c:	049b      	lsls	r3, r3, #18
 8007e0e:	4299      	cmp	r1, r3
 8007e10:	dc00      	bgt.n	8007e14 <_strtod_l+0x85c>
 8007e12:	e6a7      	b.n	8007b64 <_strtod_l+0x5ac>
 8007e14:	0030      	movs	r0, r6
 8007e16:	0039      	movs	r1, r7
 8007e18:	4b31      	ldr	r3, [pc, #196]	; (8007ee0 <_strtod_l+0x928>)
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f7f9 fde8 	bl	80019f0 <__aeabi_dmul>
 8007e20:	4b2e      	ldr	r3, [pc, #184]	; (8007edc <_strtod_l+0x924>)
 8007e22:	0006      	movs	r6, r0
 8007e24:	000f      	movs	r7, r1
 8007e26:	420b      	tst	r3, r1
 8007e28:	d000      	beq.n	8007e2c <_strtod_l+0x874>
 8007e2a:	e631      	b.n	8007a90 <_strtod_l+0x4d8>
 8007e2c:	2322      	movs	r3, #34	; 0x22
 8007e2e:	9a04      	ldr	r2, [sp, #16]
 8007e30:	6013      	str	r3, [r2, #0]
 8007e32:	e62d      	b.n	8007a90 <_strtod_l+0x4d8>
 8007e34:	234b      	movs	r3, #75	; 0x4b
 8007e36:	1a9a      	subs	r2, r3, r2
 8007e38:	3b4c      	subs	r3, #76	; 0x4c
 8007e3a:	4093      	lsls	r3, r2
 8007e3c:	4019      	ands	r1, r3
 8007e3e:	000f      	movs	r7, r1
 8007e40:	e6e3      	b.n	8007c0a <_strtod_l+0x652>
 8007e42:	2201      	movs	r2, #1
 8007e44:	4252      	negs	r2, r2
 8007e46:	409a      	lsls	r2, r3
 8007e48:	4016      	ands	r6, r2
 8007e4a:	e6de      	b.n	8007c0a <_strtod_l+0x652>
 8007e4c:	4925      	ldr	r1, [pc, #148]	; (8007ee4 <_strtod_l+0x92c>)
 8007e4e:	1acb      	subs	r3, r1, r3
 8007e50:	0001      	movs	r1, r0
 8007e52:	4099      	lsls	r1, r3
 8007e54:	9114      	str	r1, [sp, #80]	; 0x50
 8007e56:	e743      	b.n	8007ce0 <_strtod_l+0x728>
 8007e58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007e5c:	9804      	ldr	r0, [sp, #16]
 8007e5e:	f003 f8d3 	bl	800b008 <__lshift>
 8007e62:	901c      	str	r0, [sp, #112]	; 0x70
 8007e64:	2800      	cmp	r0, #0
 8007e66:	d000      	beq.n	8007e6a <_strtod_l+0x8b2>
 8007e68:	e76e      	b.n	8007d48 <_strtod_l+0x790>
 8007e6a:	e608      	b.n	8007a7e <_strtod_l+0x4c6>
 8007e6c:	970e      	str	r7, [sp, #56]	; 0x38
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d177      	bne.n	8007f62 <_strtod_l+0x9aa>
 8007e72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e74:	033b      	lsls	r3, r7, #12
 8007e76:	0b1b      	lsrs	r3, r3, #12
 8007e78:	2a00      	cmp	r2, #0
 8007e7a:	d039      	beq.n	8007ef0 <_strtod_l+0x938>
 8007e7c:	4a1a      	ldr	r2, [pc, #104]	; (8007ee8 <_strtod_l+0x930>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d139      	bne.n	8007ef6 <_strtod_l+0x93e>
 8007e82:	2101      	movs	r1, #1
 8007e84:	9b07      	ldr	r3, [sp, #28]
 8007e86:	4249      	negs	r1, r1
 8007e88:	0032      	movs	r2, r6
 8007e8a:	0008      	movs	r0, r1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00b      	beq.n	8007ea8 <_strtod_l+0x8f0>
 8007e90:	24d4      	movs	r4, #212	; 0xd4
 8007e92:	4b12      	ldr	r3, [pc, #72]	; (8007edc <_strtod_l+0x924>)
 8007e94:	0008      	movs	r0, r1
 8007e96:	403b      	ands	r3, r7
 8007e98:	04e4      	lsls	r4, r4, #19
 8007e9a:	42a3      	cmp	r3, r4
 8007e9c:	d804      	bhi.n	8007ea8 <_strtod_l+0x8f0>
 8007e9e:	306c      	adds	r0, #108	; 0x6c
 8007ea0:	0d1b      	lsrs	r3, r3, #20
 8007ea2:	1ac3      	subs	r3, r0, r3
 8007ea4:	4099      	lsls	r1, r3
 8007ea6:	0008      	movs	r0, r1
 8007ea8:	4282      	cmp	r2, r0
 8007eaa:	d124      	bne.n	8007ef6 <_strtod_l+0x93e>
 8007eac:	4b0f      	ldr	r3, [pc, #60]	; (8007eec <_strtod_l+0x934>)
 8007eae:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007eb0:	4299      	cmp	r1, r3
 8007eb2:	d102      	bne.n	8007eba <_strtod_l+0x902>
 8007eb4:	3201      	adds	r2, #1
 8007eb6:	d100      	bne.n	8007eba <_strtod_l+0x902>
 8007eb8:	e5e1      	b.n	8007a7e <_strtod_l+0x4c6>
 8007eba:	4b08      	ldr	r3, [pc, #32]	; (8007edc <_strtod_l+0x924>)
 8007ebc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ebe:	2600      	movs	r6, #0
 8007ec0:	401a      	ands	r2, r3
 8007ec2:	0013      	movs	r3, r2
 8007ec4:	2280      	movs	r2, #128	; 0x80
 8007ec6:	0352      	lsls	r2, r2, #13
 8007ec8:	189f      	adds	r7, r3, r2
 8007eca:	9b07      	ldr	r3, [sp, #28]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1a1      	bne.n	8007e14 <_strtod_l+0x85c>
 8007ed0:	e5de      	b.n	8007a90 <_strtod_l+0x4d8>
 8007ed2:	46c0      	nop			; (mov r8, r8)
 8007ed4:	0800bfb0 	.word	0x0800bfb0
 8007ed8:	fffffc02 	.word	0xfffffc02
 8007edc:	7ff00000 	.word	0x7ff00000
 8007ee0:	39500000 	.word	0x39500000
 8007ee4:	fffffbe2 	.word	0xfffffbe2
 8007ee8:	000fffff 	.word	0x000fffff
 8007eec:	7fefffff 	.word	0x7fefffff
 8007ef0:	4333      	orrs	r3, r6
 8007ef2:	d100      	bne.n	8007ef6 <_strtod_l+0x93e>
 8007ef4:	e77c      	b.n	8007df0 <_strtod_l+0x838>
 8007ef6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d01d      	beq.n	8007f38 <_strtod_l+0x980>
 8007efc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007efe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007f00:	4213      	tst	r3, r2
 8007f02:	d0e2      	beq.n	8007eca <_strtod_l+0x912>
 8007f04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f06:	0030      	movs	r0, r6
 8007f08:	0039      	movs	r1, r7
 8007f0a:	9a07      	ldr	r2, [sp, #28]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d017      	beq.n	8007f40 <_strtod_l+0x988>
 8007f10:	f7ff fb3a 	bl	8007588 <sulp>
 8007f14:	0002      	movs	r2, r0
 8007f16:	000b      	movs	r3, r1
 8007f18:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007f1a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007f1c:	f7f8 fe0e 	bl	8000b3c <__aeabi_dadd>
 8007f20:	0006      	movs	r6, r0
 8007f22:	000f      	movs	r7, r1
 8007f24:	e7d1      	b.n	8007eca <_strtod_l+0x912>
 8007f26:	2601      	movs	r6, #1
 8007f28:	4013      	ands	r3, r2
 8007f2a:	4a98      	ldr	r2, [pc, #608]	; (800818c <_strtod_l+0xbd4>)
 8007f2c:	4276      	negs	r6, r6
 8007f2e:	189b      	adds	r3, r3, r2
 8007f30:	4a97      	ldr	r2, [pc, #604]	; (8008190 <_strtod_l+0xbd8>)
 8007f32:	431a      	orrs	r2, r3
 8007f34:	0017      	movs	r7, r2
 8007f36:	e7c8      	b.n	8007eca <_strtod_l+0x912>
 8007f38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007f3a:	4233      	tst	r3, r6
 8007f3c:	d0c5      	beq.n	8007eca <_strtod_l+0x912>
 8007f3e:	e7e1      	b.n	8007f04 <_strtod_l+0x94c>
 8007f40:	f7ff fb22 	bl	8007588 <sulp>
 8007f44:	0002      	movs	r2, r0
 8007f46:	000b      	movs	r3, r1
 8007f48:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007f4a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007f4c:	f7fa f812 	bl	8001f74 <__aeabi_dsub>
 8007f50:	2200      	movs	r2, #0
 8007f52:	2300      	movs	r3, #0
 8007f54:	0006      	movs	r6, r0
 8007f56:	000f      	movs	r7, r1
 8007f58:	f7f8 fa78 	bl	800044c <__aeabi_dcmpeq>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d0b4      	beq.n	8007eca <_strtod_l+0x912>
 8007f60:	e600      	b.n	8007b64 <_strtod_l+0x5ac>
 8007f62:	9906      	ldr	r1, [sp, #24]
 8007f64:	9805      	ldr	r0, [sp, #20]
 8007f66:	f003 fa39 	bl	800b3dc <__ratio>
 8007f6a:	2380      	movs	r3, #128	; 0x80
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	05db      	lsls	r3, r3, #23
 8007f70:	0004      	movs	r4, r0
 8007f72:	000d      	movs	r5, r1
 8007f74:	f7f8 fa7a 	bl	800046c <__aeabi_dcmple>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d06d      	beq.n	8008058 <_strtod_l+0xaa0>
 8007f7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d000      	beq.n	8007f84 <_strtod_l+0x9cc>
 8007f82:	e07e      	b.n	8008082 <_strtod_l+0xaca>
 8007f84:	2e00      	cmp	r6, #0
 8007f86:	d158      	bne.n	800803a <_strtod_l+0xa82>
 8007f88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f8a:	031b      	lsls	r3, r3, #12
 8007f8c:	d000      	beq.n	8007f90 <_strtod_l+0x9d8>
 8007f8e:	e07f      	b.n	8008090 <_strtod_l+0xad8>
 8007f90:	2200      	movs	r2, #0
 8007f92:	0020      	movs	r0, r4
 8007f94:	0029      	movs	r1, r5
 8007f96:	4b7f      	ldr	r3, [pc, #508]	; (8008194 <_strtod_l+0xbdc>)
 8007f98:	f7f8 fa5e 	bl	8000458 <__aeabi_dcmplt>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d158      	bne.n	8008052 <_strtod_l+0xa9a>
 8007fa0:	0020      	movs	r0, r4
 8007fa2:	0029      	movs	r1, r5
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	4b7c      	ldr	r3, [pc, #496]	; (8008198 <_strtod_l+0xbe0>)
 8007fa8:	f7f9 fd22 	bl	80019f0 <__aeabi_dmul>
 8007fac:	0004      	movs	r4, r0
 8007fae:	000d      	movs	r5, r1
 8007fb0:	2380      	movs	r3, #128	; 0x80
 8007fb2:	061b      	lsls	r3, r3, #24
 8007fb4:	940a      	str	r4, [sp, #40]	; 0x28
 8007fb6:	18eb      	adds	r3, r5, r3
 8007fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fbe:	9212      	str	r2, [sp, #72]	; 0x48
 8007fc0:	9313      	str	r3, [sp, #76]	; 0x4c
 8007fc2:	4a76      	ldr	r2, [pc, #472]	; (800819c <_strtod_l+0xbe4>)
 8007fc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	9314      	str	r3, [sp, #80]	; 0x50
 8007fca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007fcc:	4b74      	ldr	r3, [pc, #464]	; (80081a0 <_strtod_l+0xbe8>)
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d000      	beq.n	8007fd4 <_strtod_l+0xa1c>
 8007fd2:	e091      	b.n	80080f8 <_strtod_l+0xb40>
 8007fd4:	4a73      	ldr	r2, [pc, #460]	; (80081a4 <_strtod_l+0xbec>)
 8007fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fd8:	4694      	mov	ip, r2
 8007fda:	4463      	add	r3, ip
 8007fdc:	001f      	movs	r7, r3
 8007fde:	0030      	movs	r0, r6
 8007fe0:	0019      	movs	r1, r3
 8007fe2:	f003 f933 	bl	800b24c <__ulp>
 8007fe6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	f7f9 fd01 	bl	80019f0 <__aeabi_dmul>
 8007fee:	0032      	movs	r2, r6
 8007ff0:	003b      	movs	r3, r7
 8007ff2:	f7f8 fda3 	bl	8000b3c <__aeabi_dadd>
 8007ff6:	4a69      	ldr	r2, [pc, #420]	; (800819c <_strtod_l+0xbe4>)
 8007ff8:	4b6b      	ldr	r3, [pc, #428]	; (80081a8 <_strtod_l+0xbf0>)
 8007ffa:	0006      	movs	r6, r0
 8007ffc:	400a      	ands	r2, r1
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d949      	bls.n	8008096 <_strtod_l+0xade>
 8008002:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008004:	4b69      	ldr	r3, [pc, #420]	; (80081ac <_strtod_l+0xbf4>)
 8008006:	429a      	cmp	r2, r3
 8008008:	d103      	bne.n	8008012 <_strtod_l+0xa5a>
 800800a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800800c:	3301      	adds	r3, #1
 800800e:	d100      	bne.n	8008012 <_strtod_l+0xa5a>
 8008010:	e535      	b.n	8007a7e <_strtod_l+0x4c6>
 8008012:	2601      	movs	r6, #1
 8008014:	4f65      	ldr	r7, [pc, #404]	; (80081ac <_strtod_l+0xbf4>)
 8008016:	4276      	negs	r6, r6
 8008018:	991c      	ldr	r1, [sp, #112]	; 0x70
 800801a:	9804      	ldr	r0, [sp, #16]
 800801c:	f002 fdd4 	bl	800abc8 <_Bfree>
 8008020:	9908      	ldr	r1, [sp, #32]
 8008022:	9804      	ldr	r0, [sp, #16]
 8008024:	f002 fdd0 	bl	800abc8 <_Bfree>
 8008028:	9906      	ldr	r1, [sp, #24]
 800802a:	9804      	ldr	r0, [sp, #16]
 800802c:	f002 fdcc 	bl	800abc8 <_Bfree>
 8008030:	9905      	ldr	r1, [sp, #20]
 8008032:	9804      	ldr	r0, [sp, #16]
 8008034:	f002 fdc8 	bl	800abc8 <_Bfree>
 8008038:	e60b      	b.n	8007c52 <_strtod_l+0x69a>
 800803a:	2e01      	cmp	r6, #1
 800803c:	d103      	bne.n	8008046 <_strtod_l+0xa8e>
 800803e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008040:	2b00      	cmp	r3, #0
 8008042:	d100      	bne.n	8008046 <_strtod_l+0xa8e>
 8008044:	e58e      	b.n	8007b64 <_strtod_l+0x5ac>
 8008046:	2300      	movs	r3, #0
 8008048:	4c59      	ldr	r4, [pc, #356]	; (80081b0 <_strtod_l+0xbf8>)
 800804a:	930a      	str	r3, [sp, #40]	; 0x28
 800804c:	940b      	str	r4, [sp, #44]	; 0x2c
 800804e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008050:	e01c      	b.n	800808c <_strtod_l+0xad4>
 8008052:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008054:	4d50      	ldr	r5, [pc, #320]	; (8008198 <_strtod_l+0xbe0>)
 8008056:	e7ab      	b.n	8007fb0 <_strtod_l+0x9f8>
 8008058:	2200      	movs	r2, #0
 800805a:	0020      	movs	r0, r4
 800805c:	0029      	movs	r1, r5
 800805e:	4b4e      	ldr	r3, [pc, #312]	; (8008198 <_strtod_l+0xbe0>)
 8008060:	f7f9 fcc6 	bl	80019f0 <__aeabi_dmul>
 8008064:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008066:	0004      	movs	r4, r0
 8008068:	000b      	movs	r3, r1
 800806a:	000d      	movs	r5, r1
 800806c:	2a00      	cmp	r2, #0
 800806e:	d104      	bne.n	800807a <_strtod_l+0xac2>
 8008070:	2280      	movs	r2, #128	; 0x80
 8008072:	0612      	lsls	r2, r2, #24
 8008074:	900a      	str	r0, [sp, #40]	; 0x28
 8008076:	188b      	adds	r3, r1, r2
 8008078:	e79e      	b.n	8007fb8 <_strtod_l+0xa00>
 800807a:	0002      	movs	r2, r0
 800807c:	920a      	str	r2, [sp, #40]	; 0x28
 800807e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008080:	e79b      	b.n	8007fba <_strtod_l+0xa02>
 8008082:	2300      	movs	r3, #0
 8008084:	4c43      	ldr	r4, [pc, #268]	; (8008194 <_strtod_l+0xbdc>)
 8008086:	930a      	str	r3, [sp, #40]	; 0x28
 8008088:	940b      	str	r4, [sp, #44]	; 0x2c
 800808a:	2400      	movs	r4, #0
 800808c:	4d41      	ldr	r5, [pc, #260]	; (8008194 <_strtod_l+0xbdc>)
 800808e:	e794      	b.n	8007fba <_strtod_l+0xa02>
 8008090:	2300      	movs	r3, #0
 8008092:	4c47      	ldr	r4, [pc, #284]	; (80081b0 <_strtod_l+0xbf8>)
 8008094:	e7f7      	b.n	8008086 <_strtod_l+0xace>
 8008096:	23d4      	movs	r3, #212	; 0xd4
 8008098:	049b      	lsls	r3, r3, #18
 800809a:	18cf      	adds	r7, r1, r3
 800809c:	9b07      	ldr	r3, [sp, #28]
 800809e:	970e      	str	r7, [sp, #56]	; 0x38
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1b9      	bne.n	8008018 <_strtod_l+0xa60>
 80080a4:	4b3d      	ldr	r3, [pc, #244]	; (800819c <_strtod_l+0xbe4>)
 80080a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80080a8:	403b      	ands	r3, r7
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d1b4      	bne.n	8008018 <_strtod_l+0xa60>
 80080ae:	0020      	movs	r0, r4
 80080b0:	0029      	movs	r1, r5
 80080b2:	f7f8 fa65 	bl	8000580 <__aeabi_d2lz>
 80080b6:	f7f8 fa9f 	bl	80005f8 <__aeabi_l2d>
 80080ba:	0002      	movs	r2, r0
 80080bc:	000b      	movs	r3, r1
 80080be:	0020      	movs	r0, r4
 80080c0:	0029      	movs	r1, r5
 80080c2:	f7f9 ff57 	bl	8001f74 <__aeabi_dsub>
 80080c6:	033b      	lsls	r3, r7, #12
 80080c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080ca:	0b1b      	lsrs	r3, r3, #12
 80080cc:	4333      	orrs	r3, r6
 80080ce:	4313      	orrs	r3, r2
 80080d0:	0004      	movs	r4, r0
 80080d2:	000d      	movs	r5, r1
 80080d4:	4a37      	ldr	r2, [pc, #220]	; (80081b4 <_strtod_l+0xbfc>)
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d054      	beq.n	8008184 <_strtod_l+0xbcc>
 80080da:	4b37      	ldr	r3, [pc, #220]	; (80081b8 <_strtod_l+0xc00>)
 80080dc:	f7f8 f9bc 	bl	8000458 <__aeabi_dcmplt>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d000      	beq.n	80080e6 <_strtod_l+0xb2e>
 80080e4:	e4d4      	b.n	8007a90 <_strtod_l+0x4d8>
 80080e6:	0020      	movs	r0, r4
 80080e8:	0029      	movs	r1, r5
 80080ea:	4a34      	ldr	r2, [pc, #208]	; (80081bc <_strtod_l+0xc04>)
 80080ec:	4b2a      	ldr	r3, [pc, #168]	; (8008198 <_strtod_l+0xbe0>)
 80080ee:	f7f8 f9c7 	bl	8000480 <__aeabi_dcmpgt>
 80080f2:	2800      	cmp	r0, #0
 80080f4:	d090      	beq.n	8008018 <_strtod_l+0xa60>
 80080f6:	e4cb      	b.n	8007a90 <_strtod_l+0x4d8>
 80080f8:	9b07      	ldr	r3, [sp, #28]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d02b      	beq.n	8008156 <_strtod_l+0xb9e>
 80080fe:	23d4      	movs	r3, #212	; 0xd4
 8008100:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008102:	04db      	lsls	r3, r3, #19
 8008104:	429a      	cmp	r2, r3
 8008106:	d826      	bhi.n	8008156 <_strtod_l+0xb9e>
 8008108:	0020      	movs	r0, r4
 800810a:	0029      	movs	r1, r5
 800810c:	4a2c      	ldr	r2, [pc, #176]	; (80081c0 <_strtod_l+0xc08>)
 800810e:	4b2d      	ldr	r3, [pc, #180]	; (80081c4 <_strtod_l+0xc0c>)
 8008110:	f7f8 f9ac 	bl	800046c <__aeabi_dcmple>
 8008114:	2800      	cmp	r0, #0
 8008116:	d017      	beq.n	8008148 <_strtod_l+0xb90>
 8008118:	0020      	movs	r0, r4
 800811a:	0029      	movs	r1, r5
 800811c:	f7f8 fa12 	bl	8000544 <__aeabi_d2uiz>
 8008120:	2800      	cmp	r0, #0
 8008122:	d100      	bne.n	8008126 <_strtod_l+0xb6e>
 8008124:	3001      	adds	r0, #1
 8008126:	f7fa fb2b 	bl	8002780 <__aeabi_ui2d>
 800812a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800812c:	0004      	movs	r4, r0
 800812e:	000b      	movs	r3, r1
 8008130:	000d      	movs	r5, r1
 8008132:	2a00      	cmp	r2, #0
 8008134:	d122      	bne.n	800817c <_strtod_l+0xbc4>
 8008136:	2280      	movs	r2, #128	; 0x80
 8008138:	0612      	lsls	r2, r2, #24
 800813a:	188b      	adds	r3, r1, r2
 800813c:	9016      	str	r0, [sp, #88]	; 0x58
 800813e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008140:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008142:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008144:	9212      	str	r2, [sp, #72]	; 0x48
 8008146:	9313      	str	r3, [sp, #76]	; 0x4c
 8008148:	22d6      	movs	r2, #214	; 0xd6
 800814a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800814c:	04d2      	lsls	r2, r2, #19
 800814e:	189b      	adds	r3, r3, r2
 8008150:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008152:	1a9b      	subs	r3, r3, r2
 8008154:	9313      	str	r3, [sp, #76]	; 0x4c
 8008156:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008158:	9911      	ldr	r1, [sp, #68]	; 0x44
 800815a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800815c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800815e:	f003 f875 	bl	800b24c <__ulp>
 8008162:	0002      	movs	r2, r0
 8008164:	000b      	movs	r3, r1
 8008166:	0030      	movs	r0, r6
 8008168:	0039      	movs	r1, r7
 800816a:	f7f9 fc41 	bl	80019f0 <__aeabi_dmul>
 800816e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008172:	f7f8 fce3 	bl	8000b3c <__aeabi_dadd>
 8008176:	0006      	movs	r6, r0
 8008178:	000f      	movs	r7, r1
 800817a:	e78f      	b.n	800809c <_strtod_l+0xae4>
 800817c:	0002      	movs	r2, r0
 800817e:	9216      	str	r2, [sp, #88]	; 0x58
 8008180:	9317      	str	r3, [sp, #92]	; 0x5c
 8008182:	e7dd      	b.n	8008140 <_strtod_l+0xb88>
 8008184:	4b10      	ldr	r3, [pc, #64]	; (80081c8 <_strtod_l+0xc10>)
 8008186:	f7f8 f967 	bl	8000458 <__aeabi_dcmplt>
 800818a:	e7b2      	b.n	80080f2 <_strtod_l+0xb3a>
 800818c:	fff00000 	.word	0xfff00000
 8008190:	000fffff 	.word	0x000fffff
 8008194:	3ff00000 	.word	0x3ff00000
 8008198:	3fe00000 	.word	0x3fe00000
 800819c:	7ff00000 	.word	0x7ff00000
 80081a0:	7fe00000 	.word	0x7fe00000
 80081a4:	fcb00000 	.word	0xfcb00000
 80081a8:	7c9fffff 	.word	0x7c9fffff
 80081ac:	7fefffff 	.word	0x7fefffff
 80081b0:	bff00000 	.word	0xbff00000
 80081b4:	94a03595 	.word	0x94a03595
 80081b8:	3fdfffff 	.word	0x3fdfffff
 80081bc:	35afe535 	.word	0x35afe535
 80081c0:	ffc00000 	.word	0xffc00000
 80081c4:	41dfffff 	.word	0x41dfffff
 80081c8:	3fcfffff 	.word	0x3fcfffff

080081cc <_strtod_r>:
 80081cc:	b510      	push	{r4, lr}
 80081ce:	4b02      	ldr	r3, [pc, #8]	; (80081d8 <_strtod_r+0xc>)
 80081d0:	f7ff f9f2 	bl	80075b8 <_strtod_l>
 80081d4:	bd10      	pop	{r4, pc}
 80081d6:	46c0      	nop			; (mov r8, r8)
 80081d8:	20000018 	.word	0x20000018

080081dc <_strtol_l.constprop.0>:
 80081dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081de:	b087      	sub	sp, #28
 80081e0:	001e      	movs	r6, r3
 80081e2:	9005      	str	r0, [sp, #20]
 80081e4:	9101      	str	r1, [sp, #4]
 80081e6:	9202      	str	r2, [sp, #8]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d048      	beq.n	800827e <_strtol_l.constprop.0+0xa2>
 80081ec:	000b      	movs	r3, r1
 80081ee:	2e24      	cmp	r6, #36	; 0x24
 80081f0:	d845      	bhi.n	800827e <_strtol_l.constprop.0+0xa2>
 80081f2:	4a3b      	ldr	r2, [pc, #236]	; (80082e0 <_strtol_l.constprop.0+0x104>)
 80081f4:	2108      	movs	r1, #8
 80081f6:	4694      	mov	ip, r2
 80081f8:	001a      	movs	r2, r3
 80081fa:	4660      	mov	r0, ip
 80081fc:	7814      	ldrb	r4, [r2, #0]
 80081fe:	3301      	adds	r3, #1
 8008200:	5d00      	ldrb	r0, [r0, r4]
 8008202:	001d      	movs	r5, r3
 8008204:	0007      	movs	r7, r0
 8008206:	400f      	ands	r7, r1
 8008208:	4208      	tst	r0, r1
 800820a:	d1f5      	bne.n	80081f8 <_strtol_l.constprop.0+0x1c>
 800820c:	2c2d      	cmp	r4, #45	; 0x2d
 800820e:	d13d      	bne.n	800828c <_strtol_l.constprop.0+0xb0>
 8008210:	2701      	movs	r7, #1
 8008212:	781c      	ldrb	r4, [r3, #0]
 8008214:	1c95      	adds	r5, r2, #2
 8008216:	2e00      	cmp	r6, #0
 8008218:	d05e      	beq.n	80082d8 <_strtol_l.constprop.0+0xfc>
 800821a:	2e10      	cmp	r6, #16
 800821c:	d109      	bne.n	8008232 <_strtol_l.constprop.0+0x56>
 800821e:	2c30      	cmp	r4, #48	; 0x30
 8008220:	d107      	bne.n	8008232 <_strtol_l.constprop.0+0x56>
 8008222:	2220      	movs	r2, #32
 8008224:	782b      	ldrb	r3, [r5, #0]
 8008226:	4393      	bics	r3, r2
 8008228:	2b58      	cmp	r3, #88	; 0x58
 800822a:	d150      	bne.n	80082ce <_strtol_l.constprop.0+0xf2>
 800822c:	2610      	movs	r6, #16
 800822e:	786c      	ldrb	r4, [r5, #1]
 8008230:	3502      	adds	r5, #2
 8008232:	4b2c      	ldr	r3, [pc, #176]	; (80082e4 <_strtol_l.constprop.0+0x108>)
 8008234:	0031      	movs	r1, r6
 8008236:	18fb      	adds	r3, r7, r3
 8008238:	0018      	movs	r0, r3
 800823a:	9303      	str	r3, [sp, #12]
 800823c:	f7f8 f806 	bl	800024c <__aeabi_uidivmod>
 8008240:	2200      	movs	r2, #0
 8008242:	9104      	str	r1, [sp, #16]
 8008244:	2101      	movs	r1, #1
 8008246:	4684      	mov	ip, r0
 8008248:	0010      	movs	r0, r2
 800824a:	4249      	negs	r1, r1
 800824c:	0023      	movs	r3, r4
 800824e:	3b30      	subs	r3, #48	; 0x30
 8008250:	2b09      	cmp	r3, #9
 8008252:	d903      	bls.n	800825c <_strtol_l.constprop.0+0x80>
 8008254:	3b11      	subs	r3, #17
 8008256:	2b19      	cmp	r3, #25
 8008258:	d81d      	bhi.n	8008296 <_strtol_l.constprop.0+0xba>
 800825a:	330a      	adds	r3, #10
 800825c:	429e      	cmp	r6, r3
 800825e:	dd1e      	ble.n	800829e <_strtol_l.constprop.0+0xc2>
 8008260:	1c54      	adds	r4, r2, #1
 8008262:	d009      	beq.n	8008278 <_strtol_l.constprop.0+0x9c>
 8008264:	000a      	movs	r2, r1
 8008266:	4584      	cmp	ip, r0
 8008268:	d306      	bcc.n	8008278 <_strtol_l.constprop.0+0x9c>
 800826a:	d102      	bne.n	8008272 <_strtol_l.constprop.0+0x96>
 800826c:	9c04      	ldr	r4, [sp, #16]
 800826e:	429c      	cmp	r4, r3
 8008270:	db02      	blt.n	8008278 <_strtol_l.constprop.0+0x9c>
 8008272:	2201      	movs	r2, #1
 8008274:	4370      	muls	r0, r6
 8008276:	1818      	adds	r0, r3, r0
 8008278:	782c      	ldrb	r4, [r5, #0]
 800827a:	3501      	adds	r5, #1
 800827c:	e7e6      	b.n	800824c <_strtol_l.constprop.0+0x70>
 800827e:	f001 f8ff 	bl	8009480 <__errno>
 8008282:	2316      	movs	r3, #22
 8008284:	6003      	str	r3, [r0, #0]
 8008286:	2000      	movs	r0, #0
 8008288:	b007      	add	sp, #28
 800828a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800828c:	2c2b      	cmp	r4, #43	; 0x2b
 800828e:	d1c2      	bne.n	8008216 <_strtol_l.constprop.0+0x3a>
 8008290:	781c      	ldrb	r4, [r3, #0]
 8008292:	1c95      	adds	r5, r2, #2
 8008294:	e7bf      	b.n	8008216 <_strtol_l.constprop.0+0x3a>
 8008296:	0023      	movs	r3, r4
 8008298:	3b61      	subs	r3, #97	; 0x61
 800829a:	2b19      	cmp	r3, #25
 800829c:	d9dd      	bls.n	800825a <_strtol_l.constprop.0+0x7e>
 800829e:	1c53      	adds	r3, r2, #1
 80082a0:	d109      	bne.n	80082b6 <_strtol_l.constprop.0+0xda>
 80082a2:	2322      	movs	r3, #34	; 0x22
 80082a4:	9a05      	ldr	r2, [sp, #20]
 80082a6:	9803      	ldr	r0, [sp, #12]
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	9b02      	ldr	r3, [sp, #8]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0eb      	beq.n	8008288 <_strtol_l.constprop.0+0xac>
 80082b0:	1e6b      	subs	r3, r5, #1
 80082b2:	9301      	str	r3, [sp, #4]
 80082b4:	e007      	b.n	80082c6 <_strtol_l.constprop.0+0xea>
 80082b6:	2f00      	cmp	r7, #0
 80082b8:	d000      	beq.n	80082bc <_strtol_l.constprop.0+0xe0>
 80082ba:	4240      	negs	r0, r0
 80082bc:	9b02      	ldr	r3, [sp, #8]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0e2      	beq.n	8008288 <_strtol_l.constprop.0+0xac>
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	d1f4      	bne.n	80082b0 <_strtol_l.constprop.0+0xd4>
 80082c6:	9b02      	ldr	r3, [sp, #8]
 80082c8:	9a01      	ldr	r2, [sp, #4]
 80082ca:	601a      	str	r2, [r3, #0]
 80082cc:	e7dc      	b.n	8008288 <_strtol_l.constprop.0+0xac>
 80082ce:	2430      	movs	r4, #48	; 0x30
 80082d0:	2e00      	cmp	r6, #0
 80082d2:	d1ae      	bne.n	8008232 <_strtol_l.constprop.0+0x56>
 80082d4:	3608      	adds	r6, #8
 80082d6:	e7ac      	b.n	8008232 <_strtol_l.constprop.0+0x56>
 80082d8:	2c30      	cmp	r4, #48	; 0x30
 80082da:	d0a2      	beq.n	8008222 <_strtol_l.constprop.0+0x46>
 80082dc:	260a      	movs	r6, #10
 80082de:	e7a8      	b.n	8008232 <_strtol_l.constprop.0+0x56>
 80082e0:	0800bfd9 	.word	0x0800bfd9
 80082e4:	7fffffff 	.word	0x7fffffff

080082e8 <_strtol_r>:
 80082e8:	b510      	push	{r4, lr}
 80082ea:	f7ff ff77 	bl	80081dc <_strtol_l.constprop.0>
 80082ee:	bd10      	pop	{r4, pc}

080082f0 <__cvt>:
 80082f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082f2:	001e      	movs	r6, r3
 80082f4:	2300      	movs	r3, #0
 80082f6:	0014      	movs	r4, r2
 80082f8:	b08b      	sub	sp, #44	; 0x2c
 80082fa:	429e      	cmp	r6, r3
 80082fc:	da04      	bge.n	8008308 <__cvt+0x18>
 80082fe:	2180      	movs	r1, #128	; 0x80
 8008300:	0609      	lsls	r1, r1, #24
 8008302:	1873      	adds	r3, r6, r1
 8008304:	001e      	movs	r6, r3
 8008306:	232d      	movs	r3, #45	; 0x2d
 8008308:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800830a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800830c:	7013      	strb	r3, [r2, #0]
 800830e:	2320      	movs	r3, #32
 8008310:	2203      	movs	r2, #3
 8008312:	439f      	bics	r7, r3
 8008314:	2f46      	cmp	r7, #70	; 0x46
 8008316:	d007      	beq.n	8008328 <__cvt+0x38>
 8008318:	003b      	movs	r3, r7
 800831a:	3b45      	subs	r3, #69	; 0x45
 800831c:	4259      	negs	r1, r3
 800831e:	414b      	adcs	r3, r1
 8008320:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008322:	3a01      	subs	r2, #1
 8008324:	18cb      	adds	r3, r1, r3
 8008326:	9310      	str	r3, [sp, #64]	; 0x40
 8008328:	ab09      	add	r3, sp, #36	; 0x24
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	ab08      	add	r3, sp, #32
 800832e:	9303      	str	r3, [sp, #12]
 8008330:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008332:	9200      	str	r2, [sp, #0]
 8008334:	9302      	str	r3, [sp, #8]
 8008336:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008338:	0022      	movs	r2, r4
 800833a:	9301      	str	r3, [sp, #4]
 800833c:	0033      	movs	r3, r6
 800833e:	f001 f97b 	bl	8009638 <_dtoa_r>
 8008342:	0005      	movs	r5, r0
 8008344:	2f47      	cmp	r7, #71	; 0x47
 8008346:	d102      	bne.n	800834e <__cvt+0x5e>
 8008348:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800834a:	07db      	lsls	r3, r3, #31
 800834c:	d528      	bpl.n	80083a0 <__cvt+0xb0>
 800834e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008350:	18eb      	adds	r3, r5, r3
 8008352:	9307      	str	r3, [sp, #28]
 8008354:	2f46      	cmp	r7, #70	; 0x46
 8008356:	d114      	bne.n	8008382 <__cvt+0x92>
 8008358:	782b      	ldrb	r3, [r5, #0]
 800835a:	2b30      	cmp	r3, #48	; 0x30
 800835c:	d10c      	bne.n	8008378 <__cvt+0x88>
 800835e:	2200      	movs	r2, #0
 8008360:	2300      	movs	r3, #0
 8008362:	0020      	movs	r0, r4
 8008364:	0031      	movs	r1, r6
 8008366:	f7f8 f871 	bl	800044c <__aeabi_dcmpeq>
 800836a:	2800      	cmp	r0, #0
 800836c:	d104      	bne.n	8008378 <__cvt+0x88>
 800836e:	2301      	movs	r3, #1
 8008370:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008376:	6013      	str	r3, [r2, #0]
 8008378:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800837a:	9a07      	ldr	r2, [sp, #28]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	18d3      	adds	r3, r2, r3
 8008380:	9307      	str	r3, [sp, #28]
 8008382:	2200      	movs	r2, #0
 8008384:	2300      	movs	r3, #0
 8008386:	0020      	movs	r0, r4
 8008388:	0031      	movs	r1, r6
 800838a:	f7f8 f85f 	bl	800044c <__aeabi_dcmpeq>
 800838e:	2800      	cmp	r0, #0
 8008390:	d001      	beq.n	8008396 <__cvt+0xa6>
 8008392:	9b07      	ldr	r3, [sp, #28]
 8008394:	9309      	str	r3, [sp, #36]	; 0x24
 8008396:	2230      	movs	r2, #48	; 0x30
 8008398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800839a:	9907      	ldr	r1, [sp, #28]
 800839c:	428b      	cmp	r3, r1
 800839e:	d306      	bcc.n	80083ae <__cvt+0xbe>
 80083a0:	0028      	movs	r0, r5
 80083a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80083a6:	1b5b      	subs	r3, r3, r5
 80083a8:	6013      	str	r3, [r2, #0]
 80083aa:	b00b      	add	sp, #44	; 0x2c
 80083ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ae:	1c59      	adds	r1, r3, #1
 80083b0:	9109      	str	r1, [sp, #36]	; 0x24
 80083b2:	701a      	strb	r2, [r3, #0]
 80083b4:	e7f0      	b.n	8008398 <__cvt+0xa8>

080083b6 <__exponent>:
 80083b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083b8:	1c83      	adds	r3, r0, #2
 80083ba:	b087      	sub	sp, #28
 80083bc:	9303      	str	r3, [sp, #12]
 80083be:	0005      	movs	r5, r0
 80083c0:	000c      	movs	r4, r1
 80083c2:	232b      	movs	r3, #43	; 0x2b
 80083c4:	7002      	strb	r2, [r0, #0]
 80083c6:	2900      	cmp	r1, #0
 80083c8:	da01      	bge.n	80083ce <__exponent+0x18>
 80083ca:	424c      	negs	r4, r1
 80083cc:	3302      	adds	r3, #2
 80083ce:	706b      	strb	r3, [r5, #1]
 80083d0:	2c09      	cmp	r4, #9
 80083d2:	dd2f      	ble.n	8008434 <__exponent+0x7e>
 80083d4:	270a      	movs	r7, #10
 80083d6:	ab04      	add	r3, sp, #16
 80083d8:	1dde      	adds	r6, r3, #7
 80083da:	0020      	movs	r0, r4
 80083dc:	0039      	movs	r1, r7
 80083de:	9601      	str	r6, [sp, #4]
 80083e0:	f7f8 f81e 	bl	8000420 <__aeabi_idivmod>
 80083e4:	3e01      	subs	r6, #1
 80083e6:	3130      	adds	r1, #48	; 0x30
 80083e8:	0020      	movs	r0, r4
 80083ea:	7031      	strb	r1, [r6, #0]
 80083ec:	0039      	movs	r1, r7
 80083ee:	9402      	str	r4, [sp, #8]
 80083f0:	f7f7 ff30 	bl	8000254 <__divsi3>
 80083f4:	9b02      	ldr	r3, [sp, #8]
 80083f6:	0004      	movs	r4, r0
 80083f8:	2b63      	cmp	r3, #99	; 0x63
 80083fa:	dcee      	bgt.n	80083da <__exponent+0x24>
 80083fc:	9b01      	ldr	r3, [sp, #4]
 80083fe:	3430      	adds	r4, #48	; 0x30
 8008400:	1e9a      	subs	r2, r3, #2
 8008402:	0013      	movs	r3, r2
 8008404:	9903      	ldr	r1, [sp, #12]
 8008406:	7014      	strb	r4, [r2, #0]
 8008408:	a804      	add	r0, sp, #16
 800840a:	3007      	adds	r0, #7
 800840c:	4298      	cmp	r0, r3
 800840e:	d80c      	bhi.n	800842a <__exponent+0x74>
 8008410:	2300      	movs	r3, #0
 8008412:	4282      	cmp	r2, r0
 8008414:	d804      	bhi.n	8008420 <__exponent+0x6a>
 8008416:	aa04      	add	r2, sp, #16
 8008418:	3309      	adds	r3, #9
 800841a:	189b      	adds	r3, r3, r2
 800841c:	9a01      	ldr	r2, [sp, #4]
 800841e:	1a9b      	subs	r3, r3, r2
 8008420:	9a03      	ldr	r2, [sp, #12]
 8008422:	18d3      	adds	r3, r2, r3
 8008424:	1b58      	subs	r0, r3, r5
 8008426:	b007      	add	sp, #28
 8008428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800842a:	7818      	ldrb	r0, [r3, #0]
 800842c:	3301      	adds	r3, #1
 800842e:	7008      	strb	r0, [r1, #0]
 8008430:	3101      	adds	r1, #1
 8008432:	e7e9      	b.n	8008408 <__exponent+0x52>
 8008434:	2330      	movs	r3, #48	; 0x30
 8008436:	3430      	adds	r4, #48	; 0x30
 8008438:	70ab      	strb	r3, [r5, #2]
 800843a:	70ec      	strb	r4, [r5, #3]
 800843c:	1d2b      	adds	r3, r5, #4
 800843e:	e7f1      	b.n	8008424 <__exponent+0x6e>

08008440 <_printf_float>:
 8008440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008442:	b095      	sub	sp, #84	; 0x54
 8008444:	000c      	movs	r4, r1
 8008446:	9208      	str	r2, [sp, #32]
 8008448:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800844a:	9309      	str	r3, [sp, #36]	; 0x24
 800844c:	0007      	movs	r7, r0
 800844e:	f000 ffc5 	bl	80093dc <_localeconv_r>
 8008452:	6803      	ldr	r3, [r0, #0]
 8008454:	0018      	movs	r0, r3
 8008456:	930c      	str	r3, [sp, #48]	; 0x30
 8008458:	f7f7 fe56 	bl	8000108 <strlen>
 800845c:	2300      	movs	r3, #0
 800845e:	9312      	str	r3, [sp, #72]	; 0x48
 8008460:	7e23      	ldrb	r3, [r4, #24]
 8008462:	2207      	movs	r2, #7
 8008464:	930a      	str	r3, [sp, #40]	; 0x28
 8008466:	6823      	ldr	r3, [r4, #0]
 8008468:	900d      	str	r0, [sp, #52]	; 0x34
 800846a:	930b      	str	r3, [sp, #44]	; 0x2c
 800846c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800846e:	682b      	ldr	r3, [r5, #0]
 8008470:	05c9      	lsls	r1, r1, #23
 8008472:	d547      	bpl.n	8008504 <_printf_float+0xc4>
 8008474:	189b      	adds	r3, r3, r2
 8008476:	4393      	bics	r3, r2
 8008478:	001a      	movs	r2, r3
 800847a:	3208      	adds	r2, #8
 800847c:	602a      	str	r2, [r5, #0]
 800847e:	681e      	ldr	r6, [r3, #0]
 8008480:	685d      	ldr	r5, [r3, #4]
 8008482:	0032      	movs	r2, r6
 8008484:	002b      	movs	r3, r5
 8008486:	64a2      	str	r2, [r4, #72]	; 0x48
 8008488:	64e3      	str	r3, [r4, #76]	; 0x4c
 800848a:	2201      	movs	r2, #1
 800848c:	006b      	lsls	r3, r5, #1
 800848e:	085b      	lsrs	r3, r3, #1
 8008490:	930e      	str	r3, [sp, #56]	; 0x38
 8008492:	0030      	movs	r0, r6
 8008494:	4bab      	ldr	r3, [pc, #684]	; (8008744 <_printf_float+0x304>)
 8008496:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008498:	4252      	negs	r2, r2
 800849a:	f7fa f8ed 	bl	8002678 <__aeabi_dcmpun>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d132      	bne.n	8008508 <_printf_float+0xc8>
 80084a2:	2201      	movs	r2, #1
 80084a4:	0030      	movs	r0, r6
 80084a6:	4ba7      	ldr	r3, [pc, #668]	; (8008744 <_printf_float+0x304>)
 80084a8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80084aa:	4252      	negs	r2, r2
 80084ac:	f7f7 ffde 	bl	800046c <__aeabi_dcmple>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d129      	bne.n	8008508 <_printf_float+0xc8>
 80084b4:	2200      	movs	r2, #0
 80084b6:	2300      	movs	r3, #0
 80084b8:	0030      	movs	r0, r6
 80084ba:	0029      	movs	r1, r5
 80084bc:	f7f7 ffcc 	bl	8000458 <__aeabi_dcmplt>
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d003      	beq.n	80084cc <_printf_float+0x8c>
 80084c4:	0023      	movs	r3, r4
 80084c6:	222d      	movs	r2, #45	; 0x2d
 80084c8:	3343      	adds	r3, #67	; 0x43
 80084ca:	701a      	strb	r2, [r3, #0]
 80084cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ce:	4d9e      	ldr	r5, [pc, #632]	; (8008748 <_printf_float+0x308>)
 80084d0:	2b47      	cmp	r3, #71	; 0x47
 80084d2:	d900      	bls.n	80084d6 <_printf_float+0x96>
 80084d4:	4d9d      	ldr	r5, [pc, #628]	; (800874c <_printf_float+0x30c>)
 80084d6:	2303      	movs	r3, #3
 80084d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084da:	6123      	str	r3, [r4, #16]
 80084dc:	3301      	adds	r3, #1
 80084de:	439a      	bics	r2, r3
 80084e0:	2300      	movs	r3, #0
 80084e2:	6022      	str	r2, [r4, #0]
 80084e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e8:	0021      	movs	r1, r4
 80084ea:	9300      	str	r3, [sp, #0]
 80084ec:	0038      	movs	r0, r7
 80084ee:	9b08      	ldr	r3, [sp, #32]
 80084f0:	aa13      	add	r2, sp, #76	; 0x4c
 80084f2:	f000 f9fb 	bl	80088ec <_printf_common>
 80084f6:	3001      	adds	r0, #1
 80084f8:	d000      	beq.n	80084fc <_printf_float+0xbc>
 80084fa:	e0a3      	b.n	8008644 <_printf_float+0x204>
 80084fc:	2001      	movs	r0, #1
 80084fe:	4240      	negs	r0, r0
 8008500:	b015      	add	sp, #84	; 0x54
 8008502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008504:	3307      	adds	r3, #7
 8008506:	e7b6      	b.n	8008476 <_printf_float+0x36>
 8008508:	0032      	movs	r2, r6
 800850a:	002b      	movs	r3, r5
 800850c:	0030      	movs	r0, r6
 800850e:	0029      	movs	r1, r5
 8008510:	f7fa f8b2 	bl	8002678 <__aeabi_dcmpun>
 8008514:	2800      	cmp	r0, #0
 8008516:	d00b      	beq.n	8008530 <_printf_float+0xf0>
 8008518:	2d00      	cmp	r5, #0
 800851a:	da03      	bge.n	8008524 <_printf_float+0xe4>
 800851c:	0023      	movs	r3, r4
 800851e:	222d      	movs	r2, #45	; 0x2d
 8008520:	3343      	adds	r3, #67	; 0x43
 8008522:	701a      	strb	r2, [r3, #0]
 8008524:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008526:	4d8a      	ldr	r5, [pc, #552]	; (8008750 <_printf_float+0x310>)
 8008528:	2b47      	cmp	r3, #71	; 0x47
 800852a:	d9d4      	bls.n	80084d6 <_printf_float+0x96>
 800852c:	4d89      	ldr	r5, [pc, #548]	; (8008754 <_printf_float+0x314>)
 800852e:	e7d2      	b.n	80084d6 <_printf_float+0x96>
 8008530:	2220      	movs	r2, #32
 8008532:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008534:	6863      	ldr	r3, [r4, #4]
 8008536:	4391      	bics	r1, r2
 8008538:	910e      	str	r1, [sp, #56]	; 0x38
 800853a:	1c5a      	adds	r2, r3, #1
 800853c:	d14a      	bne.n	80085d4 <_printf_float+0x194>
 800853e:	3307      	adds	r3, #7
 8008540:	6063      	str	r3, [r4, #4]
 8008542:	2380      	movs	r3, #128	; 0x80
 8008544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008546:	00db      	lsls	r3, r3, #3
 8008548:	4313      	orrs	r3, r2
 800854a:	2200      	movs	r2, #0
 800854c:	9206      	str	r2, [sp, #24]
 800854e:	aa12      	add	r2, sp, #72	; 0x48
 8008550:	9205      	str	r2, [sp, #20]
 8008552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	9204      	str	r2, [sp, #16]
 8008558:	aa11      	add	r2, sp, #68	; 0x44
 800855a:	9203      	str	r2, [sp, #12]
 800855c:	2223      	movs	r2, #35	; 0x23
 800855e:	a908      	add	r1, sp, #32
 8008560:	9301      	str	r3, [sp, #4]
 8008562:	6863      	ldr	r3, [r4, #4]
 8008564:	1852      	adds	r2, r2, r1
 8008566:	9202      	str	r2, [sp, #8]
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	0032      	movs	r2, r6
 800856c:	002b      	movs	r3, r5
 800856e:	0038      	movs	r0, r7
 8008570:	f7ff febe 	bl	80082f0 <__cvt>
 8008574:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008576:	0005      	movs	r5, r0
 8008578:	2b47      	cmp	r3, #71	; 0x47
 800857a:	d109      	bne.n	8008590 <_printf_float+0x150>
 800857c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800857e:	1cda      	adds	r2, r3, #3
 8008580:	db02      	blt.n	8008588 <_printf_float+0x148>
 8008582:	6862      	ldr	r2, [r4, #4]
 8008584:	4293      	cmp	r3, r2
 8008586:	dd49      	ble.n	800861c <_printf_float+0x1dc>
 8008588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800858a:	3b02      	subs	r3, #2
 800858c:	b2db      	uxtb	r3, r3
 800858e:	930a      	str	r3, [sp, #40]	; 0x28
 8008590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008592:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008594:	2b65      	cmp	r3, #101	; 0x65
 8008596:	d824      	bhi.n	80085e2 <_printf_float+0x1a2>
 8008598:	0020      	movs	r0, r4
 800859a:	001a      	movs	r2, r3
 800859c:	3901      	subs	r1, #1
 800859e:	3050      	adds	r0, #80	; 0x50
 80085a0:	9111      	str	r1, [sp, #68]	; 0x44
 80085a2:	f7ff ff08 	bl	80083b6 <__exponent>
 80085a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80085aa:	1813      	adds	r3, r2, r0
 80085ac:	6123      	str	r3, [r4, #16]
 80085ae:	2a01      	cmp	r2, #1
 80085b0:	dc02      	bgt.n	80085b8 <_printf_float+0x178>
 80085b2:	6822      	ldr	r2, [r4, #0]
 80085b4:	07d2      	lsls	r2, r2, #31
 80085b6:	d501      	bpl.n	80085bc <_printf_float+0x17c>
 80085b8:	3301      	adds	r3, #1
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	2323      	movs	r3, #35	; 0x23
 80085be:	aa08      	add	r2, sp, #32
 80085c0:	189b      	adds	r3, r3, r2
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d100      	bne.n	80085ca <_printf_float+0x18a>
 80085c8:	e78d      	b.n	80084e6 <_printf_float+0xa6>
 80085ca:	0023      	movs	r3, r4
 80085cc:	222d      	movs	r2, #45	; 0x2d
 80085ce:	3343      	adds	r3, #67	; 0x43
 80085d0:	701a      	strb	r2, [r3, #0]
 80085d2:	e788      	b.n	80084e6 <_printf_float+0xa6>
 80085d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085d6:	2a47      	cmp	r2, #71	; 0x47
 80085d8:	d1b3      	bne.n	8008542 <_printf_float+0x102>
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1b1      	bne.n	8008542 <_printf_float+0x102>
 80085de:	3301      	adds	r3, #1
 80085e0:	e7ae      	b.n	8008540 <_printf_float+0x100>
 80085e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085e4:	2b66      	cmp	r3, #102	; 0x66
 80085e6:	d11b      	bne.n	8008620 <_printf_float+0x1e0>
 80085e8:	6863      	ldr	r3, [r4, #4]
 80085ea:	2900      	cmp	r1, #0
 80085ec:	dd09      	ble.n	8008602 <_printf_float+0x1c2>
 80085ee:	6121      	str	r1, [r4, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d102      	bne.n	80085fa <_printf_float+0x1ba>
 80085f4:	6822      	ldr	r2, [r4, #0]
 80085f6:	07d2      	lsls	r2, r2, #31
 80085f8:	d50b      	bpl.n	8008612 <_printf_float+0x1d2>
 80085fa:	3301      	adds	r3, #1
 80085fc:	185b      	adds	r3, r3, r1
 80085fe:	6123      	str	r3, [r4, #16]
 8008600:	e007      	b.n	8008612 <_printf_float+0x1d2>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d103      	bne.n	800860e <_printf_float+0x1ce>
 8008606:	2201      	movs	r2, #1
 8008608:	6821      	ldr	r1, [r4, #0]
 800860a:	4211      	tst	r1, r2
 800860c:	d000      	beq.n	8008610 <_printf_float+0x1d0>
 800860e:	1c9a      	adds	r2, r3, #2
 8008610:	6122      	str	r2, [r4, #16]
 8008612:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008614:	65a3      	str	r3, [r4, #88]	; 0x58
 8008616:	2300      	movs	r3, #0
 8008618:	930b      	str	r3, [sp, #44]	; 0x2c
 800861a:	e7cf      	b.n	80085bc <_printf_float+0x17c>
 800861c:	2367      	movs	r3, #103	; 0x67
 800861e:	930a      	str	r3, [sp, #40]	; 0x28
 8008620:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008622:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008624:	4299      	cmp	r1, r3
 8008626:	db06      	blt.n	8008636 <_printf_float+0x1f6>
 8008628:	6823      	ldr	r3, [r4, #0]
 800862a:	6121      	str	r1, [r4, #16]
 800862c:	07db      	lsls	r3, r3, #31
 800862e:	d5f0      	bpl.n	8008612 <_printf_float+0x1d2>
 8008630:	3101      	adds	r1, #1
 8008632:	6121      	str	r1, [r4, #16]
 8008634:	e7ed      	b.n	8008612 <_printf_float+0x1d2>
 8008636:	2201      	movs	r2, #1
 8008638:	2900      	cmp	r1, #0
 800863a:	dc01      	bgt.n	8008640 <_printf_float+0x200>
 800863c:	1892      	adds	r2, r2, r2
 800863e:	1a52      	subs	r2, r2, r1
 8008640:	189b      	adds	r3, r3, r2
 8008642:	e7dc      	b.n	80085fe <_printf_float+0x1be>
 8008644:	6822      	ldr	r2, [r4, #0]
 8008646:	0553      	lsls	r3, r2, #21
 8008648:	d408      	bmi.n	800865c <_printf_float+0x21c>
 800864a:	6923      	ldr	r3, [r4, #16]
 800864c:	002a      	movs	r2, r5
 800864e:	0038      	movs	r0, r7
 8008650:	9908      	ldr	r1, [sp, #32]
 8008652:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008654:	47a8      	blx	r5
 8008656:	3001      	adds	r0, #1
 8008658:	d12a      	bne.n	80086b0 <_printf_float+0x270>
 800865a:	e74f      	b.n	80084fc <_printf_float+0xbc>
 800865c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800865e:	2b65      	cmp	r3, #101	; 0x65
 8008660:	d800      	bhi.n	8008664 <_printf_float+0x224>
 8008662:	e0ec      	b.n	800883e <_printf_float+0x3fe>
 8008664:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008666:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008668:	2200      	movs	r2, #0
 800866a:	2300      	movs	r3, #0
 800866c:	f7f7 feee 	bl	800044c <__aeabi_dcmpeq>
 8008670:	2800      	cmp	r0, #0
 8008672:	d034      	beq.n	80086de <_printf_float+0x29e>
 8008674:	2301      	movs	r3, #1
 8008676:	0038      	movs	r0, r7
 8008678:	4a37      	ldr	r2, [pc, #220]	; (8008758 <_printf_float+0x318>)
 800867a:	9908      	ldr	r1, [sp, #32]
 800867c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800867e:	47a8      	blx	r5
 8008680:	3001      	adds	r0, #1
 8008682:	d100      	bne.n	8008686 <_printf_float+0x246>
 8008684:	e73a      	b.n	80084fc <_printf_float+0xbc>
 8008686:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008688:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800868a:	429a      	cmp	r2, r3
 800868c:	db02      	blt.n	8008694 <_printf_float+0x254>
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	07db      	lsls	r3, r3, #31
 8008692:	d50d      	bpl.n	80086b0 <_printf_float+0x270>
 8008694:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008696:	0038      	movs	r0, r7
 8008698:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800869a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800869c:	9908      	ldr	r1, [sp, #32]
 800869e:	47a8      	blx	r5
 80086a0:	2500      	movs	r5, #0
 80086a2:	3001      	adds	r0, #1
 80086a4:	d100      	bne.n	80086a8 <_printf_float+0x268>
 80086a6:	e729      	b.n	80084fc <_printf_float+0xbc>
 80086a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086aa:	3b01      	subs	r3, #1
 80086ac:	42ab      	cmp	r3, r5
 80086ae:	dc0a      	bgt.n	80086c6 <_printf_float+0x286>
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	079b      	lsls	r3, r3, #30
 80086b4:	d500      	bpl.n	80086b8 <_printf_float+0x278>
 80086b6:	e116      	b.n	80088e6 <_printf_float+0x4a6>
 80086b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80086ba:	68e0      	ldr	r0, [r4, #12]
 80086bc:	4298      	cmp	r0, r3
 80086be:	db00      	blt.n	80086c2 <_printf_float+0x282>
 80086c0:	e71e      	b.n	8008500 <_printf_float+0xc0>
 80086c2:	0018      	movs	r0, r3
 80086c4:	e71c      	b.n	8008500 <_printf_float+0xc0>
 80086c6:	0022      	movs	r2, r4
 80086c8:	2301      	movs	r3, #1
 80086ca:	0038      	movs	r0, r7
 80086cc:	9908      	ldr	r1, [sp, #32]
 80086ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80086d0:	321a      	adds	r2, #26
 80086d2:	47b0      	blx	r6
 80086d4:	3001      	adds	r0, #1
 80086d6:	d100      	bne.n	80086da <_printf_float+0x29a>
 80086d8:	e710      	b.n	80084fc <_printf_float+0xbc>
 80086da:	3501      	adds	r5, #1
 80086dc:	e7e4      	b.n	80086a8 <_printf_float+0x268>
 80086de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	dc3b      	bgt.n	800875c <_printf_float+0x31c>
 80086e4:	2301      	movs	r3, #1
 80086e6:	0038      	movs	r0, r7
 80086e8:	4a1b      	ldr	r2, [pc, #108]	; (8008758 <_printf_float+0x318>)
 80086ea:	9908      	ldr	r1, [sp, #32]
 80086ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80086ee:	47b0      	blx	r6
 80086f0:	3001      	adds	r0, #1
 80086f2:	d100      	bne.n	80086f6 <_printf_float+0x2b6>
 80086f4:	e702      	b.n	80084fc <_printf_float+0xbc>
 80086f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80086f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086fa:	4313      	orrs	r3, r2
 80086fc:	d102      	bne.n	8008704 <_printf_float+0x2c4>
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	07db      	lsls	r3, r3, #31
 8008702:	d5d5      	bpl.n	80086b0 <_printf_float+0x270>
 8008704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008706:	0038      	movs	r0, r7
 8008708:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800870a:	9908      	ldr	r1, [sp, #32]
 800870c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800870e:	47b0      	blx	r6
 8008710:	2300      	movs	r3, #0
 8008712:	3001      	adds	r0, #1
 8008714:	d100      	bne.n	8008718 <_printf_float+0x2d8>
 8008716:	e6f1      	b.n	80084fc <_printf_float+0xbc>
 8008718:	930a      	str	r3, [sp, #40]	; 0x28
 800871a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800871c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800871e:	425b      	negs	r3, r3
 8008720:	4293      	cmp	r3, r2
 8008722:	dc01      	bgt.n	8008728 <_printf_float+0x2e8>
 8008724:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008726:	e791      	b.n	800864c <_printf_float+0x20c>
 8008728:	0022      	movs	r2, r4
 800872a:	2301      	movs	r3, #1
 800872c:	0038      	movs	r0, r7
 800872e:	9908      	ldr	r1, [sp, #32]
 8008730:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008732:	321a      	adds	r2, #26
 8008734:	47b0      	blx	r6
 8008736:	3001      	adds	r0, #1
 8008738:	d100      	bne.n	800873c <_printf_float+0x2fc>
 800873a:	e6df      	b.n	80084fc <_printf_float+0xbc>
 800873c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800873e:	3301      	adds	r3, #1
 8008740:	e7ea      	b.n	8008718 <_printf_float+0x2d8>
 8008742:	46c0      	nop			; (mov r8, r8)
 8008744:	7fefffff 	.word	0x7fefffff
 8008748:	0800c0d9 	.word	0x0800c0d9
 800874c:	0800c0dd 	.word	0x0800c0dd
 8008750:	0800c0e1 	.word	0x0800c0e1
 8008754:	0800c0e5 	.word	0x0800c0e5
 8008758:	0800c0e9 	.word	0x0800c0e9
 800875c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800875e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008760:	920a      	str	r2, [sp, #40]	; 0x28
 8008762:	429a      	cmp	r2, r3
 8008764:	dd00      	ble.n	8008768 <_printf_float+0x328>
 8008766:	930a      	str	r3, [sp, #40]	; 0x28
 8008768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800876a:	2b00      	cmp	r3, #0
 800876c:	dc3d      	bgt.n	80087ea <_printf_float+0x3aa>
 800876e:	2300      	movs	r3, #0
 8008770:	930e      	str	r3, [sp, #56]	; 0x38
 8008772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008774:	43db      	mvns	r3, r3
 8008776:	17db      	asrs	r3, r3, #31
 8008778:	930f      	str	r3, [sp, #60]	; 0x3c
 800877a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800877c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800877e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008780:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008782:	4013      	ands	r3, r2
 8008784:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008786:	1ad3      	subs	r3, r2, r3
 8008788:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800878a:	4293      	cmp	r3, r2
 800878c:	dc36      	bgt.n	80087fc <_printf_float+0x3bc>
 800878e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008790:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008792:	429a      	cmp	r2, r3
 8008794:	db40      	blt.n	8008818 <_printf_float+0x3d8>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	07db      	lsls	r3, r3, #31
 800879a:	d43d      	bmi.n	8008818 <_printf_float+0x3d8>
 800879c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800879e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80087a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087a2:	1af3      	subs	r3, r6, r3
 80087a4:	1ab6      	subs	r6, r6, r2
 80087a6:	429e      	cmp	r6, r3
 80087a8:	dd00      	ble.n	80087ac <_printf_float+0x36c>
 80087aa:	001e      	movs	r6, r3
 80087ac:	2e00      	cmp	r6, #0
 80087ae:	dc3c      	bgt.n	800882a <_printf_float+0x3ea>
 80087b0:	2300      	movs	r3, #0
 80087b2:	930a      	str	r3, [sp, #40]	; 0x28
 80087b4:	43f3      	mvns	r3, r6
 80087b6:	17db      	asrs	r3, r3, #31
 80087b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80087bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087be:	1a9b      	subs	r3, r3, r2
 80087c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087c2:	4032      	ands	r2, r6
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087c8:	4293      	cmp	r3, r2
 80087ca:	dc00      	bgt.n	80087ce <_printf_float+0x38e>
 80087cc:	e770      	b.n	80086b0 <_printf_float+0x270>
 80087ce:	0022      	movs	r2, r4
 80087d0:	2301      	movs	r3, #1
 80087d2:	0038      	movs	r0, r7
 80087d4:	9908      	ldr	r1, [sp, #32]
 80087d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80087d8:	321a      	adds	r2, #26
 80087da:	47a8      	blx	r5
 80087dc:	3001      	adds	r0, #1
 80087de:	d100      	bne.n	80087e2 <_printf_float+0x3a2>
 80087e0:	e68c      	b.n	80084fc <_printf_float+0xbc>
 80087e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e4:	3301      	adds	r3, #1
 80087e6:	930a      	str	r3, [sp, #40]	; 0x28
 80087e8:	e7e7      	b.n	80087ba <_printf_float+0x37a>
 80087ea:	002a      	movs	r2, r5
 80087ec:	0038      	movs	r0, r7
 80087ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f0:	9908      	ldr	r1, [sp, #32]
 80087f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80087f4:	47b0      	blx	r6
 80087f6:	3001      	adds	r0, #1
 80087f8:	d1b9      	bne.n	800876e <_printf_float+0x32e>
 80087fa:	e67f      	b.n	80084fc <_printf_float+0xbc>
 80087fc:	0022      	movs	r2, r4
 80087fe:	2301      	movs	r3, #1
 8008800:	0038      	movs	r0, r7
 8008802:	9908      	ldr	r1, [sp, #32]
 8008804:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008806:	321a      	adds	r2, #26
 8008808:	47b0      	blx	r6
 800880a:	3001      	adds	r0, #1
 800880c:	d100      	bne.n	8008810 <_printf_float+0x3d0>
 800880e:	e675      	b.n	80084fc <_printf_float+0xbc>
 8008810:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008812:	3301      	adds	r3, #1
 8008814:	930e      	str	r3, [sp, #56]	; 0x38
 8008816:	e7b0      	b.n	800877a <_printf_float+0x33a>
 8008818:	0038      	movs	r0, r7
 800881a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800881c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800881e:	9908      	ldr	r1, [sp, #32]
 8008820:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008822:	47b0      	blx	r6
 8008824:	3001      	adds	r0, #1
 8008826:	d1b9      	bne.n	800879c <_printf_float+0x35c>
 8008828:	e668      	b.n	80084fc <_printf_float+0xbc>
 800882a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800882c:	0038      	movs	r0, r7
 800882e:	18ea      	adds	r2, r5, r3
 8008830:	9908      	ldr	r1, [sp, #32]
 8008832:	0033      	movs	r3, r6
 8008834:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008836:	47a8      	blx	r5
 8008838:	3001      	adds	r0, #1
 800883a:	d1b9      	bne.n	80087b0 <_printf_float+0x370>
 800883c:	e65e      	b.n	80084fc <_printf_float+0xbc>
 800883e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008840:	2b01      	cmp	r3, #1
 8008842:	dc02      	bgt.n	800884a <_printf_float+0x40a>
 8008844:	2301      	movs	r3, #1
 8008846:	421a      	tst	r2, r3
 8008848:	d03a      	beq.n	80088c0 <_printf_float+0x480>
 800884a:	2301      	movs	r3, #1
 800884c:	002a      	movs	r2, r5
 800884e:	0038      	movs	r0, r7
 8008850:	9908      	ldr	r1, [sp, #32]
 8008852:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008854:	47b0      	blx	r6
 8008856:	3001      	adds	r0, #1
 8008858:	d100      	bne.n	800885c <_printf_float+0x41c>
 800885a:	e64f      	b.n	80084fc <_printf_float+0xbc>
 800885c:	0038      	movs	r0, r7
 800885e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008860:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008862:	9908      	ldr	r1, [sp, #32]
 8008864:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008866:	47b0      	blx	r6
 8008868:	3001      	adds	r0, #1
 800886a:	d100      	bne.n	800886e <_printf_float+0x42e>
 800886c:	e646      	b.n	80084fc <_printf_float+0xbc>
 800886e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008870:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008872:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008874:	2200      	movs	r2, #0
 8008876:	001e      	movs	r6, r3
 8008878:	2300      	movs	r3, #0
 800887a:	f7f7 fde7 	bl	800044c <__aeabi_dcmpeq>
 800887e:	2800      	cmp	r0, #0
 8008880:	d11c      	bne.n	80088bc <_printf_float+0x47c>
 8008882:	0033      	movs	r3, r6
 8008884:	1c6a      	adds	r2, r5, #1
 8008886:	3b01      	subs	r3, #1
 8008888:	0038      	movs	r0, r7
 800888a:	9908      	ldr	r1, [sp, #32]
 800888c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800888e:	47a8      	blx	r5
 8008890:	3001      	adds	r0, #1
 8008892:	d10f      	bne.n	80088b4 <_printf_float+0x474>
 8008894:	e632      	b.n	80084fc <_printf_float+0xbc>
 8008896:	0022      	movs	r2, r4
 8008898:	2301      	movs	r3, #1
 800889a:	0038      	movs	r0, r7
 800889c:	9908      	ldr	r1, [sp, #32]
 800889e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80088a0:	321a      	adds	r2, #26
 80088a2:	47b0      	blx	r6
 80088a4:	3001      	adds	r0, #1
 80088a6:	d100      	bne.n	80088aa <_printf_float+0x46a>
 80088a8:	e628      	b.n	80084fc <_printf_float+0xbc>
 80088aa:	3501      	adds	r5, #1
 80088ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088ae:	3b01      	subs	r3, #1
 80088b0:	42ab      	cmp	r3, r5
 80088b2:	dcf0      	bgt.n	8008896 <_printf_float+0x456>
 80088b4:	0022      	movs	r2, r4
 80088b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088b8:	3250      	adds	r2, #80	; 0x50
 80088ba:	e6c8      	b.n	800864e <_printf_float+0x20e>
 80088bc:	2500      	movs	r5, #0
 80088be:	e7f5      	b.n	80088ac <_printf_float+0x46c>
 80088c0:	002a      	movs	r2, r5
 80088c2:	e7e1      	b.n	8008888 <_printf_float+0x448>
 80088c4:	0022      	movs	r2, r4
 80088c6:	2301      	movs	r3, #1
 80088c8:	0038      	movs	r0, r7
 80088ca:	9908      	ldr	r1, [sp, #32]
 80088cc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80088ce:	3219      	adds	r2, #25
 80088d0:	47b0      	blx	r6
 80088d2:	3001      	adds	r0, #1
 80088d4:	d100      	bne.n	80088d8 <_printf_float+0x498>
 80088d6:	e611      	b.n	80084fc <_printf_float+0xbc>
 80088d8:	3501      	adds	r5, #1
 80088da:	68e3      	ldr	r3, [r4, #12]
 80088dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088de:	1a9b      	subs	r3, r3, r2
 80088e0:	42ab      	cmp	r3, r5
 80088e2:	dcef      	bgt.n	80088c4 <_printf_float+0x484>
 80088e4:	e6e8      	b.n	80086b8 <_printf_float+0x278>
 80088e6:	2500      	movs	r5, #0
 80088e8:	e7f7      	b.n	80088da <_printf_float+0x49a>
 80088ea:	46c0      	nop			; (mov r8, r8)

080088ec <_printf_common>:
 80088ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088ee:	0016      	movs	r6, r2
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	688a      	ldr	r2, [r1, #8]
 80088f4:	690b      	ldr	r3, [r1, #16]
 80088f6:	000c      	movs	r4, r1
 80088f8:	9000      	str	r0, [sp, #0]
 80088fa:	4293      	cmp	r3, r2
 80088fc:	da00      	bge.n	8008900 <_printf_common+0x14>
 80088fe:	0013      	movs	r3, r2
 8008900:	0022      	movs	r2, r4
 8008902:	6033      	str	r3, [r6, #0]
 8008904:	3243      	adds	r2, #67	; 0x43
 8008906:	7812      	ldrb	r2, [r2, #0]
 8008908:	2a00      	cmp	r2, #0
 800890a:	d001      	beq.n	8008910 <_printf_common+0x24>
 800890c:	3301      	adds	r3, #1
 800890e:	6033      	str	r3, [r6, #0]
 8008910:	6823      	ldr	r3, [r4, #0]
 8008912:	069b      	lsls	r3, r3, #26
 8008914:	d502      	bpl.n	800891c <_printf_common+0x30>
 8008916:	6833      	ldr	r3, [r6, #0]
 8008918:	3302      	adds	r3, #2
 800891a:	6033      	str	r3, [r6, #0]
 800891c:	6822      	ldr	r2, [r4, #0]
 800891e:	2306      	movs	r3, #6
 8008920:	0015      	movs	r5, r2
 8008922:	401d      	ands	r5, r3
 8008924:	421a      	tst	r2, r3
 8008926:	d027      	beq.n	8008978 <_printf_common+0x8c>
 8008928:	0023      	movs	r3, r4
 800892a:	3343      	adds	r3, #67	; 0x43
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	1e5a      	subs	r2, r3, #1
 8008930:	4193      	sbcs	r3, r2
 8008932:	6822      	ldr	r2, [r4, #0]
 8008934:	0692      	lsls	r2, r2, #26
 8008936:	d430      	bmi.n	800899a <_printf_common+0xae>
 8008938:	0022      	movs	r2, r4
 800893a:	9901      	ldr	r1, [sp, #4]
 800893c:	9800      	ldr	r0, [sp, #0]
 800893e:	9d08      	ldr	r5, [sp, #32]
 8008940:	3243      	adds	r2, #67	; 0x43
 8008942:	47a8      	blx	r5
 8008944:	3001      	adds	r0, #1
 8008946:	d025      	beq.n	8008994 <_printf_common+0xa8>
 8008948:	2206      	movs	r2, #6
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	2500      	movs	r5, #0
 800894e:	4013      	ands	r3, r2
 8008950:	2b04      	cmp	r3, #4
 8008952:	d105      	bne.n	8008960 <_printf_common+0x74>
 8008954:	6833      	ldr	r3, [r6, #0]
 8008956:	68e5      	ldr	r5, [r4, #12]
 8008958:	1aed      	subs	r5, r5, r3
 800895a:	43eb      	mvns	r3, r5
 800895c:	17db      	asrs	r3, r3, #31
 800895e:	401d      	ands	r5, r3
 8008960:	68a3      	ldr	r3, [r4, #8]
 8008962:	6922      	ldr	r2, [r4, #16]
 8008964:	4293      	cmp	r3, r2
 8008966:	dd01      	ble.n	800896c <_printf_common+0x80>
 8008968:	1a9b      	subs	r3, r3, r2
 800896a:	18ed      	adds	r5, r5, r3
 800896c:	2600      	movs	r6, #0
 800896e:	42b5      	cmp	r5, r6
 8008970:	d120      	bne.n	80089b4 <_printf_common+0xc8>
 8008972:	2000      	movs	r0, #0
 8008974:	e010      	b.n	8008998 <_printf_common+0xac>
 8008976:	3501      	adds	r5, #1
 8008978:	68e3      	ldr	r3, [r4, #12]
 800897a:	6832      	ldr	r2, [r6, #0]
 800897c:	1a9b      	subs	r3, r3, r2
 800897e:	42ab      	cmp	r3, r5
 8008980:	ddd2      	ble.n	8008928 <_printf_common+0x3c>
 8008982:	0022      	movs	r2, r4
 8008984:	2301      	movs	r3, #1
 8008986:	9901      	ldr	r1, [sp, #4]
 8008988:	9800      	ldr	r0, [sp, #0]
 800898a:	9f08      	ldr	r7, [sp, #32]
 800898c:	3219      	adds	r2, #25
 800898e:	47b8      	blx	r7
 8008990:	3001      	adds	r0, #1
 8008992:	d1f0      	bne.n	8008976 <_printf_common+0x8a>
 8008994:	2001      	movs	r0, #1
 8008996:	4240      	negs	r0, r0
 8008998:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800899a:	2030      	movs	r0, #48	; 0x30
 800899c:	18e1      	adds	r1, r4, r3
 800899e:	3143      	adds	r1, #67	; 0x43
 80089a0:	7008      	strb	r0, [r1, #0]
 80089a2:	0021      	movs	r1, r4
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	3145      	adds	r1, #69	; 0x45
 80089a8:	7809      	ldrb	r1, [r1, #0]
 80089aa:	18a2      	adds	r2, r4, r2
 80089ac:	3243      	adds	r2, #67	; 0x43
 80089ae:	3302      	adds	r3, #2
 80089b0:	7011      	strb	r1, [r2, #0]
 80089b2:	e7c1      	b.n	8008938 <_printf_common+0x4c>
 80089b4:	0022      	movs	r2, r4
 80089b6:	2301      	movs	r3, #1
 80089b8:	9901      	ldr	r1, [sp, #4]
 80089ba:	9800      	ldr	r0, [sp, #0]
 80089bc:	9f08      	ldr	r7, [sp, #32]
 80089be:	321a      	adds	r2, #26
 80089c0:	47b8      	blx	r7
 80089c2:	3001      	adds	r0, #1
 80089c4:	d0e6      	beq.n	8008994 <_printf_common+0xa8>
 80089c6:	3601      	adds	r6, #1
 80089c8:	e7d1      	b.n	800896e <_printf_common+0x82>
	...

080089cc <_printf_i>:
 80089cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089ce:	b08b      	sub	sp, #44	; 0x2c
 80089d0:	9206      	str	r2, [sp, #24]
 80089d2:	000a      	movs	r2, r1
 80089d4:	3243      	adds	r2, #67	; 0x43
 80089d6:	9307      	str	r3, [sp, #28]
 80089d8:	9005      	str	r0, [sp, #20]
 80089da:	9204      	str	r2, [sp, #16]
 80089dc:	7e0a      	ldrb	r2, [r1, #24]
 80089de:	000c      	movs	r4, r1
 80089e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089e2:	2a78      	cmp	r2, #120	; 0x78
 80089e4:	d809      	bhi.n	80089fa <_printf_i+0x2e>
 80089e6:	2a62      	cmp	r2, #98	; 0x62
 80089e8:	d80b      	bhi.n	8008a02 <_printf_i+0x36>
 80089ea:	2a00      	cmp	r2, #0
 80089ec:	d100      	bne.n	80089f0 <_printf_i+0x24>
 80089ee:	e0be      	b.n	8008b6e <_printf_i+0x1a2>
 80089f0:	497c      	ldr	r1, [pc, #496]	; (8008be4 <_printf_i+0x218>)
 80089f2:	9103      	str	r1, [sp, #12]
 80089f4:	2a58      	cmp	r2, #88	; 0x58
 80089f6:	d100      	bne.n	80089fa <_printf_i+0x2e>
 80089f8:	e093      	b.n	8008b22 <_printf_i+0x156>
 80089fa:	0026      	movs	r6, r4
 80089fc:	3642      	adds	r6, #66	; 0x42
 80089fe:	7032      	strb	r2, [r6, #0]
 8008a00:	e022      	b.n	8008a48 <_printf_i+0x7c>
 8008a02:	0010      	movs	r0, r2
 8008a04:	3863      	subs	r0, #99	; 0x63
 8008a06:	2815      	cmp	r0, #21
 8008a08:	d8f7      	bhi.n	80089fa <_printf_i+0x2e>
 8008a0a:	f7f7 fb8f 	bl	800012c <__gnu_thumb1_case_shi>
 8008a0e:	0016      	.short	0x0016
 8008a10:	fff6001f 	.word	0xfff6001f
 8008a14:	fff6fff6 	.word	0xfff6fff6
 8008a18:	001ffff6 	.word	0x001ffff6
 8008a1c:	fff6fff6 	.word	0xfff6fff6
 8008a20:	fff6fff6 	.word	0xfff6fff6
 8008a24:	003600a3 	.word	0x003600a3
 8008a28:	fff60083 	.word	0xfff60083
 8008a2c:	00b4fff6 	.word	0x00b4fff6
 8008a30:	0036fff6 	.word	0x0036fff6
 8008a34:	fff6fff6 	.word	0xfff6fff6
 8008a38:	0087      	.short	0x0087
 8008a3a:	0026      	movs	r6, r4
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	3642      	adds	r6, #66	; 0x42
 8008a40:	1d11      	adds	r1, r2, #4
 8008a42:	6019      	str	r1, [r3, #0]
 8008a44:	6813      	ldr	r3, [r2, #0]
 8008a46:	7033      	strb	r3, [r6, #0]
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e0a2      	b.n	8008b92 <_printf_i+0x1c6>
 8008a4c:	6818      	ldr	r0, [r3, #0]
 8008a4e:	6809      	ldr	r1, [r1, #0]
 8008a50:	1d02      	adds	r2, r0, #4
 8008a52:	060d      	lsls	r5, r1, #24
 8008a54:	d50b      	bpl.n	8008a6e <_printf_i+0xa2>
 8008a56:	6805      	ldr	r5, [r0, #0]
 8008a58:	601a      	str	r2, [r3, #0]
 8008a5a:	2d00      	cmp	r5, #0
 8008a5c:	da03      	bge.n	8008a66 <_printf_i+0x9a>
 8008a5e:	232d      	movs	r3, #45	; 0x2d
 8008a60:	9a04      	ldr	r2, [sp, #16]
 8008a62:	426d      	negs	r5, r5
 8008a64:	7013      	strb	r3, [r2, #0]
 8008a66:	4b5f      	ldr	r3, [pc, #380]	; (8008be4 <_printf_i+0x218>)
 8008a68:	270a      	movs	r7, #10
 8008a6a:	9303      	str	r3, [sp, #12]
 8008a6c:	e01b      	b.n	8008aa6 <_printf_i+0xda>
 8008a6e:	6805      	ldr	r5, [r0, #0]
 8008a70:	601a      	str	r2, [r3, #0]
 8008a72:	0649      	lsls	r1, r1, #25
 8008a74:	d5f1      	bpl.n	8008a5a <_printf_i+0x8e>
 8008a76:	b22d      	sxth	r5, r5
 8008a78:	e7ef      	b.n	8008a5a <_printf_i+0x8e>
 8008a7a:	680d      	ldr	r5, [r1, #0]
 8008a7c:	6819      	ldr	r1, [r3, #0]
 8008a7e:	1d08      	adds	r0, r1, #4
 8008a80:	6018      	str	r0, [r3, #0]
 8008a82:	062e      	lsls	r6, r5, #24
 8008a84:	d501      	bpl.n	8008a8a <_printf_i+0xbe>
 8008a86:	680d      	ldr	r5, [r1, #0]
 8008a88:	e003      	b.n	8008a92 <_printf_i+0xc6>
 8008a8a:	066d      	lsls	r5, r5, #25
 8008a8c:	d5fb      	bpl.n	8008a86 <_printf_i+0xba>
 8008a8e:	680d      	ldr	r5, [r1, #0]
 8008a90:	b2ad      	uxth	r5, r5
 8008a92:	4b54      	ldr	r3, [pc, #336]	; (8008be4 <_printf_i+0x218>)
 8008a94:	2708      	movs	r7, #8
 8008a96:	9303      	str	r3, [sp, #12]
 8008a98:	2a6f      	cmp	r2, #111	; 0x6f
 8008a9a:	d000      	beq.n	8008a9e <_printf_i+0xd2>
 8008a9c:	3702      	adds	r7, #2
 8008a9e:	0023      	movs	r3, r4
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	3343      	adds	r3, #67	; 0x43
 8008aa4:	701a      	strb	r2, [r3, #0]
 8008aa6:	6863      	ldr	r3, [r4, #4]
 8008aa8:	60a3      	str	r3, [r4, #8]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	db03      	blt.n	8008ab6 <_printf_i+0xea>
 8008aae:	2104      	movs	r1, #4
 8008ab0:	6822      	ldr	r2, [r4, #0]
 8008ab2:	438a      	bics	r2, r1
 8008ab4:	6022      	str	r2, [r4, #0]
 8008ab6:	2d00      	cmp	r5, #0
 8008ab8:	d102      	bne.n	8008ac0 <_printf_i+0xf4>
 8008aba:	9e04      	ldr	r6, [sp, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00c      	beq.n	8008ada <_printf_i+0x10e>
 8008ac0:	9e04      	ldr	r6, [sp, #16]
 8008ac2:	0028      	movs	r0, r5
 8008ac4:	0039      	movs	r1, r7
 8008ac6:	f7f7 fbc1 	bl	800024c <__aeabi_uidivmod>
 8008aca:	9b03      	ldr	r3, [sp, #12]
 8008acc:	3e01      	subs	r6, #1
 8008ace:	5c5b      	ldrb	r3, [r3, r1]
 8008ad0:	7033      	strb	r3, [r6, #0]
 8008ad2:	002b      	movs	r3, r5
 8008ad4:	0005      	movs	r5, r0
 8008ad6:	429f      	cmp	r7, r3
 8008ad8:	d9f3      	bls.n	8008ac2 <_printf_i+0xf6>
 8008ada:	2f08      	cmp	r7, #8
 8008adc:	d109      	bne.n	8008af2 <_printf_i+0x126>
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	07db      	lsls	r3, r3, #31
 8008ae2:	d506      	bpl.n	8008af2 <_printf_i+0x126>
 8008ae4:	6862      	ldr	r2, [r4, #4]
 8008ae6:	6923      	ldr	r3, [r4, #16]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	dc02      	bgt.n	8008af2 <_printf_i+0x126>
 8008aec:	2330      	movs	r3, #48	; 0x30
 8008aee:	3e01      	subs	r6, #1
 8008af0:	7033      	strb	r3, [r6, #0]
 8008af2:	9b04      	ldr	r3, [sp, #16]
 8008af4:	1b9b      	subs	r3, r3, r6
 8008af6:	6123      	str	r3, [r4, #16]
 8008af8:	9b07      	ldr	r3, [sp, #28]
 8008afa:	0021      	movs	r1, r4
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	9805      	ldr	r0, [sp, #20]
 8008b00:	9b06      	ldr	r3, [sp, #24]
 8008b02:	aa09      	add	r2, sp, #36	; 0x24
 8008b04:	f7ff fef2 	bl	80088ec <_printf_common>
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d147      	bne.n	8008b9c <_printf_i+0x1d0>
 8008b0c:	2001      	movs	r0, #1
 8008b0e:	4240      	negs	r0, r0
 8008b10:	b00b      	add	sp, #44	; 0x2c
 8008b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b14:	2220      	movs	r2, #32
 8008b16:	6809      	ldr	r1, [r1, #0]
 8008b18:	430a      	orrs	r2, r1
 8008b1a:	6022      	str	r2, [r4, #0]
 8008b1c:	2278      	movs	r2, #120	; 0x78
 8008b1e:	4932      	ldr	r1, [pc, #200]	; (8008be8 <_printf_i+0x21c>)
 8008b20:	9103      	str	r1, [sp, #12]
 8008b22:	0021      	movs	r1, r4
 8008b24:	3145      	adds	r1, #69	; 0x45
 8008b26:	700a      	strb	r2, [r1, #0]
 8008b28:	6819      	ldr	r1, [r3, #0]
 8008b2a:	6822      	ldr	r2, [r4, #0]
 8008b2c:	c920      	ldmia	r1!, {r5}
 8008b2e:	0610      	lsls	r0, r2, #24
 8008b30:	d402      	bmi.n	8008b38 <_printf_i+0x16c>
 8008b32:	0650      	lsls	r0, r2, #25
 8008b34:	d500      	bpl.n	8008b38 <_printf_i+0x16c>
 8008b36:	b2ad      	uxth	r5, r5
 8008b38:	6019      	str	r1, [r3, #0]
 8008b3a:	07d3      	lsls	r3, r2, #31
 8008b3c:	d502      	bpl.n	8008b44 <_printf_i+0x178>
 8008b3e:	2320      	movs	r3, #32
 8008b40:	4313      	orrs	r3, r2
 8008b42:	6023      	str	r3, [r4, #0]
 8008b44:	2710      	movs	r7, #16
 8008b46:	2d00      	cmp	r5, #0
 8008b48:	d1a9      	bne.n	8008a9e <_printf_i+0xd2>
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	4393      	bics	r3, r2
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	e7a4      	b.n	8008a9e <_printf_i+0xd2>
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	680d      	ldr	r5, [r1, #0]
 8008b58:	1d10      	adds	r0, r2, #4
 8008b5a:	6949      	ldr	r1, [r1, #20]
 8008b5c:	6018      	str	r0, [r3, #0]
 8008b5e:	6813      	ldr	r3, [r2, #0]
 8008b60:	062e      	lsls	r6, r5, #24
 8008b62:	d501      	bpl.n	8008b68 <_printf_i+0x19c>
 8008b64:	6019      	str	r1, [r3, #0]
 8008b66:	e002      	b.n	8008b6e <_printf_i+0x1a2>
 8008b68:	066d      	lsls	r5, r5, #25
 8008b6a:	d5fb      	bpl.n	8008b64 <_printf_i+0x198>
 8008b6c:	8019      	strh	r1, [r3, #0]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9e04      	ldr	r6, [sp, #16]
 8008b72:	6123      	str	r3, [r4, #16]
 8008b74:	e7c0      	b.n	8008af8 <_printf_i+0x12c>
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	1d11      	adds	r1, r2, #4
 8008b7a:	6019      	str	r1, [r3, #0]
 8008b7c:	6816      	ldr	r6, [r2, #0]
 8008b7e:	2100      	movs	r1, #0
 8008b80:	0030      	movs	r0, r6
 8008b82:	6862      	ldr	r2, [r4, #4]
 8008b84:	f000 fca9 	bl	80094da <memchr>
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	d001      	beq.n	8008b90 <_printf_i+0x1c4>
 8008b8c:	1b80      	subs	r0, r0, r6
 8008b8e:	6060      	str	r0, [r4, #4]
 8008b90:	6863      	ldr	r3, [r4, #4]
 8008b92:	6123      	str	r3, [r4, #16]
 8008b94:	2300      	movs	r3, #0
 8008b96:	9a04      	ldr	r2, [sp, #16]
 8008b98:	7013      	strb	r3, [r2, #0]
 8008b9a:	e7ad      	b.n	8008af8 <_printf_i+0x12c>
 8008b9c:	0032      	movs	r2, r6
 8008b9e:	6923      	ldr	r3, [r4, #16]
 8008ba0:	9906      	ldr	r1, [sp, #24]
 8008ba2:	9805      	ldr	r0, [sp, #20]
 8008ba4:	9d07      	ldr	r5, [sp, #28]
 8008ba6:	47a8      	blx	r5
 8008ba8:	3001      	adds	r0, #1
 8008baa:	d0af      	beq.n	8008b0c <_printf_i+0x140>
 8008bac:	6823      	ldr	r3, [r4, #0]
 8008bae:	079b      	lsls	r3, r3, #30
 8008bb0:	d415      	bmi.n	8008bde <_printf_i+0x212>
 8008bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb4:	68e0      	ldr	r0, [r4, #12]
 8008bb6:	4298      	cmp	r0, r3
 8008bb8:	daaa      	bge.n	8008b10 <_printf_i+0x144>
 8008bba:	0018      	movs	r0, r3
 8008bbc:	e7a8      	b.n	8008b10 <_printf_i+0x144>
 8008bbe:	0022      	movs	r2, r4
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	9906      	ldr	r1, [sp, #24]
 8008bc4:	9805      	ldr	r0, [sp, #20]
 8008bc6:	9e07      	ldr	r6, [sp, #28]
 8008bc8:	3219      	adds	r2, #25
 8008bca:	47b0      	blx	r6
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d09d      	beq.n	8008b0c <_printf_i+0x140>
 8008bd0:	3501      	adds	r5, #1
 8008bd2:	68e3      	ldr	r3, [r4, #12]
 8008bd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bd6:	1a9b      	subs	r3, r3, r2
 8008bd8:	42ab      	cmp	r3, r5
 8008bda:	dcf0      	bgt.n	8008bbe <_printf_i+0x1f2>
 8008bdc:	e7e9      	b.n	8008bb2 <_printf_i+0x1e6>
 8008bde:	2500      	movs	r5, #0
 8008be0:	e7f7      	b.n	8008bd2 <_printf_i+0x206>
 8008be2:	46c0      	nop			; (mov r8, r8)
 8008be4:	0800c0eb 	.word	0x0800c0eb
 8008be8:	0800c0fc 	.word	0x0800c0fc

08008bec <_scanf_float>:
 8008bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bee:	b08b      	sub	sp, #44	; 0x2c
 8008bf0:	0016      	movs	r6, r2
 8008bf2:	9002      	str	r0, [sp, #8]
 8008bf4:	22ae      	movs	r2, #174	; 0xae
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	9307      	str	r3, [sp, #28]
 8008bfa:	688b      	ldr	r3, [r1, #8]
 8008bfc:	000f      	movs	r7, r1
 8008bfe:	1e59      	subs	r1, r3, #1
 8008c00:	0052      	lsls	r2, r2, #1
 8008c02:	9006      	str	r0, [sp, #24]
 8008c04:	4291      	cmp	r1, r2
 8008c06:	d905      	bls.n	8008c14 <_scanf_float+0x28>
 8008c08:	3b5e      	subs	r3, #94	; 0x5e
 8008c0a:	3bff      	subs	r3, #255	; 0xff
 8008c0c:	9306      	str	r3, [sp, #24]
 8008c0e:	235e      	movs	r3, #94	; 0x5e
 8008c10:	33ff      	adds	r3, #255	; 0xff
 8008c12:	60bb      	str	r3, [r7, #8]
 8008c14:	23f0      	movs	r3, #240	; 0xf0
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	00db      	lsls	r3, r3, #3
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	603b      	str	r3, [r7, #0]
 8008c1e:	003b      	movs	r3, r7
 8008c20:	2400      	movs	r4, #0
 8008c22:	331c      	adds	r3, #28
 8008c24:	001d      	movs	r5, r3
 8008c26:	9304      	str	r3, [sp, #16]
 8008c28:	9403      	str	r4, [sp, #12]
 8008c2a:	9409      	str	r4, [sp, #36]	; 0x24
 8008c2c:	9408      	str	r4, [sp, #32]
 8008c2e:	9401      	str	r4, [sp, #4]
 8008c30:	9405      	str	r4, [sp, #20]
 8008c32:	68ba      	ldr	r2, [r7, #8]
 8008c34:	2a00      	cmp	r2, #0
 8008c36:	d00a      	beq.n	8008c4e <_scanf_float+0x62>
 8008c38:	6833      	ldr	r3, [r6, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	2b4e      	cmp	r3, #78	; 0x4e
 8008c3e:	d844      	bhi.n	8008cca <_scanf_float+0xde>
 8008c40:	0018      	movs	r0, r3
 8008c42:	2b40      	cmp	r3, #64	; 0x40
 8008c44:	d82c      	bhi.n	8008ca0 <_scanf_float+0xb4>
 8008c46:	382b      	subs	r0, #43	; 0x2b
 8008c48:	b2c1      	uxtb	r1, r0
 8008c4a:	290e      	cmp	r1, #14
 8008c4c:	d92a      	bls.n	8008ca4 <_scanf_float+0xb8>
 8008c4e:	9b01      	ldr	r3, [sp, #4]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <_scanf_float+0x70>
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	4aa3      	ldr	r2, [pc, #652]	; (8008ee4 <_scanf_float+0x2f8>)
 8008c58:	4013      	ands	r3, r2
 8008c5a:	603b      	str	r3, [r7, #0]
 8008c5c:	9b03      	ldr	r3, [sp, #12]
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d900      	bls.n	8008c66 <_scanf_float+0x7a>
 8008c64:	e0f9      	b.n	8008e5a <_scanf_float+0x26e>
 8008c66:	24be      	movs	r4, #190	; 0xbe
 8008c68:	0064      	lsls	r4, r4, #1
 8008c6a:	9b04      	ldr	r3, [sp, #16]
 8008c6c:	429d      	cmp	r5, r3
 8008c6e:	d900      	bls.n	8008c72 <_scanf_float+0x86>
 8008c70:	e0e9      	b.n	8008e46 <_scanf_float+0x25a>
 8008c72:	2301      	movs	r3, #1
 8008c74:	9303      	str	r3, [sp, #12]
 8008c76:	e183      	b.n	8008f80 <_scanf_float+0x394>
 8008c78:	0018      	movs	r0, r3
 8008c7a:	3861      	subs	r0, #97	; 0x61
 8008c7c:	280d      	cmp	r0, #13
 8008c7e:	d8e6      	bhi.n	8008c4e <_scanf_float+0x62>
 8008c80:	f7f7 fa54 	bl	800012c <__gnu_thumb1_case_shi>
 8008c84:	ffe50083 	.word	0xffe50083
 8008c88:	ffe5ffe5 	.word	0xffe5ffe5
 8008c8c:	00a200b6 	.word	0x00a200b6
 8008c90:	ffe5ffe5 	.word	0xffe5ffe5
 8008c94:	ffe50089 	.word	0xffe50089
 8008c98:	ffe5ffe5 	.word	0xffe5ffe5
 8008c9c:	0065ffe5 	.word	0x0065ffe5
 8008ca0:	3841      	subs	r0, #65	; 0x41
 8008ca2:	e7eb      	b.n	8008c7c <_scanf_float+0x90>
 8008ca4:	280e      	cmp	r0, #14
 8008ca6:	d8d2      	bhi.n	8008c4e <_scanf_float+0x62>
 8008ca8:	f7f7 fa40 	bl	800012c <__gnu_thumb1_case_shi>
 8008cac:	ffd1004b 	.word	0xffd1004b
 8008cb0:	0098004b 	.word	0x0098004b
 8008cb4:	0020ffd1 	.word	0x0020ffd1
 8008cb8:	00400040 	.word	0x00400040
 8008cbc:	00400040 	.word	0x00400040
 8008cc0:	00400040 	.word	0x00400040
 8008cc4:	00400040 	.word	0x00400040
 8008cc8:	0040      	.short	0x0040
 8008cca:	2b6e      	cmp	r3, #110	; 0x6e
 8008ccc:	d809      	bhi.n	8008ce2 <_scanf_float+0xf6>
 8008cce:	2b60      	cmp	r3, #96	; 0x60
 8008cd0:	d8d2      	bhi.n	8008c78 <_scanf_float+0x8c>
 8008cd2:	2b54      	cmp	r3, #84	; 0x54
 8008cd4:	d07d      	beq.n	8008dd2 <_scanf_float+0x1e6>
 8008cd6:	2b59      	cmp	r3, #89	; 0x59
 8008cd8:	d1b9      	bne.n	8008c4e <_scanf_float+0x62>
 8008cda:	2c07      	cmp	r4, #7
 8008cdc:	d1b7      	bne.n	8008c4e <_scanf_float+0x62>
 8008cde:	2408      	movs	r4, #8
 8008ce0:	e02c      	b.n	8008d3c <_scanf_float+0x150>
 8008ce2:	2b74      	cmp	r3, #116	; 0x74
 8008ce4:	d075      	beq.n	8008dd2 <_scanf_float+0x1e6>
 8008ce6:	2b79      	cmp	r3, #121	; 0x79
 8008ce8:	d0f7      	beq.n	8008cda <_scanf_float+0xee>
 8008cea:	e7b0      	b.n	8008c4e <_scanf_float+0x62>
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	05c8      	lsls	r0, r1, #23
 8008cf0:	d51c      	bpl.n	8008d2c <_scanf_float+0x140>
 8008cf2:	2380      	movs	r3, #128	; 0x80
 8008cf4:	4399      	bics	r1, r3
 8008cf6:	9b01      	ldr	r3, [sp, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	9301      	str	r3, [sp, #4]
 8008cfe:	9b06      	ldr	r3, [sp, #24]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d003      	beq.n	8008d0c <_scanf_float+0x120>
 8008d04:	3b01      	subs	r3, #1
 8008d06:	3201      	adds	r2, #1
 8008d08:	9306      	str	r3, [sp, #24]
 8008d0a:	60ba      	str	r2, [r7, #8]
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	60bb      	str	r3, [r7, #8]
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	3301      	adds	r3, #1
 8008d16:	613b      	str	r3, [r7, #16]
 8008d18:	6873      	ldr	r3, [r6, #4]
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	6073      	str	r3, [r6, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	dc00      	bgt.n	8008d24 <_scanf_float+0x138>
 8008d22:	e086      	b.n	8008e32 <_scanf_float+0x246>
 8008d24:	6833      	ldr	r3, [r6, #0]
 8008d26:	3301      	adds	r3, #1
 8008d28:	6033      	str	r3, [r6, #0]
 8008d2a:	e782      	b.n	8008c32 <_scanf_float+0x46>
 8008d2c:	9a03      	ldr	r2, [sp, #12]
 8008d2e:	1912      	adds	r2, r2, r4
 8008d30:	2a00      	cmp	r2, #0
 8008d32:	d18c      	bne.n	8008c4e <_scanf_float+0x62>
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	496c      	ldr	r1, [pc, #432]	; (8008ee8 <_scanf_float+0x2fc>)
 8008d38:	400a      	ands	r2, r1
 8008d3a:	603a      	str	r2, [r7, #0]
 8008d3c:	702b      	strb	r3, [r5, #0]
 8008d3e:	3501      	adds	r5, #1
 8008d40:	e7e4      	b.n	8008d0c <_scanf_float+0x120>
 8008d42:	2180      	movs	r1, #128	; 0x80
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	420a      	tst	r2, r1
 8008d48:	d081      	beq.n	8008c4e <_scanf_float+0x62>
 8008d4a:	438a      	bics	r2, r1
 8008d4c:	e7f5      	b.n	8008d3a <_scanf_float+0x14e>
 8008d4e:	9a03      	ldr	r2, [sp, #12]
 8008d50:	2a00      	cmp	r2, #0
 8008d52:	d10f      	bne.n	8008d74 <_scanf_float+0x188>
 8008d54:	9a01      	ldr	r2, [sp, #4]
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	d10f      	bne.n	8008d7a <_scanf_float+0x18e>
 8008d5a:	683a      	ldr	r2, [r7, #0]
 8008d5c:	21e0      	movs	r1, #224	; 0xe0
 8008d5e:	0010      	movs	r0, r2
 8008d60:	00c9      	lsls	r1, r1, #3
 8008d62:	4008      	ands	r0, r1
 8008d64:	4288      	cmp	r0, r1
 8008d66:	d108      	bne.n	8008d7a <_scanf_float+0x18e>
 8008d68:	4960      	ldr	r1, [pc, #384]	; (8008eec <_scanf_float+0x300>)
 8008d6a:	400a      	ands	r2, r1
 8008d6c:	603a      	str	r2, [r7, #0]
 8008d6e:	2201      	movs	r2, #1
 8008d70:	9203      	str	r2, [sp, #12]
 8008d72:	e7e3      	b.n	8008d3c <_scanf_float+0x150>
 8008d74:	9a03      	ldr	r2, [sp, #12]
 8008d76:	2a02      	cmp	r2, #2
 8008d78:	d059      	beq.n	8008e2e <_scanf_float+0x242>
 8008d7a:	2c01      	cmp	r4, #1
 8008d7c:	d002      	beq.n	8008d84 <_scanf_float+0x198>
 8008d7e:	2c04      	cmp	r4, #4
 8008d80:	d000      	beq.n	8008d84 <_scanf_float+0x198>
 8008d82:	e764      	b.n	8008c4e <_scanf_float+0x62>
 8008d84:	3401      	adds	r4, #1
 8008d86:	b2e4      	uxtb	r4, r4
 8008d88:	e7d8      	b.n	8008d3c <_scanf_float+0x150>
 8008d8a:	9a03      	ldr	r2, [sp, #12]
 8008d8c:	2a01      	cmp	r2, #1
 8008d8e:	d000      	beq.n	8008d92 <_scanf_float+0x1a6>
 8008d90:	e75d      	b.n	8008c4e <_scanf_float+0x62>
 8008d92:	2202      	movs	r2, #2
 8008d94:	e7ec      	b.n	8008d70 <_scanf_float+0x184>
 8008d96:	2c00      	cmp	r4, #0
 8008d98:	d110      	bne.n	8008dbc <_scanf_float+0x1d0>
 8008d9a:	9a01      	ldr	r2, [sp, #4]
 8008d9c:	2a00      	cmp	r2, #0
 8008d9e:	d000      	beq.n	8008da2 <_scanf_float+0x1b6>
 8008da0:	e758      	b.n	8008c54 <_scanf_float+0x68>
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	21e0      	movs	r1, #224	; 0xe0
 8008da6:	0010      	movs	r0, r2
 8008da8:	00c9      	lsls	r1, r1, #3
 8008daa:	4008      	ands	r0, r1
 8008dac:	4288      	cmp	r0, r1
 8008dae:	d000      	beq.n	8008db2 <_scanf_float+0x1c6>
 8008db0:	e754      	b.n	8008c5c <_scanf_float+0x70>
 8008db2:	494e      	ldr	r1, [pc, #312]	; (8008eec <_scanf_float+0x300>)
 8008db4:	3401      	adds	r4, #1
 8008db6:	400a      	ands	r2, r1
 8008db8:	603a      	str	r2, [r7, #0]
 8008dba:	e7bf      	b.n	8008d3c <_scanf_float+0x150>
 8008dbc:	21fd      	movs	r1, #253	; 0xfd
 8008dbe:	1ee2      	subs	r2, r4, #3
 8008dc0:	420a      	tst	r2, r1
 8008dc2:	d000      	beq.n	8008dc6 <_scanf_float+0x1da>
 8008dc4:	e743      	b.n	8008c4e <_scanf_float+0x62>
 8008dc6:	e7dd      	b.n	8008d84 <_scanf_float+0x198>
 8008dc8:	2c02      	cmp	r4, #2
 8008dca:	d000      	beq.n	8008dce <_scanf_float+0x1e2>
 8008dcc:	e73f      	b.n	8008c4e <_scanf_float+0x62>
 8008dce:	2403      	movs	r4, #3
 8008dd0:	e7b4      	b.n	8008d3c <_scanf_float+0x150>
 8008dd2:	2c06      	cmp	r4, #6
 8008dd4:	d000      	beq.n	8008dd8 <_scanf_float+0x1ec>
 8008dd6:	e73a      	b.n	8008c4e <_scanf_float+0x62>
 8008dd8:	2407      	movs	r4, #7
 8008dda:	e7af      	b.n	8008d3c <_scanf_float+0x150>
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	0591      	lsls	r1, r2, #22
 8008de0:	d400      	bmi.n	8008de4 <_scanf_float+0x1f8>
 8008de2:	e734      	b.n	8008c4e <_scanf_float+0x62>
 8008de4:	4942      	ldr	r1, [pc, #264]	; (8008ef0 <_scanf_float+0x304>)
 8008de6:	400a      	ands	r2, r1
 8008de8:	603a      	str	r2, [r7, #0]
 8008dea:	9a01      	ldr	r2, [sp, #4]
 8008dec:	9205      	str	r2, [sp, #20]
 8008dee:	e7a5      	b.n	8008d3c <_scanf_float+0x150>
 8008df0:	21a0      	movs	r1, #160	; 0xa0
 8008df2:	2080      	movs	r0, #128	; 0x80
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	00c9      	lsls	r1, r1, #3
 8008df8:	4011      	ands	r1, r2
 8008dfa:	00c0      	lsls	r0, r0, #3
 8008dfc:	4281      	cmp	r1, r0
 8008dfe:	d006      	beq.n	8008e0e <_scanf_float+0x222>
 8008e00:	4202      	tst	r2, r0
 8008e02:	d100      	bne.n	8008e06 <_scanf_float+0x21a>
 8008e04:	e723      	b.n	8008c4e <_scanf_float+0x62>
 8008e06:	9901      	ldr	r1, [sp, #4]
 8008e08:	2900      	cmp	r1, #0
 8008e0a:	d100      	bne.n	8008e0e <_scanf_float+0x222>
 8008e0c:	e726      	b.n	8008c5c <_scanf_float+0x70>
 8008e0e:	0591      	lsls	r1, r2, #22
 8008e10:	d404      	bmi.n	8008e1c <_scanf_float+0x230>
 8008e12:	9901      	ldr	r1, [sp, #4]
 8008e14:	9805      	ldr	r0, [sp, #20]
 8008e16:	9509      	str	r5, [sp, #36]	; 0x24
 8008e18:	1a09      	subs	r1, r1, r0
 8008e1a:	9108      	str	r1, [sp, #32]
 8008e1c:	4933      	ldr	r1, [pc, #204]	; (8008eec <_scanf_float+0x300>)
 8008e1e:	400a      	ands	r2, r1
 8008e20:	21c0      	movs	r1, #192	; 0xc0
 8008e22:	0049      	lsls	r1, r1, #1
 8008e24:	430a      	orrs	r2, r1
 8008e26:	603a      	str	r2, [r7, #0]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	9201      	str	r2, [sp, #4]
 8008e2c:	e786      	b.n	8008d3c <_scanf_float+0x150>
 8008e2e:	2203      	movs	r2, #3
 8008e30:	e79e      	b.n	8008d70 <_scanf_float+0x184>
 8008e32:	23c0      	movs	r3, #192	; 0xc0
 8008e34:	005b      	lsls	r3, r3, #1
 8008e36:	0031      	movs	r1, r6
 8008e38:	58fb      	ldr	r3, [r7, r3]
 8008e3a:	9802      	ldr	r0, [sp, #8]
 8008e3c:	4798      	blx	r3
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d100      	bne.n	8008e44 <_scanf_float+0x258>
 8008e42:	e6f6      	b.n	8008c32 <_scanf_float+0x46>
 8008e44:	e703      	b.n	8008c4e <_scanf_float+0x62>
 8008e46:	3d01      	subs	r5, #1
 8008e48:	593b      	ldr	r3, [r7, r4]
 8008e4a:	0032      	movs	r2, r6
 8008e4c:	7829      	ldrb	r1, [r5, #0]
 8008e4e:	9802      	ldr	r0, [sp, #8]
 8008e50:	4798      	blx	r3
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	3b01      	subs	r3, #1
 8008e56:	613b      	str	r3, [r7, #16]
 8008e58:	e707      	b.n	8008c6a <_scanf_float+0x7e>
 8008e5a:	1e63      	subs	r3, r4, #1
 8008e5c:	2b06      	cmp	r3, #6
 8008e5e:	d80e      	bhi.n	8008e7e <_scanf_float+0x292>
 8008e60:	9503      	str	r5, [sp, #12]
 8008e62:	2c02      	cmp	r4, #2
 8008e64:	d920      	bls.n	8008ea8 <_scanf_float+0x2bc>
 8008e66:	1b63      	subs	r3, r4, r5
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	9306      	str	r3, [sp, #24]
 8008e6c:	9b03      	ldr	r3, [sp, #12]
 8008e6e:	9a06      	ldr	r2, [sp, #24]
 8008e70:	189b      	adds	r3, r3, r2
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d827      	bhi.n	8008ec8 <_scanf_float+0x2dc>
 8008e78:	3c03      	subs	r4, #3
 8008e7a:	b2e4      	uxtb	r4, r4
 8008e7c:	1b2d      	subs	r5, r5, r4
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	05da      	lsls	r2, r3, #23
 8008e82:	d552      	bpl.n	8008f2a <_scanf_float+0x33e>
 8008e84:	055b      	lsls	r3, r3, #21
 8008e86:	d535      	bpl.n	8008ef4 <_scanf_float+0x308>
 8008e88:	24be      	movs	r4, #190	; 0xbe
 8008e8a:	0064      	lsls	r4, r4, #1
 8008e8c:	9b04      	ldr	r3, [sp, #16]
 8008e8e:	429d      	cmp	r5, r3
 8008e90:	d800      	bhi.n	8008e94 <_scanf_float+0x2a8>
 8008e92:	e6ee      	b.n	8008c72 <_scanf_float+0x86>
 8008e94:	3d01      	subs	r5, #1
 8008e96:	593b      	ldr	r3, [r7, r4]
 8008e98:	0032      	movs	r2, r6
 8008e9a:	7829      	ldrb	r1, [r5, #0]
 8008e9c:	9802      	ldr	r0, [sp, #8]
 8008e9e:	4798      	blx	r3
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	613b      	str	r3, [r7, #16]
 8008ea6:	e7f1      	b.n	8008e8c <_scanf_float+0x2a0>
 8008ea8:	24be      	movs	r4, #190	; 0xbe
 8008eaa:	0064      	lsls	r4, r4, #1
 8008eac:	9b04      	ldr	r3, [sp, #16]
 8008eae:	429d      	cmp	r5, r3
 8008eb0:	d800      	bhi.n	8008eb4 <_scanf_float+0x2c8>
 8008eb2:	e6de      	b.n	8008c72 <_scanf_float+0x86>
 8008eb4:	3d01      	subs	r5, #1
 8008eb6:	593b      	ldr	r3, [r7, r4]
 8008eb8:	0032      	movs	r2, r6
 8008eba:	7829      	ldrb	r1, [r5, #0]
 8008ebc:	9802      	ldr	r0, [sp, #8]
 8008ebe:	4798      	blx	r3
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	613b      	str	r3, [r7, #16]
 8008ec6:	e7f1      	b.n	8008eac <_scanf_float+0x2c0>
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	0032      	movs	r2, r6
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	7819      	ldrb	r1, [r3, #0]
 8008ed0:	9303      	str	r3, [sp, #12]
 8008ed2:	23be      	movs	r3, #190	; 0xbe
 8008ed4:	005b      	lsls	r3, r3, #1
 8008ed6:	58fb      	ldr	r3, [r7, r3]
 8008ed8:	9802      	ldr	r0, [sp, #8]
 8008eda:	4798      	blx	r3
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	613b      	str	r3, [r7, #16]
 8008ee2:	e7c3      	b.n	8008e6c <_scanf_float+0x280>
 8008ee4:	fffffeff 	.word	0xfffffeff
 8008ee8:	fffffe7f 	.word	0xfffffe7f
 8008eec:	fffff87f 	.word	0xfffff87f
 8008ef0:	fffffd7f 	.word	0xfffffd7f
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	1e6c      	subs	r4, r5, #1
 8008ef8:	7821      	ldrb	r1, [r4, #0]
 8008efa:	3b01      	subs	r3, #1
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	2965      	cmp	r1, #101	; 0x65
 8008f00:	d00c      	beq.n	8008f1c <_scanf_float+0x330>
 8008f02:	2945      	cmp	r1, #69	; 0x45
 8008f04:	d00a      	beq.n	8008f1c <_scanf_float+0x330>
 8008f06:	23be      	movs	r3, #190	; 0xbe
 8008f08:	005b      	lsls	r3, r3, #1
 8008f0a:	58fb      	ldr	r3, [r7, r3]
 8008f0c:	0032      	movs	r2, r6
 8008f0e:	9802      	ldr	r0, [sp, #8]
 8008f10:	4798      	blx	r3
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	1eac      	subs	r4, r5, #2
 8008f16:	3b01      	subs	r3, #1
 8008f18:	7821      	ldrb	r1, [r4, #0]
 8008f1a:	613b      	str	r3, [r7, #16]
 8008f1c:	23be      	movs	r3, #190	; 0xbe
 8008f1e:	005b      	lsls	r3, r3, #1
 8008f20:	0032      	movs	r2, r6
 8008f22:	58fb      	ldr	r3, [r7, r3]
 8008f24:	9802      	ldr	r0, [sp, #8]
 8008f26:	4798      	blx	r3
 8008f28:	0025      	movs	r5, r4
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	2310      	movs	r3, #16
 8008f2e:	0011      	movs	r1, r2
 8008f30:	4019      	ands	r1, r3
 8008f32:	9103      	str	r1, [sp, #12]
 8008f34:	421a      	tst	r2, r3
 8008f36:	d15b      	bne.n	8008ff0 <_scanf_float+0x404>
 8008f38:	22c0      	movs	r2, #192	; 0xc0
 8008f3a:	7029      	strb	r1, [r5, #0]
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	00d2      	lsls	r2, r2, #3
 8008f40:	4013      	ands	r3, r2
 8008f42:	2280      	movs	r2, #128	; 0x80
 8008f44:	00d2      	lsls	r2, r2, #3
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d11d      	bne.n	8008f86 <_scanf_float+0x39a>
 8008f4a:	9b05      	ldr	r3, [sp, #20]
 8008f4c:	9a01      	ldr	r2, [sp, #4]
 8008f4e:	9901      	ldr	r1, [sp, #4]
 8008f50:	1a9a      	subs	r2, r3, r2
 8008f52:	428b      	cmp	r3, r1
 8008f54:	d124      	bne.n	8008fa0 <_scanf_float+0x3b4>
 8008f56:	2200      	movs	r2, #0
 8008f58:	9904      	ldr	r1, [sp, #16]
 8008f5a:	9802      	ldr	r0, [sp, #8]
 8008f5c:	f7ff f936 	bl	80081cc <_strtod_r>
 8008f60:	9b07      	ldr	r3, [sp, #28]
 8008f62:	683a      	ldr	r2, [r7, #0]
 8008f64:	0004      	movs	r4, r0
 8008f66:	000d      	movs	r5, r1
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	0791      	lsls	r1, r2, #30
 8008f6c:	d525      	bpl.n	8008fba <_scanf_float+0x3ce>
 8008f6e:	9907      	ldr	r1, [sp, #28]
 8008f70:	1d1a      	adds	r2, r3, #4
 8008f72:	600a      	str	r2, [r1, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	601c      	str	r4, [r3, #0]
 8008f78:	605d      	str	r5, [r3, #4]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	60fb      	str	r3, [r7, #12]
 8008f80:	9803      	ldr	r0, [sp, #12]
 8008f82:	b00b      	add	sp, #44	; 0x2c
 8008f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d0e4      	beq.n	8008f56 <_scanf_float+0x36a>
 8008f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f8e:	9a03      	ldr	r2, [sp, #12]
 8008f90:	1c59      	adds	r1, r3, #1
 8008f92:	9802      	ldr	r0, [sp, #8]
 8008f94:	230a      	movs	r3, #10
 8008f96:	f7ff f9a7 	bl	80082e8 <_strtol_r>
 8008f9a:	9b08      	ldr	r3, [sp, #32]
 8008f9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f9e:	1ac2      	subs	r2, r0, r3
 8008fa0:	003b      	movs	r3, r7
 8008fa2:	3370      	adds	r3, #112	; 0x70
 8008fa4:	33ff      	adds	r3, #255	; 0xff
 8008fa6:	429d      	cmp	r5, r3
 8008fa8:	d302      	bcc.n	8008fb0 <_scanf_float+0x3c4>
 8008faa:	003d      	movs	r5, r7
 8008fac:	356f      	adds	r5, #111	; 0x6f
 8008fae:	35ff      	adds	r5, #255	; 0xff
 8008fb0:	0028      	movs	r0, r5
 8008fb2:	4910      	ldr	r1, [pc, #64]	; (8008ff4 <_scanf_float+0x408>)
 8008fb4:	f000 f8e6 	bl	8009184 <siprintf>
 8008fb8:	e7cd      	b.n	8008f56 <_scanf_float+0x36a>
 8008fba:	1d19      	adds	r1, r3, #4
 8008fbc:	0752      	lsls	r2, r2, #29
 8008fbe:	d502      	bpl.n	8008fc6 <_scanf_float+0x3da>
 8008fc0:	9a07      	ldr	r2, [sp, #28]
 8008fc2:	6011      	str	r1, [r2, #0]
 8008fc4:	e7d6      	b.n	8008f74 <_scanf_float+0x388>
 8008fc6:	9a07      	ldr	r2, [sp, #28]
 8008fc8:	0020      	movs	r0, r4
 8008fca:	6011      	str	r1, [r2, #0]
 8008fcc:	681e      	ldr	r6, [r3, #0]
 8008fce:	0022      	movs	r2, r4
 8008fd0:	002b      	movs	r3, r5
 8008fd2:	0029      	movs	r1, r5
 8008fd4:	f7f9 fb50 	bl	8002678 <__aeabi_dcmpun>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	d004      	beq.n	8008fe6 <_scanf_float+0x3fa>
 8008fdc:	4806      	ldr	r0, [pc, #24]	; (8008ff8 <_scanf_float+0x40c>)
 8008fde:	f000 fa97 	bl	8009510 <nanf>
 8008fe2:	6030      	str	r0, [r6, #0]
 8008fe4:	e7c9      	b.n	8008f7a <_scanf_float+0x38e>
 8008fe6:	0020      	movs	r0, r4
 8008fe8:	0029      	movs	r1, r5
 8008fea:	f7f9 fbef 	bl	80027cc <__aeabi_d2f>
 8008fee:	e7f8      	b.n	8008fe2 <_scanf_float+0x3f6>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	e63f      	b.n	8008c74 <_scanf_float+0x88>
 8008ff4:	0800c10d 	.word	0x0800c10d
 8008ff8:	0800c3a8 	.word	0x0800c3a8

08008ffc <std>:
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	b510      	push	{r4, lr}
 8009000:	0004      	movs	r4, r0
 8009002:	6003      	str	r3, [r0, #0]
 8009004:	6043      	str	r3, [r0, #4]
 8009006:	6083      	str	r3, [r0, #8]
 8009008:	8181      	strh	r1, [r0, #12]
 800900a:	6643      	str	r3, [r0, #100]	; 0x64
 800900c:	81c2      	strh	r2, [r0, #14]
 800900e:	6103      	str	r3, [r0, #16]
 8009010:	6143      	str	r3, [r0, #20]
 8009012:	6183      	str	r3, [r0, #24]
 8009014:	0019      	movs	r1, r3
 8009016:	2208      	movs	r2, #8
 8009018:	305c      	adds	r0, #92	; 0x5c
 800901a:	f000 f9c5 	bl	80093a8 <memset>
 800901e:	4b0b      	ldr	r3, [pc, #44]	; (800904c <std+0x50>)
 8009020:	6224      	str	r4, [r4, #32]
 8009022:	6263      	str	r3, [r4, #36]	; 0x24
 8009024:	4b0a      	ldr	r3, [pc, #40]	; (8009050 <std+0x54>)
 8009026:	62a3      	str	r3, [r4, #40]	; 0x28
 8009028:	4b0a      	ldr	r3, [pc, #40]	; (8009054 <std+0x58>)
 800902a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800902c:	4b0a      	ldr	r3, [pc, #40]	; (8009058 <std+0x5c>)
 800902e:	6323      	str	r3, [r4, #48]	; 0x30
 8009030:	4b0a      	ldr	r3, [pc, #40]	; (800905c <std+0x60>)
 8009032:	429c      	cmp	r4, r3
 8009034:	d005      	beq.n	8009042 <std+0x46>
 8009036:	4b0a      	ldr	r3, [pc, #40]	; (8009060 <std+0x64>)
 8009038:	429c      	cmp	r4, r3
 800903a:	d002      	beq.n	8009042 <std+0x46>
 800903c:	4b09      	ldr	r3, [pc, #36]	; (8009064 <std+0x68>)
 800903e:	429c      	cmp	r4, r3
 8009040:	d103      	bne.n	800904a <std+0x4e>
 8009042:	0020      	movs	r0, r4
 8009044:	3058      	adds	r0, #88	; 0x58
 8009046:	f000 fa45 	bl	80094d4 <__retarget_lock_init_recursive>
 800904a:	bd10      	pop	{r4, pc}
 800904c:	080091c5 	.word	0x080091c5
 8009050:	080091ed 	.word	0x080091ed
 8009054:	08009225 	.word	0x08009225
 8009058:	08009251 	.word	0x08009251
 800905c:	20000918 	.word	0x20000918
 8009060:	20000980 	.word	0x20000980
 8009064:	200009e8 	.word	0x200009e8

08009068 <stdio_exit_handler>:
 8009068:	b510      	push	{r4, lr}
 800906a:	4a03      	ldr	r2, [pc, #12]	; (8009078 <stdio_exit_handler+0x10>)
 800906c:	4903      	ldr	r1, [pc, #12]	; (800907c <stdio_exit_handler+0x14>)
 800906e:	4804      	ldr	r0, [pc, #16]	; (8009080 <stdio_exit_handler+0x18>)
 8009070:	f000 f86c 	bl	800914c <_fwalk_sglue>
 8009074:	bd10      	pop	{r4, pc}
 8009076:	46c0      	nop			; (mov r8, r8)
 8009078:	2000000c 	.word	0x2000000c
 800907c:	0800bb31 	.word	0x0800bb31
 8009080:	20000184 	.word	0x20000184

08009084 <cleanup_stdio>:
 8009084:	6841      	ldr	r1, [r0, #4]
 8009086:	4b0b      	ldr	r3, [pc, #44]	; (80090b4 <cleanup_stdio+0x30>)
 8009088:	b510      	push	{r4, lr}
 800908a:	0004      	movs	r4, r0
 800908c:	4299      	cmp	r1, r3
 800908e:	d001      	beq.n	8009094 <cleanup_stdio+0x10>
 8009090:	f002 fd4e 	bl	800bb30 <_fflush_r>
 8009094:	68a1      	ldr	r1, [r4, #8]
 8009096:	4b08      	ldr	r3, [pc, #32]	; (80090b8 <cleanup_stdio+0x34>)
 8009098:	4299      	cmp	r1, r3
 800909a:	d002      	beq.n	80090a2 <cleanup_stdio+0x1e>
 800909c:	0020      	movs	r0, r4
 800909e:	f002 fd47 	bl	800bb30 <_fflush_r>
 80090a2:	68e1      	ldr	r1, [r4, #12]
 80090a4:	4b05      	ldr	r3, [pc, #20]	; (80090bc <cleanup_stdio+0x38>)
 80090a6:	4299      	cmp	r1, r3
 80090a8:	d002      	beq.n	80090b0 <cleanup_stdio+0x2c>
 80090aa:	0020      	movs	r0, r4
 80090ac:	f002 fd40 	bl	800bb30 <_fflush_r>
 80090b0:	bd10      	pop	{r4, pc}
 80090b2:	46c0      	nop			; (mov r8, r8)
 80090b4:	20000918 	.word	0x20000918
 80090b8:	20000980 	.word	0x20000980
 80090bc:	200009e8 	.word	0x200009e8

080090c0 <global_stdio_init.part.0>:
 80090c0:	b510      	push	{r4, lr}
 80090c2:	4b09      	ldr	r3, [pc, #36]	; (80090e8 <global_stdio_init.part.0+0x28>)
 80090c4:	4a09      	ldr	r2, [pc, #36]	; (80090ec <global_stdio_init.part.0+0x2c>)
 80090c6:	2104      	movs	r1, #4
 80090c8:	601a      	str	r2, [r3, #0]
 80090ca:	4809      	ldr	r0, [pc, #36]	; (80090f0 <global_stdio_init.part.0+0x30>)
 80090cc:	2200      	movs	r2, #0
 80090ce:	f7ff ff95 	bl	8008ffc <std>
 80090d2:	2201      	movs	r2, #1
 80090d4:	2109      	movs	r1, #9
 80090d6:	4807      	ldr	r0, [pc, #28]	; (80090f4 <global_stdio_init.part.0+0x34>)
 80090d8:	f7ff ff90 	bl	8008ffc <std>
 80090dc:	2202      	movs	r2, #2
 80090de:	2112      	movs	r1, #18
 80090e0:	4805      	ldr	r0, [pc, #20]	; (80090f8 <global_stdio_init.part.0+0x38>)
 80090e2:	f7ff ff8b 	bl	8008ffc <std>
 80090e6:	bd10      	pop	{r4, pc}
 80090e8:	20000a50 	.word	0x20000a50
 80090ec:	08009069 	.word	0x08009069
 80090f0:	20000918 	.word	0x20000918
 80090f4:	20000980 	.word	0x20000980
 80090f8:	200009e8 	.word	0x200009e8

080090fc <__sfp_lock_acquire>:
 80090fc:	b510      	push	{r4, lr}
 80090fe:	4802      	ldr	r0, [pc, #8]	; (8009108 <__sfp_lock_acquire+0xc>)
 8009100:	f000 f9e9 	bl	80094d6 <__retarget_lock_acquire_recursive>
 8009104:	bd10      	pop	{r4, pc}
 8009106:	46c0      	nop			; (mov r8, r8)
 8009108:	20000a59 	.word	0x20000a59

0800910c <__sfp_lock_release>:
 800910c:	b510      	push	{r4, lr}
 800910e:	4802      	ldr	r0, [pc, #8]	; (8009118 <__sfp_lock_release+0xc>)
 8009110:	f000 f9e2 	bl	80094d8 <__retarget_lock_release_recursive>
 8009114:	bd10      	pop	{r4, pc}
 8009116:	46c0      	nop			; (mov r8, r8)
 8009118:	20000a59 	.word	0x20000a59

0800911c <__sinit>:
 800911c:	b510      	push	{r4, lr}
 800911e:	0004      	movs	r4, r0
 8009120:	f7ff ffec 	bl	80090fc <__sfp_lock_acquire>
 8009124:	6a23      	ldr	r3, [r4, #32]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d002      	beq.n	8009130 <__sinit+0x14>
 800912a:	f7ff ffef 	bl	800910c <__sfp_lock_release>
 800912e:	bd10      	pop	{r4, pc}
 8009130:	4b04      	ldr	r3, [pc, #16]	; (8009144 <__sinit+0x28>)
 8009132:	6223      	str	r3, [r4, #32]
 8009134:	4b04      	ldr	r3, [pc, #16]	; (8009148 <__sinit+0x2c>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d1f6      	bne.n	800912a <__sinit+0xe>
 800913c:	f7ff ffc0 	bl	80090c0 <global_stdio_init.part.0>
 8009140:	e7f3      	b.n	800912a <__sinit+0xe>
 8009142:	46c0      	nop			; (mov r8, r8)
 8009144:	08009085 	.word	0x08009085
 8009148:	20000a50 	.word	0x20000a50

0800914c <_fwalk_sglue>:
 800914c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800914e:	0014      	movs	r4, r2
 8009150:	2600      	movs	r6, #0
 8009152:	9000      	str	r0, [sp, #0]
 8009154:	9101      	str	r1, [sp, #4]
 8009156:	68a5      	ldr	r5, [r4, #8]
 8009158:	6867      	ldr	r7, [r4, #4]
 800915a:	3f01      	subs	r7, #1
 800915c:	d504      	bpl.n	8009168 <_fwalk_sglue+0x1c>
 800915e:	6824      	ldr	r4, [r4, #0]
 8009160:	2c00      	cmp	r4, #0
 8009162:	d1f8      	bne.n	8009156 <_fwalk_sglue+0xa>
 8009164:	0030      	movs	r0, r6
 8009166:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009168:	89ab      	ldrh	r3, [r5, #12]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d908      	bls.n	8009180 <_fwalk_sglue+0x34>
 800916e:	220e      	movs	r2, #14
 8009170:	5eab      	ldrsh	r3, [r5, r2]
 8009172:	3301      	adds	r3, #1
 8009174:	d004      	beq.n	8009180 <_fwalk_sglue+0x34>
 8009176:	0029      	movs	r1, r5
 8009178:	9800      	ldr	r0, [sp, #0]
 800917a:	9b01      	ldr	r3, [sp, #4]
 800917c:	4798      	blx	r3
 800917e:	4306      	orrs	r6, r0
 8009180:	3568      	adds	r5, #104	; 0x68
 8009182:	e7ea      	b.n	800915a <_fwalk_sglue+0xe>

08009184 <siprintf>:
 8009184:	b40e      	push	{r1, r2, r3}
 8009186:	b500      	push	{lr}
 8009188:	490b      	ldr	r1, [pc, #44]	; (80091b8 <siprintf+0x34>)
 800918a:	b09c      	sub	sp, #112	; 0x70
 800918c:	ab1d      	add	r3, sp, #116	; 0x74
 800918e:	9002      	str	r0, [sp, #8]
 8009190:	9006      	str	r0, [sp, #24]
 8009192:	9107      	str	r1, [sp, #28]
 8009194:	9104      	str	r1, [sp, #16]
 8009196:	4809      	ldr	r0, [pc, #36]	; (80091bc <siprintf+0x38>)
 8009198:	4909      	ldr	r1, [pc, #36]	; (80091c0 <siprintf+0x3c>)
 800919a:	cb04      	ldmia	r3!, {r2}
 800919c:	9105      	str	r1, [sp, #20]
 800919e:	6800      	ldr	r0, [r0, #0]
 80091a0:	a902      	add	r1, sp, #8
 80091a2:	9301      	str	r3, [sp, #4]
 80091a4:	f002 f9f6 	bl	800b594 <_svfiprintf_r>
 80091a8:	2200      	movs	r2, #0
 80091aa:	9b02      	ldr	r3, [sp, #8]
 80091ac:	701a      	strb	r2, [r3, #0]
 80091ae:	b01c      	add	sp, #112	; 0x70
 80091b0:	bc08      	pop	{r3}
 80091b2:	b003      	add	sp, #12
 80091b4:	4718      	bx	r3
 80091b6:	46c0      	nop			; (mov r8, r8)
 80091b8:	7fffffff 	.word	0x7fffffff
 80091bc:	200001d0 	.word	0x200001d0
 80091c0:	ffff0208 	.word	0xffff0208

080091c4 <__sread>:
 80091c4:	b570      	push	{r4, r5, r6, lr}
 80091c6:	000c      	movs	r4, r1
 80091c8:	250e      	movs	r5, #14
 80091ca:	5f49      	ldrsh	r1, [r1, r5]
 80091cc:	f000 f930 	bl	8009430 <_read_r>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	db03      	blt.n	80091dc <__sread+0x18>
 80091d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80091d6:	181b      	adds	r3, r3, r0
 80091d8:	6563      	str	r3, [r4, #84]	; 0x54
 80091da:	bd70      	pop	{r4, r5, r6, pc}
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	4a02      	ldr	r2, [pc, #8]	; (80091e8 <__sread+0x24>)
 80091e0:	4013      	ands	r3, r2
 80091e2:	81a3      	strh	r3, [r4, #12]
 80091e4:	e7f9      	b.n	80091da <__sread+0x16>
 80091e6:	46c0      	nop			; (mov r8, r8)
 80091e8:	ffffefff 	.word	0xffffefff

080091ec <__swrite>:
 80091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ee:	001f      	movs	r7, r3
 80091f0:	898b      	ldrh	r3, [r1, #12]
 80091f2:	0005      	movs	r5, r0
 80091f4:	000c      	movs	r4, r1
 80091f6:	0016      	movs	r6, r2
 80091f8:	05db      	lsls	r3, r3, #23
 80091fa:	d505      	bpl.n	8009208 <__swrite+0x1c>
 80091fc:	230e      	movs	r3, #14
 80091fe:	5ec9      	ldrsh	r1, [r1, r3]
 8009200:	2200      	movs	r2, #0
 8009202:	2302      	movs	r3, #2
 8009204:	f000 f900 	bl	8009408 <_lseek_r>
 8009208:	89a3      	ldrh	r3, [r4, #12]
 800920a:	4a05      	ldr	r2, [pc, #20]	; (8009220 <__swrite+0x34>)
 800920c:	0028      	movs	r0, r5
 800920e:	4013      	ands	r3, r2
 8009210:	81a3      	strh	r3, [r4, #12]
 8009212:	0032      	movs	r2, r6
 8009214:	230e      	movs	r3, #14
 8009216:	5ee1      	ldrsh	r1, [r4, r3]
 8009218:	003b      	movs	r3, r7
 800921a:	f000 f91d 	bl	8009458 <_write_r>
 800921e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009220:	ffffefff 	.word	0xffffefff

08009224 <__sseek>:
 8009224:	b570      	push	{r4, r5, r6, lr}
 8009226:	000c      	movs	r4, r1
 8009228:	250e      	movs	r5, #14
 800922a:	5f49      	ldrsh	r1, [r1, r5]
 800922c:	f000 f8ec 	bl	8009408 <_lseek_r>
 8009230:	89a3      	ldrh	r3, [r4, #12]
 8009232:	1c42      	adds	r2, r0, #1
 8009234:	d103      	bne.n	800923e <__sseek+0x1a>
 8009236:	4a05      	ldr	r2, [pc, #20]	; (800924c <__sseek+0x28>)
 8009238:	4013      	ands	r3, r2
 800923a:	81a3      	strh	r3, [r4, #12]
 800923c:	bd70      	pop	{r4, r5, r6, pc}
 800923e:	2280      	movs	r2, #128	; 0x80
 8009240:	0152      	lsls	r2, r2, #5
 8009242:	4313      	orrs	r3, r2
 8009244:	81a3      	strh	r3, [r4, #12]
 8009246:	6560      	str	r0, [r4, #84]	; 0x54
 8009248:	e7f8      	b.n	800923c <__sseek+0x18>
 800924a:	46c0      	nop			; (mov r8, r8)
 800924c:	ffffefff 	.word	0xffffefff

08009250 <__sclose>:
 8009250:	b510      	push	{r4, lr}
 8009252:	230e      	movs	r3, #14
 8009254:	5ec9      	ldrsh	r1, [r1, r3]
 8009256:	f000 f8c5 	bl	80093e4 <_close_r>
 800925a:	bd10      	pop	{r4, pc}

0800925c <__swbuf_r>:
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	0006      	movs	r6, r0
 8009260:	000d      	movs	r5, r1
 8009262:	0014      	movs	r4, r2
 8009264:	2800      	cmp	r0, #0
 8009266:	d004      	beq.n	8009272 <__swbuf_r+0x16>
 8009268:	6a03      	ldr	r3, [r0, #32]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d101      	bne.n	8009272 <__swbuf_r+0x16>
 800926e:	f7ff ff55 	bl	800911c <__sinit>
 8009272:	69a3      	ldr	r3, [r4, #24]
 8009274:	60a3      	str	r3, [r4, #8]
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	071b      	lsls	r3, r3, #28
 800927a:	d528      	bpl.n	80092ce <__swbuf_r+0x72>
 800927c:	6923      	ldr	r3, [r4, #16]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d025      	beq.n	80092ce <__swbuf_r+0x72>
 8009282:	6923      	ldr	r3, [r4, #16]
 8009284:	6820      	ldr	r0, [r4, #0]
 8009286:	b2ef      	uxtb	r7, r5
 8009288:	1ac0      	subs	r0, r0, r3
 800928a:	6963      	ldr	r3, [r4, #20]
 800928c:	b2ed      	uxtb	r5, r5
 800928e:	4283      	cmp	r3, r0
 8009290:	dc05      	bgt.n	800929e <__swbuf_r+0x42>
 8009292:	0021      	movs	r1, r4
 8009294:	0030      	movs	r0, r6
 8009296:	f002 fc4b 	bl	800bb30 <_fflush_r>
 800929a:	2800      	cmp	r0, #0
 800929c:	d11d      	bne.n	80092da <__swbuf_r+0x7e>
 800929e:	68a3      	ldr	r3, [r4, #8]
 80092a0:	3001      	adds	r0, #1
 80092a2:	3b01      	subs	r3, #1
 80092a4:	60a3      	str	r3, [r4, #8]
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	1c5a      	adds	r2, r3, #1
 80092aa:	6022      	str	r2, [r4, #0]
 80092ac:	701f      	strb	r7, [r3, #0]
 80092ae:	6963      	ldr	r3, [r4, #20]
 80092b0:	4283      	cmp	r3, r0
 80092b2:	d004      	beq.n	80092be <__swbuf_r+0x62>
 80092b4:	89a3      	ldrh	r3, [r4, #12]
 80092b6:	07db      	lsls	r3, r3, #31
 80092b8:	d507      	bpl.n	80092ca <__swbuf_r+0x6e>
 80092ba:	2d0a      	cmp	r5, #10
 80092bc:	d105      	bne.n	80092ca <__swbuf_r+0x6e>
 80092be:	0021      	movs	r1, r4
 80092c0:	0030      	movs	r0, r6
 80092c2:	f002 fc35 	bl	800bb30 <_fflush_r>
 80092c6:	2800      	cmp	r0, #0
 80092c8:	d107      	bne.n	80092da <__swbuf_r+0x7e>
 80092ca:	0028      	movs	r0, r5
 80092cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ce:	0021      	movs	r1, r4
 80092d0:	0030      	movs	r0, r6
 80092d2:	f000 f805 	bl	80092e0 <__swsetup_r>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d0d3      	beq.n	8009282 <__swbuf_r+0x26>
 80092da:	2501      	movs	r5, #1
 80092dc:	426d      	negs	r5, r5
 80092de:	e7f4      	b.n	80092ca <__swbuf_r+0x6e>

080092e0 <__swsetup_r>:
 80092e0:	4b30      	ldr	r3, [pc, #192]	; (80093a4 <__swsetup_r+0xc4>)
 80092e2:	b570      	push	{r4, r5, r6, lr}
 80092e4:	0005      	movs	r5, r0
 80092e6:	6818      	ldr	r0, [r3, #0]
 80092e8:	000c      	movs	r4, r1
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d004      	beq.n	80092f8 <__swsetup_r+0x18>
 80092ee:	6a03      	ldr	r3, [r0, #32]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <__swsetup_r+0x18>
 80092f4:	f7ff ff12 	bl	800911c <__sinit>
 80092f8:	230c      	movs	r3, #12
 80092fa:	5ee2      	ldrsh	r2, [r4, r3]
 80092fc:	b293      	uxth	r3, r2
 80092fe:	0711      	lsls	r1, r2, #28
 8009300:	d423      	bmi.n	800934a <__swsetup_r+0x6a>
 8009302:	06d9      	lsls	r1, r3, #27
 8009304:	d407      	bmi.n	8009316 <__swsetup_r+0x36>
 8009306:	2309      	movs	r3, #9
 8009308:	2001      	movs	r0, #1
 800930a:	602b      	str	r3, [r5, #0]
 800930c:	3337      	adds	r3, #55	; 0x37
 800930e:	4313      	orrs	r3, r2
 8009310:	81a3      	strh	r3, [r4, #12]
 8009312:	4240      	negs	r0, r0
 8009314:	bd70      	pop	{r4, r5, r6, pc}
 8009316:	075b      	lsls	r3, r3, #29
 8009318:	d513      	bpl.n	8009342 <__swsetup_r+0x62>
 800931a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800931c:	2900      	cmp	r1, #0
 800931e:	d008      	beq.n	8009332 <__swsetup_r+0x52>
 8009320:	0023      	movs	r3, r4
 8009322:	3344      	adds	r3, #68	; 0x44
 8009324:	4299      	cmp	r1, r3
 8009326:	d002      	beq.n	800932e <__swsetup_r+0x4e>
 8009328:	0028      	movs	r0, r5
 800932a:	f000 ff93 	bl	800a254 <_free_r>
 800932e:	2300      	movs	r3, #0
 8009330:	6363      	str	r3, [r4, #52]	; 0x34
 8009332:	2224      	movs	r2, #36	; 0x24
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	4393      	bics	r3, r2
 8009338:	81a3      	strh	r3, [r4, #12]
 800933a:	2300      	movs	r3, #0
 800933c:	6063      	str	r3, [r4, #4]
 800933e:	6923      	ldr	r3, [r4, #16]
 8009340:	6023      	str	r3, [r4, #0]
 8009342:	2308      	movs	r3, #8
 8009344:	89a2      	ldrh	r2, [r4, #12]
 8009346:	4313      	orrs	r3, r2
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	6923      	ldr	r3, [r4, #16]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d10b      	bne.n	8009368 <__swsetup_r+0x88>
 8009350:	21a0      	movs	r1, #160	; 0xa0
 8009352:	2280      	movs	r2, #128	; 0x80
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	0089      	lsls	r1, r1, #2
 8009358:	0092      	lsls	r2, r2, #2
 800935a:	400b      	ands	r3, r1
 800935c:	4293      	cmp	r3, r2
 800935e:	d003      	beq.n	8009368 <__swsetup_r+0x88>
 8009360:	0021      	movs	r1, r4
 8009362:	0028      	movs	r0, r5
 8009364:	f002 fc38 	bl	800bbd8 <__smakebuf_r>
 8009368:	220c      	movs	r2, #12
 800936a:	5ea3      	ldrsh	r3, [r4, r2]
 800936c:	2001      	movs	r0, #1
 800936e:	001a      	movs	r2, r3
 8009370:	b299      	uxth	r1, r3
 8009372:	4002      	ands	r2, r0
 8009374:	4203      	tst	r3, r0
 8009376:	d00f      	beq.n	8009398 <__swsetup_r+0xb8>
 8009378:	2200      	movs	r2, #0
 800937a:	60a2      	str	r2, [r4, #8]
 800937c:	6962      	ldr	r2, [r4, #20]
 800937e:	4252      	negs	r2, r2
 8009380:	61a2      	str	r2, [r4, #24]
 8009382:	2000      	movs	r0, #0
 8009384:	6922      	ldr	r2, [r4, #16]
 8009386:	4282      	cmp	r2, r0
 8009388:	d1c4      	bne.n	8009314 <__swsetup_r+0x34>
 800938a:	0609      	lsls	r1, r1, #24
 800938c:	d5c2      	bpl.n	8009314 <__swsetup_r+0x34>
 800938e:	2240      	movs	r2, #64	; 0x40
 8009390:	4313      	orrs	r3, r2
 8009392:	81a3      	strh	r3, [r4, #12]
 8009394:	3801      	subs	r0, #1
 8009396:	e7bd      	b.n	8009314 <__swsetup_r+0x34>
 8009398:	0788      	lsls	r0, r1, #30
 800939a:	d400      	bmi.n	800939e <__swsetup_r+0xbe>
 800939c:	6962      	ldr	r2, [r4, #20]
 800939e:	60a2      	str	r2, [r4, #8]
 80093a0:	e7ef      	b.n	8009382 <__swsetup_r+0xa2>
 80093a2:	46c0      	nop			; (mov r8, r8)
 80093a4:	200001d0 	.word	0x200001d0

080093a8 <memset>:
 80093a8:	0003      	movs	r3, r0
 80093aa:	1882      	adds	r2, r0, r2
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d100      	bne.n	80093b2 <memset+0xa>
 80093b0:	4770      	bx	lr
 80093b2:	7019      	strb	r1, [r3, #0]
 80093b4:	3301      	adds	r3, #1
 80093b6:	e7f9      	b.n	80093ac <memset+0x4>

080093b8 <strncmp>:
 80093b8:	b530      	push	{r4, r5, lr}
 80093ba:	0005      	movs	r5, r0
 80093bc:	1e10      	subs	r0, r2, #0
 80093be:	d00b      	beq.n	80093d8 <strncmp+0x20>
 80093c0:	2400      	movs	r4, #0
 80093c2:	3a01      	subs	r2, #1
 80093c4:	5d2b      	ldrb	r3, [r5, r4]
 80093c6:	5d08      	ldrb	r0, [r1, r4]
 80093c8:	4283      	cmp	r3, r0
 80093ca:	d104      	bne.n	80093d6 <strncmp+0x1e>
 80093cc:	42a2      	cmp	r2, r4
 80093ce:	d002      	beq.n	80093d6 <strncmp+0x1e>
 80093d0:	3401      	adds	r4, #1
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1f6      	bne.n	80093c4 <strncmp+0xc>
 80093d6:	1a18      	subs	r0, r3, r0
 80093d8:	bd30      	pop	{r4, r5, pc}
	...

080093dc <_localeconv_r>:
 80093dc:	4800      	ldr	r0, [pc, #0]	; (80093e0 <_localeconv_r+0x4>)
 80093de:	4770      	bx	lr
 80093e0:	20000108 	.word	0x20000108

080093e4 <_close_r>:
 80093e4:	2300      	movs	r3, #0
 80093e6:	b570      	push	{r4, r5, r6, lr}
 80093e8:	4d06      	ldr	r5, [pc, #24]	; (8009404 <_close_r+0x20>)
 80093ea:	0004      	movs	r4, r0
 80093ec:	0008      	movs	r0, r1
 80093ee:	602b      	str	r3, [r5, #0]
 80093f0:	f7f9 fec3 	bl	800317a <_close>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d103      	bne.n	8009400 <_close_r+0x1c>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d000      	beq.n	8009400 <_close_r+0x1c>
 80093fe:	6023      	str	r3, [r4, #0]
 8009400:	bd70      	pop	{r4, r5, r6, pc}
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	20000a54 	.word	0x20000a54

08009408 <_lseek_r>:
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	0004      	movs	r4, r0
 800940c:	0008      	movs	r0, r1
 800940e:	0011      	movs	r1, r2
 8009410:	001a      	movs	r2, r3
 8009412:	2300      	movs	r3, #0
 8009414:	4d05      	ldr	r5, [pc, #20]	; (800942c <_lseek_r+0x24>)
 8009416:	602b      	str	r3, [r5, #0]
 8009418:	f7f9 fed0 	bl	80031bc <_lseek>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d103      	bne.n	8009428 <_lseek_r+0x20>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d000      	beq.n	8009428 <_lseek_r+0x20>
 8009426:	6023      	str	r3, [r4, #0]
 8009428:	bd70      	pop	{r4, r5, r6, pc}
 800942a:	46c0      	nop			; (mov r8, r8)
 800942c:	20000a54 	.word	0x20000a54

08009430 <_read_r>:
 8009430:	b570      	push	{r4, r5, r6, lr}
 8009432:	0004      	movs	r4, r0
 8009434:	0008      	movs	r0, r1
 8009436:	0011      	movs	r1, r2
 8009438:	001a      	movs	r2, r3
 800943a:	2300      	movs	r3, #0
 800943c:	4d05      	ldr	r5, [pc, #20]	; (8009454 <_read_r+0x24>)
 800943e:	602b      	str	r3, [r5, #0]
 8009440:	f7f9 fe62 	bl	8003108 <_read>
 8009444:	1c43      	adds	r3, r0, #1
 8009446:	d103      	bne.n	8009450 <_read_r+0x20>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d000      	beq.n	8009450 <_read_r+0x20>
 800944e:	6023      	str	r3, [r4, #0]
 8009450:	bd70      	pop	{r4, r5, r6, pc}
 8009452:	46c0      	nop			; (mov r8, r8)
 8009454:	20000a54 	.word	0x20000a54

08009458 <_write_r>:
 8009458:	b570      	push	{r4, r5, r6, lr}
 800945a:	0004      	movs	r4, r0
 800945c:	0008      	movs	r0, r1
 800945e:	0011      	movs	r1, r2
 8009460:	001a      	movs	r2, r3
 8009462:	2300      	movs	r3, #0
 8009464:	4d05      	ldr	r5, [pc, #20]	; (800947c <_write_r+0x24>)
 8009466:	602b      	str	r3, [r5, #0]
 8009468:	f7f9 fe6b 	bl	8003142 <_write>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d103      	bne.n	8009478 <_write_r+0x20>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d000      	beq.n	8009478 <_write_r+0x20>
 8009476:	6023      	str	r3, [r4, #0]
 8009478:	bd70      	pop	{r4, r5, r6, pc}
 800947a:	46c0      	nop			; (mov r8, r8)
 800947c:	20000a54 	.word	0x20000a54

08009480 <__errno>:
 8009480:	4b01      	ldr	r3, [pc, #4]	; (8009488 <__errno+0x8>)
 8009482:	6818      	ldr	r0, [r3, #0]
 8009484:	4770      	bx	lr
 8009486:	46c0      	nop			; (mov r8, r8)
 8009488:	200001d0 	.word	0x200001d0

0800948c <__libc_init_array>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	2600      	movs	r6, #0
 8009490:	4c0c      	ldr	r4, [pc, #48]	; (80094c4 <__libc_init_array+0x38>)
 8009492:	4d0d      	ldr	r5, [pc, #52]	; (80094c8 <__libc_init_array+0x3c>)
 8009494:	1b64      	subs	r4, r4, r5
 8009496:	10a4      	asrs	r4, r4, #2
 8009498:	42a6      	cmp	r6, r4
 800949a:	d109      	bne.n	80094b0 <__libc_init_array+0x24>
 800949c:	2600      	movs	r6, #0
 800949e:	f002 fd07 	bl	800beb0 <_init>
 80094a2:	4c0a      	ldr	r4, [pc, #40]	; (80094cc <__libc_init_array+0x40>)
 80094a4:	4d0a      	ldr	r5, [pc, #40]	; (80094d0 <__libc_init_array+0x44>)
 80094a6:	1b64      	subs	r4, r4, r5
 80094a8:	10a4      	asrs	r4, r4, #2
 80094aa:	42a6      	cmp	r6, r4
 80094ac:	d105      	bne.n	80094ba <__libc_init_array+0x2e>
 80094ae:	bd70      	pop	{r4, r5, r6, pc}
 80094b0:	00b3      	lsls	r3, r6, #2
 80094b2:	58eb      	ldr	r3, [r5, r3]
 80094b4:	4798      	blx	r3
 80094b6:	3601      	adds	r6, #1
 80094b8:	e7ee      	b.n	8009498 <__libc_init_array+0xc>
 80094ba:	00b3      	lsls	r3, r6, #2
 80094bc:	58eb      	ldr	r3, [r5, r3]
 80094be:	4798      	blx	r3
 80094c0:	3601      	adds	r6, #1
 80094c2:	e7f2      	b.n	80094aa <__libc_init_array+0x1e>
 80094c4:	0800c3b4 	.word	0x0800c3b4
 80094c8:	0800c3b4 	.word	0x0800c3b4
 80094cc:	0800c3b8 	.word	0x0800c3b8
 80094d0:	0800c3b4 	.word	0x0800c3b4

080094d4 <__retarget_lock_init_recursive>:
 80094d4:	4770      	bx	lr

080094d6 <__retarget_lock_acquire_recursive>:
 80094d6:	4770      	bx	lr

080094d8 <__retarget_lock_release_recursive>:
 80094d8:	4770      	bx	lr

080094da <memchr>:
 80094da:	b2c9      	uxtb	r1, r1
 80094dc:	1882      	adds	r2, r0, r2
 80094de:	4290      	cmp	r0, r2
 80094e0:	d101      	bne.n	80094e6 <memchr+0xc>
 80094e2:	2000      	movs	r0, #0
 80094e4:	4770      	bx	lr
 80094e6:	7803      	ldrb	r3, [r0, #0]
 80094e8:	428b      	cmp	r3, r1
 80094ea:	d0fb      	beq.n	80094e4 <memchr+0xa>
 80094ec:	3001      	adds	r0, #1
 80094ee:	e7f6      	b.n	80094de <memchr+0x4>

080094f0 <memcpy>:
 80094f0:	2300      	movs	r3, #0
 80094f2:	b510      	push	{r4, lr}
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d100      	bne.n	80094fa <memcpy+0xa>
 80094f8:	bd10      	pop	{r4, pc}
 80094fa:	5ccc      	ldrb	r4, [r1, r3]
 80094fc:	54c4      	strb	r4, [r0, r3]
 80094fe:	3301      	adds	r3, #1
 8009500:	e7f8      	b.n	80094f4 <memcpy+0x4>
	...

08009504 <nan>:
 8009504:	2000      	movs	r0, #0
 8009506:	4901      	ldr	r1, [pc, #4]	; (800950c <nan+0x8>)
 8009508:	4770      	bx	lr
 800950a:	46c0      	nop			; (mov r8, r8)
 800950c:	7ff80000 	.word	0x7ff80000

08009510 <nanf>:
 8009510:	4800      	ldr	r0, [pc, #0]	; (8009514 <nanf+0x4>)
 8009512:	4770      	bx	lr
 8009514:	7fc00000 	.word	0x7fc00000

08009518 <quorem>:
 8009518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800951a:	6902      	ldr	r2, [r0, #16]
 800951c:	690b      	ldr	r3, [r1, #16]
 800951e:	b089      	sub	sp, #36	; 0x24
 8009520:	0007      	movs	r7, r0
 8009522:	9104      	str	r1, [sp, #16]
 8009524:	2000      	movs	r0, #0
 8009526:	429a      	cmp	r2, r3
 8009528:	db69      	blt.n	80095fe <quorem+0xe6>
 800952a:	3b01      	subs	r3, #1
 800952c:	009c      	lsls	r4, r3, #2
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	000b      	movs	r3, r1
 8009532:	3314      	adds	r3, #20
 8009534:	9306      	str	r3, [sp, #24]
 8009536:	191b      	adds	r3, r3, r4
 8009538:	9305      	str	r3, [sp, #20]
 800953a:	003b      	movs	r3, r7
 800953c:	3314      	adds	r3, #20
 800953e:	9303      	str	r3, [sp, #12]
 8009540:	191c      	adds	r4, r3, r4
 8009542:	9b05      	ldr	r3, [sp, #20]
 8009544:	6826      	ldr	r6, [r4, #0]
 8009546:	681d      	ldr	r5, [r3, #0]
 8009548:	0030      	movs	r0, r6
 800954a:	3501      	adds	r5, #1
 800954c:	0029      	movs	r1, r5
 800954e:	f7f6 fdf7 	bl	8000140 <__udivsi3>
 8009552:	9002      	str	r0, [sp, #8]
 8009554:	42ae      	cmp	r6, r5
 8009556:	d329      	bcc.n	80095ac <quorem+0x94>
 8009558:	9b06      	ldr	r3, [sp, #24]
 800955a:	2600      	movs	r6, #0
 800955c:	469c      	mov	ip, r3
 800955e:	9d03      	ldr	r5, [sp, #12]
 8009560:	9606      	str	r6, [sp, #24]
 8009562:	4662      	mov	r2, ip
 8009564:	ca08      	ldmia	r2!, {r3}
 8009566:	6828      	ldr	r0, [r5, #0]
 8009568:	4694      	mov	ip, r2
 800956a:	9a02      	ldr	r2, [sp, #8]
 800956c:	b299      	uxth	r1, r3
 800956e:	4351      	muls	r1, r2
 8009570:	0c1b      	lsrs	r3, r3, #16
 8009572:	4353      	muls	r3, r2
 8009574:	1989      	adds	r1, r1, r6
 8009576:	0c0a      	lsrs	r2, r1, #16
 8009578:	189b      	adds	r3, r3, r2
 800957a:	9307      	str	r3, [sp, #28]
 800957c:	0c1e      	lsrs	r6, r3, #16
 800957e:	9b06      	ldr	r3, [sp, #24]
 8009580:	b282      	uxth	r2, r0
 8009582:	18d2      	adds	r2, r2, r3
 8009584:	466b      	mov	r3, sp
 8009586:	b289      	uxth	r1, r1
 8009588:	8b9b      	ldrh	r3, [r3, #28]
 800958a:	1a52      	subs	r2, r2, r1
 800958c:	0c01      	lsrs	r1, r0, #16
 800958e:	1ac9      	subs	r1, r1, r3
 8009590:	1413      	asrs	r3, r2, #16
 8009592:	18cb      	adds	r3, r1, r3
 8009594:	1419      	asrs	r1, r3, #16
 8009596:	b292      	uxth	r2, r2
 8009598:	041b      	lsls	r3, r3, #16
 800959a:	4313      	orrs	r3, r2
 800959c:	c508      	stmia	r5!, {r3}
 800959e:	9b05      	ldr	r3, [sp, #20]
 80095a0:	9106      	str	r1, [sp, #24]
 80095a2:	4563      	cmp	r3, ip
 80095a4:	d2dd      	bcs.n	8009562 <quorem+0x4a>
 80095a6:	6823      	ldr	r3, [r4, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d030      	beq.n	800960e <quorem+0xf6>
 80095ac:	0038      	movs	r0, r7
 80095ae:	9904      	ldr	r1, [sp, #16]
 80095b0:	f001 fd98 	bl	800b0e4 <__mcmp>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	db21      	blt.n	80095fc <quorem+0xe4>
 80095b8:	0038      	movs	r0, r7
 80095ba:	2600      	movs	r6, #0
 80095bc:	9b02      	ldr	r3, [sp, #8]
 80095be:	9c04      	ldr	r4, [sp, #16]
 80095c0:	3301      	adds	r3, #1
 80095c2:	9302      	str	r3, [sp, #8]
 80095c4:	3014      	adds	r0, #20
 80095c6:	3414      	adds	r4, #20
 80095c8:	6803      	ldr	r3, [r0, #0]
 80095ca:	cc02      	ldmia	r4!, {r1}
 80095cc:	b29d      	uxth	r5, r3
 80095ce:	19ad      	adds	r5, r5, r6
 80095d0:	b28a      	uxth	r2, r1
 80095d2:	1aaa      	subs	r2, r5, r2
 80095d4:	0c09      	lsrs	r1, r1, #16
 80095d6:	0c1b      	lsrs	r3, r3, #16
 80095d8:	1a5b      	subs	r3, r3, r1
 80095da:	1411      	asrs	r1, r2, #16
 80095dc:	185b      	adds	r3, r3, r1
 80095de:	141e      	asrs	r6, r3, #16
 80095e0:	b292      	uxth	r2, r2
 80095e2:	041b      	lsls	r3, r3, #16
 80095e4:	4313      	orrs	r3, r2
 80095e6:	c008      	stmia	r0!, {r3}
 80095e8:	9b05      	ldr	r3, [sp, #20]
 80095ea:	42a3      	cmp	r3, r4
 80095ec:	d2ec      	bcs.n	80095c8 <quorem+0xb0>
 80095ee:	9b01      	ldr	r3, [sp, #4]
 80095f0:	9a03      	ldr	r2, [sp, #12]
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	18d3      	adds	r3, r2, r3
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	2a00      	cmp	r2, #0
 80095fa:	d015      	beq.n	8009628 <quorem+0x110>
 80095fc:	9802      	ldr	r0, [sp, #8]
 80095fe:	b009      	add	sp, #36	; 0x24
 8009600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d106      	bne.n	8009616 <quorem+0xfe>
 8009608:	9b01      	ldr	r3, [sp, #4]
 800960a:	3b01      	subs	r3, #1
 800960c:	9301      	str	r3, [sp, #4]
 800960e:	9b03      	ldr	r3, [sp, #12]
 8009610:	3c04      	subs	r4, #4
 8009612:	42a3      	cmp	r3, r4
 8009614:	d3f5      	bcc.n	8009602 <quorem+0xea>
 8009616:	9b01      	ldr	r3, [sp, #4]
 8009618:	613b      	str	r3, [r7, #16]
 800961a:	e7c7      	b.n	80095ac <quorem+0x94>
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	2a00      	cmp	r2, #0
 8009620:	d106      	bne.n	8009630 <quorem+0x118>
 8009622:	9a01      	ldr	r2, [sp, #4]
 8009624:	3a01      	subs	r2, #1
 8009626:	9201      	str	r2, [sp, #4]
 8009628:	9a03      	ldr	r2, [sp, #12]
 800962a:	3b04      	subs	r3, #4
 800962c:	429a      	cmp	r2, r3
 800962e:	d3f5      	bcc.n	800961c <quorem+0x104>
 8009630:	9b01      	ldr	r3, [sp, #4]
 8009632:	613b      	str	r3, [r7, #16]
 8009634:	e7e2      	b.n	80095fc <quorem+0xe4>
	...

08009638 <_dtoa_r>:
 8009638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800963a:	0014      	movs	r4, r2
 800963c:	001d      	movs	r5, r3
 800963e:	69c6      	ldr	r6, [r0, #28]
 8009640:	b09d      	sub	sp, #116	; 0x74
 8009642:	9408      	str	r4, [sp, #32]
 8009644:	9509      	str	r5, [sp, #36]	; 0x24
 8009646:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8009648:	9004      	str	r0, [sp, #16]
 800964a:	2e00      	cmp	r6, #0
 800964c:	d10f      	bne.n	800966e <_dtoa_r+0x36>
 800964e:	2010      	movs	r0, #16
 8009650:	f001 f9a6 	bl	800a9a0 <malloc>
 8009654:	9b04      	ldr	r3, [sp, #16]
 8009656:	1e02      	subs	r2, r0, #0
 8009658:	61d8      	str	r0, [r3, #28]
 800965a:	d104      	bne.n	8009666 <_dtoa_r+0x2e>
 800965c:	21ef      	movs	r1, #239	; 0xef
 800965e:	4bc6      	ldr	r3, [pc, #792]	; (8009978 <_dtoa_r+0x340>)
 8009660:	48c6      	ldr	r0, [pc, #792]	; (800997c <_dtoa_r+0x344>)
 8009662:	f002 fb41 	bl	800bce8 <__assert_func>
 8009666:	6046      	str	r6, [r0, #4]
 8009668:	6086      	str	r6, [r0, #8]
 800966a:	6006      	str	r6, [r0, #0]
 800966c:	60c6      	str	r6, [r0, #12]
 800966e:	9b04      	ldr	r3, [sp, #16]
 8009670:	69db      	ldr	r3, [r3, #28]
 8009672:	6819      	ldr	r1, [r3, #0]
 8009674:	2900      	cmp	r1, #0
 8009676:	d00b      	beq.n	8009690 <_dtoa_r+0x58>
 8009678:	685a      	ldr	r2, [r3, #4]
 800967a:	2301      	movs	r3, #1
 800967c:	4093      	lsls	r3, r2
 800967e:	604a      	str	r2, [r1, #4]
 8009680:	608b      	str	r3, [r1, #8]
 8009682:	9804      	ldr	r0, [sp, #16]
 8009684:	f001 faa0 	bl	800abc8 <_Bfree>
 8009688:	2200      	movs	r2, #0
 800968a:	9b04      	ldr	r3, [sp, #16]
 800968c:	69db      	ldr	r3, [r3, #28]
 800968e:	601a      	str	r2, [r3, #0]
 8009690:	2d00      	cmp	r5, #0
 8009692:	da1e      	bge.n	80096d2 <_dtoa_r+0x9a>
 8009694:	2301      	movs	r3, #1
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	006b      	lsls	r3, r5, #1
 800969a:	085b      	lsrs	r3, r3, #1
 800969c:	9309      	str	r3, [sp, #36]	; 0x24
 800969e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80096a0:	4bb7      	ldr	r3, [pc, #732]	; (8009980 <_dtoa_r+0x348>)
 80096a2:	4ab7      	ldr	r2, [pc, #732]	; (8009980 <_dtoa_r+0x348>)
 80096a4:	403b      	ands	r3, r7
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d116      	bne.n	80096d8 <_dtoa_r+0xa0>
 80096aa:	4bb6      	ldr	r3, [pc, #728]	; (8009984 <_dtoa_r+0x34c>)
 80096ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80096ae:	6013      	str	r3, [r2, #0]
 80096b0:	033b      	lsls	r3, r7, #12
 80096b2:	0b1b      	lsrs	r3, r3, #12
 80096b4:	4323      	orrs	r3, r4
 80096b6:	d101      	bne.n	80096bc <_dtoa_r+0x84>
 80096b8:	f000 fdb5 	bl	800a226 <_dtoa_r+0xbee>
 80096bc:	4bb2      	ldr	r3, [pc, #712]	; (8009988 <_dtoa_r+0x350>)
 80096be:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80096c0:	9306      	str	r3, [sp, #24]
 80096c2:	2a00      	cmp	r2, #0
 80096c4:	d002      	beq.n	80096cc <_dtoa_r+0x94>
 80096c6:	4bb1      	ldr	r3, [pc, #708]	; (800998c <_dtoa_r+0x354>)
 80096c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80096ca:	6013      	str	r3, [r2, #0]
 80096cc:	9806      	ldr	r0, [sp, #24]
 80096ce:	b01d      	add	sp, #116	; 0x74
 80096d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096d2:	2300      	movs	r3, #0
 80096d4:	603b      	str	r3, [r7, #0]
 80096d6:	e7e2      	b.n	800969e <_dtoa_r+0x66>
 80096d8:	9a08      	ldr	r2, [sp, #32]
 80096da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096dc:	9210      	str	r2, [sp, #64]	; 0x40
 80096de:	9311      	str	r3, [sp, #68]	; 0x44
 80096e0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80096e2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80096e4:	2200      	movs	r2, #0
 80096e6:	2300      	movs	r3, #0
 80096e8:	f7f6 feb0 	bl	800044c <__aeabi_dcmpeq>
 80096ec:	1e06      	subs	r6, r0, #0
 80096ee:	d009      	beq.n	8009704 <_dtoa_r+0xcc>
 80096f0:	2301      	movs	r3, #1
 80096f2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80096f4:	6013      	str	r3, [r2, #0]
 80096f6:	4ba6      	ldr	r3, [pc, #664]	; (8009990 <_dtoa_r+0x358>)
 80096f8:	9306      	str	r3, [sp, #24]
 80096fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d0e5      	beq.n	80096cc <_dtoa_r+0x94>
 8009700:	4ba4      	ldr	r3, [pc, #656]	; (8009994 <_dtoa_r+0x35c>)
 8009702:	e7e1      	b.n	80096c8 <_dtoa_r+0x90>
 8009704:	ab1a      	add	r3, sp, #104	; 0x68
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	ab1b      	add	r3, sp, #108	; 0x6c
 800970a:	9300      	str	r3, [sp, #0]
 800970c:	9804      	ldr	r0, [sp, #16]
 800970e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009710:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009712:	f001 fe03 	bl	800b31c <__d2b>
 8009716:	007a      	lsls	r2, r7, #1
 8009718:	9005      	str	r0, [sp, #20]
 800971a:	0d52      	lsrs	r2, r2, #21
 800971c:	d100      	bne.n	8009720 <_dtoa_r+0xe8>
 800971e:	e07b      	b.n	8009818 <_dtoa_r+0x1e0>
 8009720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009722:	9617      	str	r6, [sp, #92]	; 0x5c
 8009724:	0319      	lsls	r1, r3, #12
 8009726:	4b9c      	ldr	r3, [pc, #624]	; (8009998 <_dtoa_r+0x360>)
 8009728:	0b09      	lsrs	r1, r1, #12
 800972a:	430b      	orrs	r3, r1
 800972c:	499b      	ldr	r1, [pc, #620]	; (800999c <_dtoa_r+0x364>)
 800972e:	1857      	adds	r7, r2, r1
 8009730:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009732:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009734:	0019      	movs	r1, r3
 8009736:	2200      	movs	r2, #0
 8009738:	4b99      	ldr	r3, [pc, #612]	; (80099a0 <_dtoa_r+0x368>)
 800973a:	f7f8 fc1b 	bl	8001f74 <__aeabi_dsub>
 800973e:	4a99      	ldr	r2, [pc, #612]	; (80099a4 <_dtoa_r+0x36c>)
 8009740:	4b99      	ldr	r3, [pc, #612]	; (80099a8 <_dtoa_r+0x370>)
 8009742:	f7f8 f955 	bl	80019f0 <__aeabi_dmul>
 8009746:	4a99      	ldr	r2, [pc, #612]	; (80099ac <_dtoa_r+0x374>)
 8009748:	4b99      	ldr	r3, [pc, #612]	; (80099b0 <_dtoa_r+0x378>)
 800974a:	f7f7 f9f7 	bl	8000b3c <__aeabi_dadd>
 800974e:	0004      	movs	r4, r0
 8009750:	0038      	movs	r0, r7
 8009752:	000d      	movs	r5, r1
 8009754:	f7f8 ffe4 	bl	8002720 <__aeabi_i2d>
 8009758:	4a96      	ldr	r2, [pc, #600]	; (80099b4 <_dtoa_r+0x37c>)
 800975a:	4b97      	ldr	r3, [pc, #604]	; (80099b8 <_dtoa_r+0x380>)
 800975c:	f7f8 f948 	bl	80019f0 <__aeabi_dmul>
 8009760:	0002      	movs	r2, r0
 8009762:	000b      	movs	r3, r1
 8009764:	0020      	movs	r0, r4
 8009766:	0029      	movs	r1, r5
 8009768:	f7f7 f9e8 	bl	8000b3c <__aeabi_dadd>
 800976c:	0004      	movs	r4, r0
 800976e:	000d      	movs	r5, r1
 8009770:	f7f8 ffa0 	bl	80026b4 <__aeabi_d2iz>
 8009774:	2200      	movs	r2, #0
 8009776:	9003      	str	r0, [sp, #12]
 8009778:	2300      	movs	r3, #0
 800977a:	0020      	movs	r0, r4
 800977c:	0029      	movs	r1, r5
 800977e:	f7f6 fe6b 	bl	8000458 <__aeabi_dcmplt>
 8009782:	2800      	cmp	r0, #0
 8009784:	d00b      	beq.n	800979e <_dtoa_r+0x166>
 8009786:	9803      	ldr	r0, [sp, #12]
 8009788:	f7f8 ffca 	bl	8002720 <__aeabi_i2d>
 800978c:	002b      	movs	r3, r5
 800978e:	0022      	movs	r2, r4
 8009790:	f7f6 fe5c 	bl	800044c <__aeabi_dcmpeq>
 8009794:	4243      	negs	r3, r0
 8009796:	4158      	adcs	r0, r3
 8009798:	9b03      	ldr	r3, [sp, #12]
 800979a:	1a1b      	subs	r3, r3, r0
 800979c:	9303      	str	r3, [sp, #12]
 800979e:	2301      	movs	r3, #1
 80097a0:	9316      	str	r3, [sp, #88]	; 0x58
 80097a2:	9b03      	ldr	r3, [sp, #12]
 80097a4:	2b16      	cmp	r3, #22
 80097a6:	d810      	bhi.n	80097ca <_dtoa_r+0x192>
 80097a8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80097aa:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097ac:	9a03      	ldr	r2, [sp, #12]
 80097ae:	4b83      	ldr	r3, [pc, #524]	; (80099bc <_dtoa_r+0x384>)
 80097b0:	00d2      	lsls	r2, r2, #3
 80097b2:	189b      	adds	r3, r3, r2
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	f7f6 fe4e 	bl	8000458 <__aeabi_dcmplt>
 80097bc:	2800      	cmp	r0, #0
 80097be:	d047      	beq.n	8009850 <_dtoa_r+0x218>
 80097c0:	9b03      	ldr	r3, [sp, #12]
 80097c2:	3b01      	subs	r3, #1
 80097c4:	9303      	str	r3, [sp, #12]
 80097c6:	2300      	movs	r3, #0
 80097c8:	9316      	str	r3, [sp, #88]	; 0x58
 80097ca:	2200      	movs	r2, #0
 80097cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80097ce:	920a      	str	r2, [sp, #40]	; 0x28
 80097d0:	1bdb      	subs	r3, r3, r7
 80097d2:	1e5a      	subs	r2, r3, #1
 80097d4:	d53e      	bpl.n	8009854 <_dtoa_r+0x21c>
 80097d6:	2201      	movs	r2, #1
 80097d8:	1ad3      	subs	r3, r2, r3
 80097da:	930a      	str	r3, [sp, #40]	; 0x28
 80097dc:	2300      	movs	r3, #0
 80097de:	930c      	str	r3, [sp, #48]	; 0x30
 80097e0:	9b03      	ldr	r3, [sp, #12]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	db38      	blt.n	8009858 <_dtoa_r+0x220>
 80097e6:	9a03      	ldr	r2, [sp, #12]
 80097e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097ea:	4694      	mov	ip, r2
 80097ec:	4463      	add	r3, ip
 80097ee:	930c      	str	r3, [sp, #48]	; 0x30
 80097f0:	2300      	movs	r3, #0
 80097f2:	9213      	str	r2, [sp, #76]	; 0x4c
 80097f4:	930d      	str	r3, [sp, #52]	; 0x34
 80097f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097f8:	2401      	movs	r4, #1
 80097fa:	2b09      	cmp	r3, #9
 80097fc:	d867      	bhi.n	80098ce <_dtoa_r+0x296>
 80097fe:	2b05      	cmp	r3, #5
 8009800:	dd02      	ble.n	8009808 <_dtoa_r+0x1d0>
 8009802:	2400      	movs	r4, #0
 8009804:	3b04      	subs	r3, #4
 8009806:	9322      	str	r3, [sp, #136]	; 0x88
 8009808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800980a:	1e98      	subs	r0, r3, #2
 800980c:	2803      	cmp	r0, #3
 800980e:	d867      	bhi.n	80098e0 <_dtoa_r+0x2a8>
 8009810:	f7f6 fc82 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009814:	5b383a2b 	.word	0x5b383a2b
 8009818:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800981a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800981c:	18f6      	adds	r6, r6, r3
 800981e:	4b68      	ldr	r3, [pc, #416]	; (80099c0 <_dtoa_r+0x388>)
 8009820:	18f2      	adds	r2, r6, r3
 8009822:	2a20      	cmp	r2, #32
 8009824:	dd0f      	ble.n	8009846 <_dtoa_r+0x20e>
 8009826:	2340      	movs	r3, #64	; 0x40
 8009828:	1a9b      	subs	r3, r3, r2
 800982a:	409f      	lsls	r7, r3
 800982c:	4b65      	ldr	r3, [pc, #404]	; (80099c4 <_dtoa_r+0x38c>)
 800982e:	0038      	movs	r0, r7
 8009830:	18f3      	adds	r3, r6, r3
 8009832:	40dc      	lsrs	r4, r3
 8009834:	4320      	orrs	r0, r4
 8009836:	f7f8 ffa3 	bl	8002780 <__aeabi_ui2d>
 800983a:	2201      	movs	r2, #1
 800983c:	4b62      	ldr	r3, [pc, #392]	; (80099c8 <_dtoa_r+0x390>)
 800983e:	1e77      	subs	r7, r6, #1
 8009840:	18cb      	adds	r3, r1, r3
 8009842:	9217      	str	r2, [sp, #92]	; 0x5c
 8009844:	e776      	b.n	8009734 <_dtoa_r+0xfc>
 8009846:	2320      	movs	r3, #32
 8009848:	0020      	movs	r0, r4
 800984a:	1a9b      	subs	r3, r3, r2
 800984c:	4098      	lsls	r0, r3
 800984e:	e7f2      	b.n	8009836 <_dtoa_r+0x1fe>
 8009850:	9016      	str	r0, [sp, #88]	; 0x58
 8009852:	e7ba      	b.n	80097ca <_dtoa_r+0x192>
 8009854:	920c      	str	r2, [sp, #48]	; 0x30
 8009856:	e7c3      	b.n	80097e0 <_dtoa_r+0x1a8>
 8009858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800985a:	9a03      	ldr	r2, [sp, #12]
 800985c:	1a9b      	subs	r3, r3, r2
 800985e:	930a      	str	r3, [sp, #40]	; 0x28
 8009860:	4253      	negs	r3, r2
 8009862:	930d      	str	r3, [sp, #52]	; 0x34
 8009864:	2300      	movs	r3, #0
 8009866:	9313      	str	r3, [sp, #76]	; 0x4c
 8009868:	e7c5      	b.n	80097f6 <_dtoa_r+0x1be>
 800986a:	2300      	movs	r3, #0
 800986c:	930f      	str	r3, [sp, #60]	; 0x3c
 800986e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009870:	930b      	str	r3, [sp, #44]	; 0x2c
 8009872:	9307      	str	r3, [sp, #28]
 8009874:	2b00      	cmp	r3, #0
 8009876:	dc13      	bgt.n	80098a0 <_dtoa_r+0x268>
 8009878:	2301      	movs	r3, #1
 800987a:	001a      	movs	r2, r3
 800987c:	930b      	str	r3, [sp, #44]	; 0x2c
 800987e:	9307      	str	r3, [sp, #28]
 8009880:	9223      	str	r2, [sp, #140]	; 0x8c
 8009882:	e00d      	b.n	80098a0 <_dtoa_r+0x268>
 8009884:	2301      	movs	r3, #1
 8009886:	e7f1      	b.n	800986c <_dtoa_r+0x234>
 8009888:	2300      	movs	r3, #0
 800988a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800988c:	930f      	str	r3, [sp, #60]	; 0x3c
 800988e:	4694      	mov	ip, r2
 8009890:	9b03      	ldr	r3, [sp, #12]
 8009892:	4463      	add	r3, ip
 8009894:	930b      	str	r3, [sp, #44]	; 0x2c
 8009896:	3301      	adds	r3, #1
 8009898:	9307      	str	r3, [sp, #28]
 800989a:	2b00      	cmp	r3, #0
 800989c:	dc00      	bgt.n	80098a0 <_dtoa_r+0x268>
 800989e:	2301      	movs	r3, #1
 80098a0:	9a04      	ldr	r2, [sp, #16]
 80098a2:	2100      	movs	r1, #0
 80098a4:	69d0      	ldr	r0, [r2, #28]
 80098a6:	2204      	movs	r2, #4
 80098a8:	0015      	movs	r5, r2
 80098aa:	3514      	adds	r5, #20
 80098ac:	429d      	cmp	r5, r3
 80098ae:	d91b      	bls.n	80098e8 <_dtoa_r+0x2b0>
 80098b0:	6041      	str	r1, [r0, #4]
 80098b2:	9804      	ldr	r0, [sp, #16]
 80098b4:	f001 f944 	bl	800ab40 <_Balloc>
 80098b8:	9006      	str	r0, [sp, #24]
 80098ba:	2800      	cmp	r0, #0
 80098bc:	d117      	bne.n	80098ee <_dtoa_r+0x2b6>
 80098be:	21b0      	movs	r1, #176	; 0xb0
 80098c0:	4b42      	ldr	r3, [pc, #264]	; (80099cc <_dtoa_r+0x394>)
 80098c2:	482e      	ldr	r0, [pc, #184]	; (800997c <_dtoa_r+0x344>)
 80098c4:	9a06      	ldr	r2, [sp, #24]
 80098c6:	31ff      	adds	r1, #255	; 0xff
 80098c8:	e6cb      	b.n	8009662 <_dtoa_r+0x2a>
 80098ca:	2301      	movs	r3, #1
 80098cc:	e7dd      	b.n	800988a <_dtoa_r+0x252>
 80098ce:	2300      	movs	r3, #0
 80098d0:	940f      	str	r4, [sp, #60]	; 0x3c
 80098d2:	9322      	str	r3, [sp, #136]	; 0x88
 80098d4:	3b01      	subs	r3, #1
 80098d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80098d8:	9307      	str	r3, [sp, #28]
 80098da:	2200      	movs	r2, #0
 80098dc:	3313      	adds	r3, #19
 80098de:	e7cf      	b.n	8009880 <_dtoa_r+0x248>
 80098e0:	2301      	movs	r3, #1
 80098e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80098e4:	3b02      	subs	r3, #2
 80098e6:	e7f6      	b.n	80098d6 <_dtoa_r+0x29e>
 80098e8:	3101      	adds	r1, #1
 80098ea:	0052      	lsls	r2, r2, #1
 80098ec:	e7dc      	b.n	80098a8 <_dtoa_r+0x270>
 80098ee:	9b04      	ldr	r3, [sp, #16]
 80098f0:	9a06      	ldr	r2, [sp, #24]
 80098f2:	69db      	ldr	r3, [r3, #28]
 80098f4:	601a      	str	r2, [r3, #0]
 80098f6:	9b07      	ldr	r3, [sp, #28]
 80098f8:	2b0e      	cmp	r3, #14
 80098fa:	d900      	bls.n	80098fe <_dtoa_r+0x2c6>
 80098fc:	e0e5      	b.n	8009aca <_dtoa_r+0x492>
 80098fe:	2c00      	cmp	r4, #0
 8009900:	d100      	bne.n	8009904 <_dtoa_r+0x2cc>
 8009902:	e0e2      	b.n	8009aca <_dtoa_r+0x492>
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	2b00      	cmp	r3, #0
 8009908:	dd64      	ble.n	80099d4 <_dtoa_r+0x39c>
 800990a:	210f      	movs	r1, #15
 800990c:	9a03      	ldr	r2, [sp, #12]
 800990e:	4b2b      	ldr	r3, [pc, #172]	; (80099bc <_dtoa_r+0x384>)
 8009910:	400a      	ands	r2, r1
 8009912:	00d2      	lsls	r2, r2, #3
 8009914:	189b      	adds	r3, r3, r2
 8009916:	681e      	ldr	r6, [r3, #0]
 8009918:	685f      	ldr	r7, [r3, #4]
 800991a:	9b03      	ldr	r3, [sp, #12]
 800991c:	2402      	movs	r4, #2
 800991e:	111d      	asrs	r5, r3, #4
 8009920:	05db      	lsls	r3, r3, #23
 8009922:	d50a      	bpl.n	800993a <_dtoa_r+0x302>
 8009924:	4b2a      	ldr	r3, [pc, #168]	; (80099d0 <_dtoa_r+0x398>)
 8009926:	400d      	ands	r5, r1
 8009928:	6a1a      	ldr	r2, [r3, #32]
 800992a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800992e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009930:	f7f7 fc64 	bl	80011fc <__aeabi_ddiv>
 8009934:	9008      	str	r0, [sp, #32]
 8009936:	9109      	str	r1, [sp, #36]	; 0x24
 8009938:	3401      	adds	r4, #1
 800993a:	4b25      	ldr	r3, [pc, #148]	; (80099d0 <_dtoa_r+0x398>)
 800993c:	930e      	str	r3, [sp, #56]	; 0x38
 800993e:	2d00      	cmp	r5, #0
 8009940:	d108      	bne.n	8009954 <_dtoa_r+0x31c>
 8009942:	9808      	ldr	r0, [sp, #32]
 8009944:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009946:	0032      	movs	r2, r6
 8009948:	003b      	movs	r3, r7
 800994a:	f7f7 fc57 	bl	80011fc <__aeabi_ddiv>
 800994e:	9008      	str	r0, [sp, #32]
 8009950:	9109      	str	r1, [sp, #36]	; 0x24
 8009952:	e05a      	b.n	8009a0a <_dtoa_r+0x3d2>
 8009954:	2301      	movs	r3, #1
 8009956:	421d      	tst	r5, r3
 8009958:	d009      	beq.n	800996e <_dtoa_r+0x336>
 800995a:	18e4      	adds	r4, r4, r3
 800995c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800995e:	0030      	movs	r0, r6
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	0039      	movs	r1, r7
 8009966:	f7f8 f843 	bl	80019f0 <__aeabi_dmul>
 800996a:	0006      	movs	r6, r0
 800996c:	000f      	movs	r7, r1
 800996e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009970:	106d      	asrs	r5, r5, #1
 8009972:	3308      	adds	r3, #8
 8009974:	e7e2      	b.n	800993c <_dtoa_r+0x304>
 8009976:	46c0      	nop			; (mov r8, r8)
 8009978:	0800c127 	.word	0x0800c127
 800997c:	0800c13e 	.word	0x0800c13e
 8009980:	7ff00000 	.word	0x7ff00000
 8009984:	0000270f 	.word	0x0000270f
 8009988:	0800c123 	.word	0x0800c123
 800998c:	0800c126 	.word	0x0800c126
 8009990:	0800c0e9 	.word	0x0800c0e9
 8009994:	0800c0ea 	.word	0x0800c0ea
 8009998:	3ff00000 	.word	0x3ff00000
 800999c:	fffffc01 	.word	0xfffffc01
 80099a0:	3ff80000 	.word	0x3ff80000
 80099a4:	636f4361 	.word	0x636f4361
 80099a8:	3fd287a7 	.word	0x3fd287a7
 80099ac:	8b60c8b3 	.word	0x8b60c8b3
 80099b0:	3fc68a28 	.word	0x3fc68a28
 80099b4:	509f79fb 	.word	0x509f79fb
 80099b8:	3fd34413 	.word	0x3fd34413
 80099bc:	0800c288 	.word	0x0800c288
 80099c0:	00000432 	.word	0x00000432
 80099c4:	00000412 	.word	0x00000412
 80099c8:	fe100000 	.word	0xfe100000
 80099cc:	0800c196 	.word	0x0800c196
 80099d0:	0800c260 	.word	0x0800c260
 80099d4:	9b03      	ldr	r3, [sp, #12]
 80099d6:	2402      	movs	r4, #2
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d016      	beq.n	8009a0a <_dtoa_r+0x3d2>
 80099dc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80099de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80099e0:	220f      	movs	r2, #15
 80099e2:	425d      	negs	r5, r3
 80099e4:	402a      	ands	r2, r5
 80099e6:	4bdd      	ldr	r3, [pc, #884]	; (8009d5c <_dtoa_r+0x724>)
 80099e8:	00d2      	lsls	r2, r2, #3
 80099ea:	189b      	adds	r3, r3, r2
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	f7f7 fffe 	bl	80019f0 <__aeabi_dmul>
 80099f4:	2701      	movs	r7, #1
 80099f6:	2300      	movs	r3, #0
 80099f8:	9008      	str	r0, [sp, #32]
 80099fa:	9109      	str	r1, [sp, #36]	; 0x24
 80099fc:	4ed8      	ldr	r6, [pc, #864]	; (8009d60 <_dtoa_r+0x728>)
 80099fe:	112d      	asrs	r5, r5, #4
 8009a00:	2d00      	cmp	r5, #0
 8009a02:	d000      	beq.n	8009a06 <_dtoa_r+0x3ce>
 8009a04:	e091      	b.n	8009b2a <_dtoa_r+0x4f2>
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d1a1      	bne.n	800994e <_dtoa_r+0x316>
 8009a0a:	9e08      	ldr	r6, [sp, #32]
 8009a0c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009a0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d100      	bne.n	8009a16 <_dtoa_r+0x3de>
 8009a14:	e094      	b.n	8009b40 <_dtoa_r+0x508>
 8009a16:	2200      	movs	r2, #0
 8009a18:	0030      	movs	r0, r6
 8009a1a:	0039      	movs	r1, r7
 8009a1c:	4bd1      	ldr	r3, [pc, #836]	; (8009d64 <_dtoa_r+0x72c>)
 8009a1e:	f7f6 fd1b 	bl	8000458 <__aeabi_dcmplt>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d100      	bne.n	8009a28 <_dtoa_r+0x3f0>
 8009a26:	e08b      	b.n	8009b40 <_dtoa_r+0x508>
 8009a28:	9b07      	ldr	r3, [sp, #28]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d100      	bne.n	8009a30 <_dtoa_r+0x3f8>
 8009a2e:	e087      	b.n	8009b40 <_dtoa_r+0x508>
 8009a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	dd45      	ble.n	8009ac2 <_dtoa_r+0x48a>
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	930e      	str	r3, [sp, #56]	; 0x38
 8009a3e:	0030      	movs	r0, r6
 8009a40:	4bc9      	ldr	r3, [pc, #804]	; (8009d68 <_dtoa_r+0x730>)
 8009a42:	0039      	movs	r1, r7
 8009a44:	f7f7 ffd4 	bl	80019f0 <__aeabi_dmul>
 8009a48:	9008      	str	r0, [sp, #32]
 8009a4a:	9109      	str	r1, [sp, #36]	; 0x24
 8009a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a4e:	3401      	adds	r4, #1
 8009a50:	0020      	movs	r0, r4
 8009a52:	9e08      	ldr	r6, [sp, #32]
 8009a54:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009a56:	9312      	str	r3, [sp, #72]	; 0x48
 8009a58:	f7f8 fe62 	bl	8002720 <__aeabi_i2d>
 8009a5c:	0032      	movs	r2, r6
 8009a5e:	003b      	movs	r3, r7
 8009a60:	f7f7 ffc6 	bl	80019f0 <__aeabi_dmul>
 8009a64:	2200      	movs	r2, #0
 8009a66:	4bc1      	ldr	r3, [pc, #772]	; (8009d6c <_dtoa_r+0x734>)
 8009a68:	f7f7 f868 	bl	8000b3c <__aeabi_dadd>
 8009a6c:	4ac0      	ldr	r2, [pc, #768]	; (8009d70 <_dtoa_r+0x738>)
 8009a6e:	9014      	str	r0, [sp, #80]	; 0x50
 8009a70:	9115      	str	r1, [sp, #84]	; 0x54
 8009a72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a74:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8009a76:	4694      	mov	ip, r2
 8009a78:	9308      	str	r3, [sp, #32]
 8009a7a:	9409      	str	r4, [sp, #36]	; 0x24
 8009a7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a7e:	4463      	add	r3, ip
 8009a80:	9318      	str	r3, [sp, #96]	; 0x60
 8009a82:	9309      	str	r3, [sp, #36]	; 0x24
 8009a84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d15e      	bne.n	8009b48 <_dtoa_r+0x510>
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	4bb9      	ldr	r3, [pc, #740]	; (8009d74 <_dtoa_r+0x73c>)
 8009a8e:	0030      	movs	r0, r6
 8009a90:	0039      	movs	r1, r7
 8009a92:	f7f8 fa6f 	bl	8001f74 <__aeabi_dsub>
 8009a96:	9a08      	ldr	r2, [sp, #32]
 8009a98:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009a9a:	0004      	movs	r4, r0
 8009a9c:	000d      	movs	r5, r1
 8009a9e:	f7f6 fcef 	bl	8000480 <__aeabi_dcmpgt>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d000      	beq.n	8009aa8 <_dtoa_r+0x470>
 8009aa6:	e2b3      	b.n	800a010 <_dtoa_r+0x9d8>
 8009aa8:	48b3      	ldr	r0, [pc, #716]	; (8009d78 <_dtoa_r+0x740>)
 8009aaa:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009aac:	4684      	mov	ip, r0
 8009aae:	4461      	add	r1, ip
 8009ab0:	000b      	movs	r3, r1
 8009ab2:	0020      	movs	r0, r4
 8009ab4:	0029      	movs	r1, r5
 8009ab6:	9a08      	ldr	r2, [sp, #32]
 8009ab8:	f7f6 fcce 	bl	8000458 <__aeabi_dcmplt>
 8009abc:	2800      	cmp	r0, #0
 8009abe:	d000      	beq.n	8009ac2 <_dtoa_r+0x48a>
 8009ac0:	e2a3      	b.n	800a00a <_dtoa_r+0x9d2>
 8009ac2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ac4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8009ac6:	9308      	str	r3, [sp, #32]
 8009ac8:	9409      	str	r4, [sp, #36]	; 0x24
 8009aca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	da00      	bge.n	8009ad2 <_dtoa_r+0x49a>
 8009ad0:	e179      	b.n	8009dc6 <_dtoa_r+0x78e>
 8009ad2:	9a03      	ldr	r2, [sp, #12]
 8009ad4:	2a0e      	cmp	r2, #14
 8009ad6:	dd00      	ble.n	8009ada <_dtoa_r+0x4a2>
 8009ad8:	e175      	b.n	8009dc6 <_dtoa_r+0x78e>
 8009ada:	4ba0      	ldr	r3, [pc, #640]	; (8009d5c <_dtoa_r+0x724>)
 8009adc:	00d2      	lsls	r2, r2, #3
 8009ade:	189b      	adds	r3, r3, r2
 8009ae0:	681e      	ldr	r6, [r3, #0]
 8009ae2:	685f      	ldr	r7, [r3, #4]
 8009ae4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	db00      	blt.n	8009aec <_dtoa_r+0x4b4>
 8009aea:	e0e5      	b.n	8009cb8 <_dtoa_r+0x680>
 8009aec:	9b07      	ldr	r3, [sp, #28]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	dd00      	ble.n	8009af4 <_dtoa_r+0x4bc>
 8009af2:	e0e1      	b.n	8009cb8 <_dtoa_r+0x680>
 8009af4:	d000      	beq.n	8009af8 <_dtoa_r+0x4c0>
 8009af6:	e288      	b.n	800a00a <_dtoa_r+0x9d2>
 8009af8:	2200      	movs	r2, #0
 8009afa:	0030      	movs	r0, r6
 8009afc:	0039      	movs	r1, r7
 8009afe:	4b9d      	ldr	r3, [pc, #628]	; (8009d74 <_dtoa_r+0x73c>)
 8009b00:	f7f7 ff76 	bl	80019f0 <__aeabi_dmul>
 8009b04:	9a08      	ldr	r2, [sp, #32]
 8009b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b08:	f7f6 fcc4 	bl	8000494 <__aeabi_dcmpge>
 8009b0c:	9e07      	ldr	r6, [sp, #28]
 8009b0e:	0037      	movs	r7, r6
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d000      	beq.n	8009b16 <_dtoa_r+0x4de>
 8009b14:	e25f      	b.n	8009fd6 <_dtoa_r+0x99e>
 8009b16:	9b06      	ldr	r3, [sp, #24]
 8009b18:	9a06      	ldr	r2, [sp, #24]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	9308      	str	r3, [sp, #32]
 8009b1e:	2331      	movs	r3, #49	; 0x31
 8009b20:	7013      	strb	r3, [r2, #0]
 8009b22:	9b03      	ldr	r3, [sp, #12]
 8009b24:	3301      	adds	r3, #1
 8009b26:	9303      	str	r3, [sp, #12]
 8009b28:	e25a      	b.n	8009fe0 <_dtoa_r+0x9a8>
 8009b2a:	423d      	tst	r5, r7
 8009b2c:	d005      	beq.n	8009b3a <_dtoa_r+0x502>
 8009b2e:	6832      	ldr	r2, [r6, #0]
 8009b30:	6873      	ldr	r3, [r6, #4]
 8009b32:	f7f7 ff5d 	bl	80019f0 <__aeabi_dmul>
 8009b36:	003b      	movs	r3, r7
 8009b38:	3401      	adds	r4, #1
 8009b3a:	106d      	asrs	r5, r5, #1
 8009b3c:	3608      	adds	r6, #8
 8009b3e:	e75f      	b.n	8009a00 <_dtoa_r+0x3c8>
 8009b40:	9b03      	ldr	r3, [sp, #12]
 8009b42:	930e      	str	r3, [sp, #56]	; 0x38
 8009b44:	9b07      	ldr	r3, [sp, #28]
 8009b46:	e783      	b.n	8009a50 <_dtoa_r+0x418>
 8009b48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b4a:	4b84      	ldr	r3, [pc, #528]	; (8009d5c <_dtoa_r+0x724>)
 8009b4c:	3a01      	subs	r2, #1
 8009b4e:	00d2      	lsls	r2, r2, #3
 8009b50:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009b52:	189b      	adds	r3, r3, r2
 8009b54:	9c08      	ldr	r4, [sp, #32]
 8009b56:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	2900      	cmp	r1, #0
 8009b5e:	d051      	beq.n	8009c04 <_dtoa_r+0x5cc>
 8009b60:	2000      	movs	r0, #0
 8009b62:	4986      	ldr	r1, [pc, #536]	; (8009d7c <_dtoa_r+0x744>)
 8009b64:	f7f7 fb4a 	bl	80011fc <__aeabi_ddiv>
 8009b68:	0022      	movs	r2, r4
 8009b6a:	002b      	movs	r3, r5
 8009b6c:	f7f8 fa02 	bl	8001f74 <__aeabi_dsub>
 8009b70:	9a06      	ldr	r2, [sp, #24]
 8009b72:	0004      	movs	r4, r0
 8009b74:	4694      	mov	ip, r2
 8009b76:	000d      	movs	r5, r1
 8009b78:	9b06      	ldr	r3, [sp, #24]
 8009b7a:	9314      	str	r3, [sp, #80]	; 0x50
 8009b7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b7e:	4463      	add	r3, ip
 8009b80:	9318      	str	r3, [sp, #96]	; 0x60
 8009b82:	0039      	movs	r1, r7
 8009b84:	0030      	movs	r0, r6
 8009b86:	f7f8 fd95 	bl	80026b4 <__aeabi_d2iz>
 8009b8a:	9012      	str	r0, [sp, #72]	; 0x48
 8009b8c:	f7f8 fdc8 	bl	8002720 <__aeabi_i2d>
 8009b90:	0002      	movs	r2, r0
 8009b92:	000b      	movs	r3, r1
 8009b94:	0030      	movs	r0, r6
 8009b96:	0039      	movs	r1, r7
 8009b98:	f7f8 f9ec 	bl	8001f74 <__aeabi_dsub>
 8009b9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	9308      	str	r3, [sp, #32]
 8009ba4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ba6:	0006      	movs	r6, r0
 8009ba8:	3330      	adds	r3, #48	; 0x30
 8009baa:	7013      	strb	r3, [r2, #0]
 8009bac:	0022      	movs	r2, r4
 8009bae:	002b      	movs	r3, r5
 8009bb0:	000f      	movs	r7, r1
 8009bb2:	f7f6 fc51 	bl	8000458 <__aeabi_dcmplt>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	d174      	bne.n	8009ca4 <_dtoa_r+0x66c>
 8009bba:	0032      	movs	r2, r6
 8009bbc:	003b      	movs	r3, r7
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	4968      	ldr	r1, [pc, #416]	; (8009d64 <_dtoa_r+0x72c>)
 8009bc2:	f7f8 f9d7 	bl	8001f74 <__aeabi_dsub>
 8009bc6:	0022      	movs	r2, r4
 8009bc8:	002b      	movs	r3, r5
 8009bca:	f7f6 fc45 	bl	8000458 <__aeabi_dcmplt>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d000      	beq.n	8009bd4 <_dtoa_r+0x59c>
 8009bd2:	e0d7      	b.n	8009d84 <_dtoa_r+0x74c>
 8009bd4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009bd6:	9a08      	ldr	r2, [sp, #32]
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d100      	bne.n	8009bde <_dtoa_r+0x5a6>
 8009bdc:	e771      	b.n	8009ac2 <_dtoa_r+0x48a>
 8009bde:	2200      	movs	r2, #0
 8009be0:	0020      	movs	r0, r4
 8009be2:	0029      	movs	r1, r5
 8009be4:	4b60      	ldr	r3, [pc, #384]	; (8009d68 <_dtoa_r+0x730>)
 8009be6:	f7f7 ff03 	bl	80019f0 <__aeabi_dmul>
 8009bea:	4b5f      	ldr	r3, [pc, #380]	; (8009d68 <_dtoa_r+0x730>)
 8009bec:	0004      	movs	r4, r0
 8009bee:	000d      	movs	r5, r1
 8009bf0:	0030      	movs	r0, r6
 8009bf2:	0039      	movs	r1, r7
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f7f7 fefb 	bl	80019f0 <__aeabi_dmul>
 8009bfa:	9b08      	ldr	r3, [sp, #32]
 8009bfc:	0006      	movs	r6, r0
 8009bfe:	000f      	movs	r7, r1
 8009c00:	9314      	str	r3, [sp, #80]	; 0x50
 8009c02:	e7be      	b.n	8009b82 <_dtoa_r+0x54a>
 8009c04:	0020      	movs	r0, r4
 8009c06:	0029      	movs	r1, r5
 8009c08:	f7f7 fef2 	bl	80019f0 <__aeabi_dmul>
 8009c0c:	9a06      	ldr	r2, [sp, #24]
 8009c0e:	9b06      	ldr	r3, [sp, #24]
 8009c10:	4694      	mov	ip, r2
 8009c12:	9308      	str	r3, [sp, #32]
 8009c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c16:	9014      	str	r0, [sp, #80]	; 0x50
 8009c18:	9115      	str	r1, [sp, #84]	; 0x54
 8009c1a:	4463      	add	r3, ip
 8009c1c:	9319      	str	r3, [sp, #100]	; 0x64
 8009c1e:	0030      	movs	r0, r6
 8009c20:	0039      	movs	r1, r7
 8009c22:	f7f8 fd47 	bl	80026b4 <__aeabi_d2iz>
 8009c26:	9018      	str	r0, [sp, #96]	; 0x60
 8009c28:	f7f8 fd7a 	bl	8002720 <__aeabi_i2d>
 8009c2c:	0002      	movs	r2, r0
 8009c2e:	000b      	movs	r3, r1
 8009c30:	0030      	movs	r0, r6
 8009c32:	0039      	movs	r1, r7
 8009c34:	f7f8 f99e 	bl	8001f74 <__aeabi_dsub>
 8009c38:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8009c3a:	9b08      	ldr	r3, [sp, #32]
 8009c3c:	3630      	adds	r6, #48	; 0x30
 8009c3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c40:	701e      	strb	r6, [r3, #0]
 8009c42:	3301      	adds	r3, #1
 8009c44:	0004      	movs	r4, r0
 8009c46:	000d      	movs	r5, r1
 8009c48:	9308      	str	r3, [sp, #32]
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d12d      	bne.n	8009caa <_dtoa_r+0x672>
 8009c4e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009c50:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009c52:	9a06      	ldr	r2, [sp, #24]
 8009c54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c56:	4694      	mov	ip, r2
 8009c58:	4463      	add	r3, ip
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	9308      	str	r3, [sp, #32]
 8009c5e:	4b47      	ldr	r3, [pc, #284]	; (8009d7c <_dtoa_r+0x744>)
 8009c60:	f7f6 ff6c 	bl	8000b3c <__aeabi_dadd>
 8009c64:	0002      	movs	r2, r0
 8009c66:	000b      	movs	r3, r1
 8009c68:	0020      	movs	r0, r4
 8009c6a:	0029      	movs	r1, r5
 8009c6c:	f7f6 fc08 	bl	8000480 <__aeabi_dcmpgt>
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d000      	beq.n	8009c76 <_dtoa_r+0x63e>
 8009c74:	e086      	b.n	8009d84 <_dtoa_r+0x74c>
 8009c76:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	493f      	ldr	r1, [pc, #252]	; (8009d7c <_dtoa_r+0x744>)
 8009c7e:	f7f8 f979 	bl	8001f74 <__aeabi_dsub>
 8009c82:	0002      	movs	r2, r0
 8009c84:	000b      	movs	r3, r1
 8009c86:	0020      	movs	r0, r4
 8009c88:	0029      	movs	r1, r5
 8009c8a:	f7f6 fbe5 	bl	8000458 <__aeabi_dcmplt>
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	d100      	bne.n	8009c94 <_dtoa_r+0x65c>
 8009c92:	e716      	b.n	8009ac2 <_dtoa_r+0x48a>
 8009c94:	9b08      	ldr	r3, [sp, #32]
 8009c96:	001a      	movs	r2, r3
 8009c98:	3a01      	subs	r2, #1
 8009c9a:	9208      	str	r2, [sp, #32]
 8009c9c:	7812      	ldrb	r2, [r2, #0]
 8009c9e:	2a30      	cmp	r2, #48	; 0x30
 8009ca0:	d0f8      	beq.n	8009c94 <_dtoa_r+0x65c>
 8009ca2:	9308      	str	r3, [sp, #32]
 8009ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ca6:	9303      	str	r3, [sp, #12]
 8009ca8:	e046      	b.n	8009d38 <_dtoa_r+0x700>
 8009caa:	2200      	movs	r2, #0
 8009cac:	4b2e      	ldr	r3, [pc, #184]	; (8009d68 <_dtoa_r+0x730>)
 8009cae:	f7f7 fe9f 	bl	80019f0 <__aeabi_dmul>
 8009cb2:	0006      	movs	r6, r0
 8009cb4:	000f      	movs	r7, r1
 8009cb6:	e7b2      	b.n	8009c1e <_dtoa_r+0x5e6>
 8009cb8:	9b06      	ldr	r3, [sp, #24]
 8009cba:	9a06      	ldr	r2, [sp, #24]
 8009cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8009cbe:	9b07      	ldr	r3, [sp, #28]
 8009cc0:	9c08      	ldr	r4, [sp, #32]
 8009cc2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009cc4:	3b01      	subs	r3, #1
 8009cc6:	189b      	adds	r3, r3, r2
 8009cc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cca:	0032      	movs	r2, r6
 8009ccc:	003b      	movs	r3, r7
 8009cce:	0020      	movs	r0, r4
 8009cd0:	0029      	movs	r1, r5
 8009cd2:	f7f7 fa93 	bl	80011fc <__aeabi_ddiv>
 8009cd6:	f7f8 fced 	bl	80026b4 <__aeabi_d2iz>
 8009cda:	9007      	str	r0, [sp, #28]
 8009cdc:	f7f8 fd20 	bl	8002720 <__aeabi_i2d>
 8009ce0:	0032      	movs	r2, r6
 8009ce2:	003b      	movs	r3, r7
 8009ce4:	f7f7 fe84 	bl	80019f0 <__aeabi_dmul>
 8009ce8:	0002      	movs	r2, r0
 8009cea:	000b      	movs	r3, r1
 8009cec:	0020      	movs	r0, r4
 8009cee:	0029      	movs	r1, r5
 8009cf0:	f7f8 f940 	bl	8001f74 <__aeabi_dsub>
 8009cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cf6:	001a      	movs	r2, r3
 8009cf8:	3201      	adds	r2, #1
 8009cfa:	920a      	str	r2, [sp, #40]	; 0x28
 8009cfc:	9208      	str	r2, [sp, #32]
 8009cfe:	9a07      	ldr	r2, [sp, #28]
 8009d00:	3230      	adds	r2, #48	; 0x30
 8009d02:	701a      	strb	r2, [r3, #0]
 8009d04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d14f      	bne.n	8009daa <_dtoa_r+0x772>
 8009d0a:	0002      	movs	r2, r0
 8009d0c:	000b      	movs	r3, r1
 8009d0e:	f7f6 ff15 	bl	8000b3c <__aeabi_dadd>
 8009d12:	0032      	movs	r2, r6
 8009d14:	003b      	movs	r3, r7
 8009d16:	0004      	movs	r4, r0
 8009d18:	000d      	movs	r5, r1
 8009d1a:	f7f6 fbb1 	bl	8000480 <__aeabi_dcmpgt>
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	d12e      	bne.n	8009d80 <_dtoa_r+0x748>
 8009d22:	0032      	movs	r2, r6
 8009d24:	003b      	movs	r3, r7
 8009d26:	0020      	movs	r0, r4
 8009d28:	0029      	movs	r1, r5
 8009d2a:	f7f6 fb8f 	bl	800044c <__aeabi_dcmpeq>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	d002      	beq.n	8009d38 <_dtoa_r+0x700>
 8009d32:	9b07      	ldr	r3, [sp, #28]
 8009d34:	07de      	lsls	r6, r3, #31
 8009d36:	d423      	bmi.n	8009d80 <_dtoa_r+0x748>
 8009d38:	9905      	ldr	r1, [sp, #20]
 8009d3a:	9804      	ldr	r0, [sp, #16]
 8009d3c:	f000 ff44 	bl	800abc8 <_Bfree>
 8009d40:	2300      	movs	r3, #0
 8009d42:	9a08      	ldr	r2, [sp, #32]
 8009d44:	7013      	strb	r3, [r2, #0]
 8009d46:	9b03      	ldr	r3, [sp, #12]
 8009d48:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d100      	bne.n	8009d56 <_dtoa_r+0x71e>
 8009d54:	e4ba      	b.n	80096cc <_dtoa_r+0x94>
 8009d56:	9a08      	ldr	r2, [sp, #32]
 8009d58:	601a      	str	r2, [r3, #0]
 8009d5a:	e4b7      	b.n	80096cc <_dtoa_r+0x94>
 8009d5c:	0800c288 	.word	0x0800c288
 8009d60:	0800c260 	.word	0x0800c260
 8009d64:	3ff00000 	.word	0x3ff00000
 8009d68:	40240000 	.word	0x40240000
 8009d6c:	401c0000 	.word	0x401c0000
 8009d70:	fcc00000 	.word	0xfcc00000
 8009d74:	40140000 	.word	0x40140000
 8009d78:	7cc00000 	.word	0x7cc00000
 8009d7c:	3fe00000 	.word	0x3fe00000
 8009d80:	9b03      	ldr	r3, [sp, #12]
 8009d82:	930e      	str	r3, [sp, #56]	; 0x38
 8009d84:	9b08      	ldr	r3, [sp, #32]
 8009d86:	9308      	str	r3, [sp, #32]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	781a      	ldrb	r2, [r3, #0]
 8009d8c:	2a39      	cmp	r2, #57	; 0x39
 8009d8e:	d108      	bne.n	8009da2 <_dtoa_r+0x76a>
 8009d90:	9a06      	ldr	r2, [sp, #24]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d1f7      	bne.n	8009d86 <_dtoa_r+0x74e>
 8009d96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d98:	9906      	ldr	r1, [sp, #24]
 8009d9a:	3201      	adds	r2, #1
 8009d9c:	920e      	str	r2, [sp, #56]	; 0x38
 8009d9e:	2230      	movs	r2, #48	; 0x30
 8009da0:	700a      	strb	r2, [r1, #0]
 8009da2:	781a      	ldrb	r2, [r3, #0]
 8009da4:	3201      	adds	r2, #1
 8009da6:	701a      	strb	r2, [r3, #0]
 8009da8:	e77c      	b.n	8009ca4 <_dtoa_r+0x66c>
 8009daa:	2200      	movs	r2, #0
 8009dac:	4ba9      	ldr	r3, [pc, #676]	; (800a054 <_dtoa_r+0xa1c>)
 8009dae:	f7f7 fe1f 	bl	80019f0 <__aeabi_dmul>
 8009db2:	2200      	movs	r2, #0
 8009db4:	2300      	movs	r3, #0
 8009db6:	0004      	movs	r4, r0
 8009db8:	000d      	movs	r5, r1
 8009dba:	f7f6 fb47 	bl	800044c <__aeabi_dcmpeq>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d100      	bne.n	8009dc4 <_dtoa_r+0x78c>
 8009dc2:	e782      	b.n	8009cca <_dtoa_r+0x692>
 8009dc4:	e7b8      	b.n	8009d38 <_dtoa_r+0x700>
 8009dc6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8009dc8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009dca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009dcc:	2f00      	cmp	r7, #0
 8009dce:	d012      	beq.n	8009df6 <_dtoa_r+0x7be>
 8009dd0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009dd2:	2a01      	cmp	r2, #1
 8009dd4:	dc6e      	bgt.n	8009eb4 <_dtoa_r+0x87c>
 8009dd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009dd8:	2a00      	cmp	r2, #0
 8009dda:	d065      	beq.n	8009ea8 <_dtoa_r+0x870>
 8009ddc:	4a9e      	ldr	r2, [pc, #632]	; (800a058 <_dtoa_r+0xa20>)
 8009dde:	189b      	adds	r3, r3, r2
 8009de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009de2:	2101      	movs	r1, #1
 8009de4:	18d2      	adds	r2, r2, r3
 8009de6:	920a      	str	r2, [sp, #40]	; 0x28
 8009de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009dea:	9804      	ldr	r0, [sp, #16]
 8009dec:	18d3      	adds	r3, r2, r3
 8009dee:	930c      	str	r3, [sp, #48]	; 0x30
 8009df0:	f000 ffe6 	bl	800adc0 <__i2b>
 8009df4:	0007      	movs	r7, r0
 8009df6:	2c00      	cmp	r4, #0
 8009df8:	d00e      	beq.n	8009e18 <_dtoa_r+0x7e0>
 8009dfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	dd0b      	ble.n	8009e18 <_dtoa_r+0x7e0>
 8009e00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e02:	0023      	movs	r3, r4
 8009e04:	4294      	cmp	r4, r2
 8009e06:	dd00      	ble.n	8009e0a <_dtoa_r+0x7d2>
 8009e08:	0013      	movs	r3, r2
 8009e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e0c:	1ae4      	subs	r4, r4, r3
 8009e0e:	1ad2      	subs	r2, r2, r3
 8009e10:	920a      	str	r2, [sp, #40]	; 0x28
 8009e12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	930c      	str	r3, [sp, #48]	; 0x30
 8009e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d01e      	beq.n	8009e5c <_dtoa_r+0x824>
 8009e1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d05c      	beq.n	8009ede <_dtoa_r+0x8a6>
 8009e24:	2d00      	cmp	r5, #0
 8009e26:	dd10      	ble.n	8009e4a <_dtoa_r+0x812>
 8009e28:	0039      	movs	r1, r7
 8009e2a:	002a      	movs	r2, r5
 8009e2c:	9804      	ldr	r0, [sp, #16]
 8009e2e:	f001 f88f 	bl	800af50 <__pow5mult>
 8009e32:	9a05      	ldr	r2, [sp, #20]
 8009e34:	0001      	movs	r1, r0
 8009e36:	0007      	movs	r7, r0
 8009e38:	9804      	ldr	r0, [sp, #16]
 8009e3a:	f000 ffd9 	bl	800adf0 <__multiply>
 8009e3e:	0006      	movs	r6, r0
 8009e40:	9905      	ldr	r1, [sp, #20]
 8009e42:	9804      	ldr	r0, [sp, #16]
 8009e44:	f000 fec0 	bl	800abc8 <_Bfree>
 8009e48:	9605      	str	r6, [sp, #20]
 8009e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e4c:	1b5a      	subs	r2, r3, r5
 8009e4e:	42ab      	cmp	r3, r5
 8009e50:	d004      	beq.n	8009e5c <_dtoa_r+0x824>
 8009e52:	9905      	ldr	r1, [sp, #20]
 8009e54:	9804      	ldr	r0, [sp, #16]
 8009e56:	f001 f87b 	bl	800af50 <__pow5mult>
 8009e5a:	9005      	str	r0, [sp, #20]
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	9804      	ldr	r0, [sp, #16]
 8009e60:	f000 ffae 	bl	800adc0 <__i2b>
 8009e64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e66:	0006      	movs	r6, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	dd3a      	ble.n	8009ee2 <_dtoa_r+0x8aa>
 8009e6c:	001a      	movs	r2, r3
 8009e6e:	0001      	movs	r1, r0
 8009e70:	9804      	ldr	r0, [sp, #16]
 8009e72:	f001 f86d 	bl	800af50 <__pow5mult>
 8009e76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e78:	0006      	movs	r6, r0
 8009e7a:	2500      	movs	r5, #0
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	dc38      	bgt.n	8009ef2 <_dtoa_r+0x8ba>
 8009e80:	2500      	movs	r5, #0
 8009e82:	9b08      	ldr	r3, [sp, #32]
 8009e84:	42ab      	cmp	r3, r5
 8009e86:	d130      	bne.n	8009eea <_dtoa_r+0x8b2>
 8009e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e8a:	031b      	lsls	r3, r3, #12
 8009e8c:	42ab      	cmp	r3, r5
 8009e8e:	d12c      	bne.n	8009eea <_dtoa_r+0x8b2>
 8009e90:	4b72      	ldr	r3, [pc, #456]	; (800a05c <_dtoa_r+0xa24>)
 8009e92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e94:	4213      	tst	r3, r2
 8009e96:	d028      	beq.n	8009eea <_dtoa_r+0x8b2>
 8009e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e9a:	3501      	adds	r5, #1
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8009ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	930c      	str	r3, [sp, #48]	; 0x30
 8009ea6:	e020      	b.n	8009eea <_dtoa_r+0x8b2>
 8009ea8:	2336      	movs	r3, #54	; 0x36
 8009eaa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009eac:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009eae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009eb0:	1a9b      	subs	r3, r3, r2
 8009eb2:	e795      	b.n	8009de0 <_dtoa_r+0x7a8>
 8009eb4:	9b07      	ldr	r3, [sp, #28]
 8009eb6:	1e5d      	subs	r5, r3, #1
 8009eb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eba:	42ab      	cmp	r3, r5
 8009ebc:	db07      	blt.n	8009ece <_dtoa_r+0x896>
 8009ebe:	1b5d      	subs	r5, r3, r5
 8009ec0:	9b07      	ldr	r3, [sp, #28]
 8009ec2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	da8b      	bge.n	8009de0 <_dtoa_r+0x7a8>
 8009ec8:	1ae4      	subs	r4, r4, r3
 8009eca:	2300      	movs	r3, #0
 8009ecc:	e788      	b.n	8009de0 <_dtoa_r+0x7a8>
 8009ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ed0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ed2:	1aeb      	subs	r3, r5, r3
 8009ed4:	18d3      	adds	r3, r2, r3
 8009ed6:	950d      	str	r5, [sp, #52]	; 0x34
 8009ed8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eda:	2500      	movs	r5, #0
 8009edc:	e7f0      	b.n	8009ec0 <_dtoa_r+0x888>
 8009ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ee0:	e7b7      	b.n	8009e52 <_dtoa_r+0x81a>
 8009ee2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009ee4:	2500      	movs	r5, #0
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	ddca      	ble.n	8009e80 <_dtoa_r+0x848>
 8009eea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009eec:	2001      	movs	r0, #1
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d008      	beq.n	8009f04 <_dtoa_r+0x8cc>
 8009ef2:	6933      	ldr	r3, [r6, #16]
 8009ef4:	3303      	adds	r3, #3
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	18f3      	adds	r3, r6, r3
 8009efa:	6858      	ldr	r0, [r3, #4]
 8009efc:	f000 ff18 	bl	800ad30 <__hi0bits>
 8009f00:	2320      	movs	r3, #32
 8009f02:	1a18      	subs	r0, r3, r0
 8009f04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f06:	1818      	adds	r0, r3, r0
 8009f08:	0002      	movs	r2, r0
 8009f0a:	231f      	movs	r3, #31
 8009f0c:	401a      	ands	r2, r3
 8009f0e:	4218      	tst	r0, r3
 8009f10:	d047      	beq.n	8009fa2 <_dtoa_r+0x96a>
 8009f12:	3301      	adds	r3, #1
 8009f14:	1a9b      	subs	r3, r3, r2
 8009f16:	2b04      	cmp	r3, #4
 8009f18:	dd3f      	ble.n	8009f9a <_dtoa_r+0x962>
 8009f1a:	231c      	movs	r3, #28
 8009f1c:	1a9b      	subs	r3, r3, r2
 8009f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f20:	18e4      	adds	r4, r4, r3
 8009f22:	18d2      	adds	r2, r2, r3
 8009f24:	920a      	str	r2, [sp, #40]	; 0x28
 8009f26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f28:	18d3      	adds	r3, r2, r3
 8009f2a:	930c      	str	r3, [sp, #48]	; 0x30
 8009f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	dd05      	ble.n	8009f3e <_dtoa_r+0x906>
 8009f32:	001a      	movs	r2, r3
 8009f34:	9905      	ldr	r1, [sp, #20]
 8009f36:	9804      	ldr	r0, [sp, #16]
 8009f38:	f001 f866 	bl	800b008 <__lshift>
 8009f3c:	9005      	str	r0, [sp, #20]
 8009f3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	dd05      	ble.n	8009f50 <_dtoa_r+0x918>
 8009f44:	0031      	movs	r1, r6
 8009f46:	001a      	movs	r2, r3
 8009f48:	9804      	ldr	r0, [sp, #16]
 8009f4a:	f001 f85d 	bl	800b008 <__lshift>
 8009f4e:	0006      	movs	r6, r0
 8009f50:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d027      	beq.n	8009fa6 <_dtoa_r+0x96e>
 8009f56:	0031      	movs	r1, r6
 8009f58:	9805      	ldr	r0, [sp, #20]
 8009f5a:	f001 f8c3 	bl	800b0e4 <__mcmp>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	da21      	bge.n	8009fa6 <_dtoa_r+0x96e>
 8009f62:	9b03      	ldr	r3, [sp, #12]
 8009f64:	220a      	movs	r2, #10
 8009f66:	3b01      	subs	r3, #1
 8009f68:	9303      	str	r3, [sp, #12]
 8009f6a:	9905      	ldr	r1, [sp, #20]
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	9804      	ldr	r0, [sp, #16]
 8009f70:	f000 fe4e 	bl	800ac10 <__multadd>
 8009f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f76:	9005      	str	r0, [sp, #20]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d100      	bne.n	8009f7e <_dtoa_r+0x946>
 8009f7c:	e15d      	b.n	800a23a <_dtoa_r+0xc02>
 8009f7e:	2300      	movs	r3, #0
 8009f80:	0039      	movs	r1, r7
 8009f82:	220a      	movs	r2, #10
 8009f84:	9804      	ldr	r0, [sp, #16]
 8009f86:	f000 fe43 	bl	800ac10 <__multadd>
 8009f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f8c:	0007      	movs	r7, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dc49      	bgt.n	800a026 <_dtoa_r+0x9ee>
 8009f92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f94:	2b02      	cmp	r3, #2
 8009f96:	dc0e      	bgt.n	8009fb6 <_dtoa_r+0x97e>
 8009f98:	e045      	b.n	800a026 <_dtoa_r+0x9ee>
 8009f9a:	2b04      	cmp	r3, #4
 8009f9c:	d0c6      	beq.n	8009f2c <_dtoa_r+0x8f4>
 8009f9e:	331c      	adds	r3, #28
 8009fa0:	e7bd      	b.n	8009f1e <_dtoa_r+0x8e6>
 8009fa2:	0013      	movs	r3, r2
 8009fa4:	e7fb      	b.n	8009f9e <_dtoa_r+0x966>
 8009fa6:	9b07      	ldr	r3, [sp, #28]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	dc36      	bgt.n	800a01a <_dtoa_r+0x9e2>
 8009fac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	dd33      	ble.n	800a01a <_dtoa_r+0x9e2>
 8009fb2:	9b07      	ldr	r3, [sp, #28]
 8009fb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d10c      	bne.n	8009fd6 <_dtoa_r+0x99e>
 8009fbc:	0031      	movs	r1, r6
 8009fbe:	2205      	movs	r2, #5
 8009fc0:	9804      	ldr	r0, [sp, #16]
 8009fc2:	f000 fe25 	bl	800ac10 <__multadd>
 8009fc6:	0006      	movs	r6, r0
 8009fc8:	0001      	movs	r1, r0
 8009fca:	9805      	ldr	r0, [sp, #20]
 8009fcc:	f001 f88a 	bl	800b0e4 <__mcmp>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	dd00      	ble.n	8009fd6 <_dtoa_r+0x99e>
 8009fd4:	e59f      	b.n	8009b16 <_dtoa_r+0x4de>
 8009fd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009fd8:	43db      	mvns	r3, r3
 8009fda:	9303      	str	r3, [sp, #12]
 8009fdc:	9b06      	ldr	r3, [sp, #24]
 8009fde:	9308      	str	r3, [sp, #32]
 8009fe0:	2500      	movs	r5, #0
 8009fe2:	0031      	movs	r1, r6
 8009fe4:	9804      	ldr	r0, [sp, #16]
 8009fe6:	f000 fdef 	bl	800abc8 <_Bfree>
 8009fea:	2f00      	cmp	r7, #0
 8009fec:	d100      	bne.n	8009ff0 <_dtoa_r+0x9b8>
 8009fee:	e6a3      	b.n	8009d38 <_dtoa_r+0x700>
 8009ff0:	2d00      	cmp	r5, #0
 8009ff2:	d005      	beq.n	800a000 <_dtoa_r+0x9c8>
 8009ff4:	42bd      	cmp	r5, r7
 8009ff6:	d003      	beq.n	800a000 <_dtoa_r+0x9c8>
 8009ff8:	0029      	movs	r1, r5
 8009ffa:	9804      	ldr	r0, [sp, #16]
 8009ffc:	f000 fde4 	bl	800abc8 <_Bfree>
 800a000:	0039      	movs	r1, r7
 800a002:	9804      	ldr	r0, [sp, #16]
 800a004:	f000 fde0 	bl	800abc8 <_Bfree>
 800a008:	e696      	b.n	8009d38 <_dtoa_r+0x700>
 800a00a:	2600      	movs	r6, #0
 800a00c:	0037      	movs	r7, r6
 800a00e:	e7e2      	b.n	8009fd6 <_dtoa_r+0x99e>
 800a010:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a012:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a014:	9303      	str	r3, [sp, #12]
 800a016:	0037      	movs	r7, r6
 800a018:	e57d      	b.n	8009b16 <_dtoa_r+0x4de>
 800a01a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d100      	bne.n	800a022 <_dtoa_r+0x9ea>
 800a020:	e0c3      	b.n	800a1aa <_dtoa_r+0xb72>
 800a022:	9b07      	ldr	r3, [sp, #28]
 800a024:	930b      	str	r3, [sp, #44]	; 0x2c
 800a026:	2c00      	cmp	r4, #0
 800a028:	dd05      	ble.n	800a036 <_dtoa_r+0x9fe>
 800a02a:	0039      	movs	r1, r7
 800a02c:	0022      	movs	r2, r4
 800a02e:	9804      	ldr	r0, [sp, #16]
 800a030:	f000 ffea 	bl	800b008 <__lshift>
 800a034:	0007      	movs	r7, r0
 800a036:	0038      	movs	r0, r7
 800a038:	2d00      	cmp	r5, #0
 800a03a:	d024      	beq.n	800a086 <_dtoa_r+0xa4e>
 800a03c:	6879      	ldr	r1, [r7, #4]
 800a03e:	9804      	ldr	r0, [sp, #16]
 800a040:	f000 fd7e 	bl	800ab40 <_Balloc>
 800a044:	1e04      	subs	r4, r0, #0
 800a046:	d111      	bne.n	800a06c <_dtoa_r+0xa34>
 800a048:	0022      	movs	r2, r4
 800a04a:	4b05      	ldr	r3, [pc, #20]	; (800a060 <_dtoa_r+0xa28>)
 800a04c:	4805      	ldr	r0, [pc, #20]	; (800a064 <_dtoa_r+0xa2c>)
 800a04e:	4906      	ldr	r1, [pc, #24]	; (800a068 <_dtoa_r+0xa30>)
 800a050:	f7ff fb07 	bl	8009662 <_dtoa_r+0x2a>
 800a054:	40240000 	.word	0x40240000
 800a058:	00000433 	.word	0x00000433
 800a05c:	7ff00000 	.word	0x7ff00000
 800a060:	0800c196 	.word	0x0800c196
 800a064:	0800c13e 	.word	0x0800c13e
 800a068:	000002ef 	.word	0x000002ef
 800a06c:	0039      	movs	r1, r7
 800a06e:	693a      	ldr	r2, [r7, #16]
 800a070:	310c      	adds	r1, #12
 800a072:	3202      	adds	r2, #2
 800a074:	0092      	lsls	r2, r2, #2
 800a076:	300c      	adds	r0, #12
 800a078:	f7ff fa3a 	bl	80094f0 <memcpy>
 800a07c:	2201      	movs	r2, #1
 800a07e:	0021      	movs	r1, r4
 800a080:	9804      	ldr	r0, [sp, #16]
 800a082:	f000 ffc1 	bl	800b008 <__lshift>
 800a086:	9b06      	ldr	r3, [sp, #24]
 800a088:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a08a:	9307      	str	r3, [sp, #28]
 800a08c:	3b01      	subs	r3, #1
 800a08e:	189b      	adds	r3, r3, r2
 800a090:	2201      	movs	r2, #1
 800a092:	003d      	movs	r5, r7
 800a094:	0007      	movs	r7, r0
 800a096:	930e      	str	r3, [sp, #56]	; 0x38
 800a098:	9b08      	ldr	r3, [sp, #32]
 800a09a:	4013      	ands	r3, r2
 800a09c:	930d      	str	r3, [sp, #52]	; 0x34
 800a09e:	0031      	movs	r1, r6
 800a0a0:	9805      	ldr	r0, [sp, #20]
 800a0a2:	f7ff fa39 	bl	8009518 <quorem>
 800a0a6:	0029      	movs	r1, r5
 800a0a8:	0004      	movs	r4, r0
 800a0aa:	900b      	str	r0, [sp, #44]	; 0x2c
 800a0ac:	9805      	ldr	r0, [sp, #20]
 800a0ae:	f001 f819 	bl	800b0e4 <__mcmp>
 800a0b2:	003a      	movs	r2, r7
 800a0b4:	900c      	str	r0, [sp, #48]	; 0x30
 800a0b6:	0031      	movs	r1, r6
 800a0b8:	9804      	ldr	r0, [sp, #16]
 800a0ba:	f001 f82f 	bl	800b11c <__mdiff>
 800a0be:	2201      	movs	r2, #1
 800a0c0:	68c3      	ldr	r3, [r0, #12]
 800a0c2:	3430      	adds	r4, #48	; 0x30
 800a0c4:	9008      	str	r0, [sp, #32]
 800a0c6:	920a      	str	r2, [sp, #40]	; 0x28
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d104      	bne.n	800a0d6 <_dtoa_r+0xa9e>
 800a0cc:	0001      	movs	r1, r0
 800a0ce:	9805      	ldr	r0, [sp, #20]
 800a0d0:	f001 f808 	bl	800b0e4 <__mcmp>
 800a0d4:	900a      	str	r0, [sp, #40]	; 0x28
 800a0d6:	9908      	ldr	r1, [sp, #32]
 800a0d8:	9804      	ldr	r0, [sp, #16]
 800a0da:	f000 fd75 	bl	800abc8 <_Bfree>
 800a0de:	9b07      	ldr	r3, [sp, #28]
 800a0e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	9308      	str	r3, [sp, #32]
 800a0e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	d109      	bne.n	800a104 <_dtoa_r+0xacc>
 800a0f0:	2c39      	cmp	r4, #57	; 0x39
 800a0f2:	d022      	beq.n	800a13a <_dtoa_r+0xb02>
 800a0f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	dd01      	ble.n	800a0fe <_dtoa_r+0xac6>
 800a0fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a0fc:	3431      	adds	r4, #49	; 0x31
 800a0fe:	9b07      	ldr	r3, [sp, #28]
 800a100:	701c      	strb	r4, [r3, #0]
 800a102:	e76e      	b.n	8009fe2 <_dtoa_r+0x9aa>
 800a104:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a106:	2b00      	cmp	r3, #0
 800a108:	db04      	blt.n	800a114 <_dtoa_r+0xadc>
 800a10a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a10c:	4313      	orrs	r3, r2
 800a10e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a110:	4313      	orrs	r3, r2
 800a112:	d11e      	bne.n	800a152 <_dtoa_r+0xb1a>
 800a114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a116:	2b00      	cmp	r3, #0
 800a118:	ddf1      	ble.n	800a0fe <_dtoa_r+0xac6>
 800a11a:	9905      	ldr	r1, [sp, #20]
 800a11c:	2201      	movs	r2, #1
 800a11e:	9804      	ldr	r0, [sp, #16]
 800a120:	f000 ff72 	bl	800b008 <__lshift>
 800a124:	0031      	movs	r1, r6
 800a126:	9005      	str	r0, [sp, #20]
 800a128:	f000 ffdc 	bl	800b0e4 <__mcmp>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	dc02      	bgt.n	800a136 <_dtoa_r+0xafe>
 800a130:	d1e5      	bne.n	800a0fe <_dtoa_r+0xac6>
 800a132:	07e3      	lsls	r3, r4, #31
 800a134:	d5e3      	bpl.n	800a0fe <_dtoa_r+0xac6>
 800a136:	2c39      	cmp	r4, #57	; 0x39
 800a138:	d1df      	bne.n	800a0fa <_dtoa_r+0xac2>
 800a13a:	2339      	movs	r3, #57	; 0x39
 800a13c:	9a07      	ldr	r2, [sp, #28]
 800a13e:	7013      	strb	r3, [r2, #0]
 800a140:	9b08      	ldr	r3, [sp, #32]
 800a142:	9308      	str	r3, [sp, #32]
 800a144:	3b01      	subs	r3, #1
 800a146:	781a      	ldrb	r2, [r3, #0]
 800a148:	2a39      	cmp	r2, #57	; 0x39
 800a14a:	d063      	beq.n	800a214 <_dtoa_r+0xbdc>
 800a14c:	3201      	adds	r2, #1
 800a14e:	701a      	strb	r2, [r3, #0]
 800a150:	e747      	b.n	8009fe2 <_dtoa_r+0x9aa>
 800a152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a154:	2b00      	cmp	r3, #0
 800a156:	dd03      	ble.n	800a160 <_dtoa_r+0xb28>
 800a158:	2c39      	cmp	r4, #57	; 0x39
 800a15a:	d0ee      	beq.n	800a13a <_dtoa_r+0xb02>
 800a15c:	3401      	adds	r4, #1
 800a15e:	e7ce      	b.n	800a0fe <_dtoa_r+0xac6>
 800a160:	9b07      	ldr	r3, [sp, #28]
 800a162:	9a07      	ldr	r2, [sp, #28]
 800a164:	701c      	strb	r4, [r3, #0]
 800a166:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a168:	4293      	cmp	r3, r2
 800a16a:	d03e      	beq.n	800a1ea <_dtoa_r+0xbb2>
 800a16c:	2300      	movs	r3, #0
 800a16e:	220a      	movs	r2, #10
 800a170:	9905      	ldr	r1, [sp, #20]
 800a172:	9804      	ldr	r0, [sp, #16]
 800a174:	f000 fd4c 	bl	800ac10 <__multadd>
 800a178:	2300      	movs	r3, #0
 800a17a:	9005      	str	r0, [sp, #20]
 800a17c:	220a      	movs	r2, #10
 800a17e:	0029      	movs	r1, r5
 800a180:	9804      	ldr	r0, [sp, #16]
 800a182:	42bd      	cmp	r5, r7
 800a184:	d106      	bne.n	800a194 <_dtoa_r+0xb5c>
 800a186:	f000 fd43 	bl	800ac10 <__multadd>
 800a18a:	0005      	movs	r5, r0
 800a18c:	0007      	movs	r7, r0
 800a18e:	9b08      	ldr	r3, [sp, #32]
 800a190:	9307      	str	r3, [sp, #28]
 800a192:	e784      	b.n	800a09e <_dtoa_r+0xa66>
 800a194:	f000 fd3c 	bl	800ac10 <__multadd>
 800a198:	0039      	movs	r1, r7
 800a19a:	0005      	movs	r5, r0
 800a19c:	2300      	movs	r3, #0
 800a19e:	220a      	movs	r2, #10
 800a1a0:	9804      	ldr	r0, [sp, #16]
 800a1a2:	f000 fd35 	bl	800ac10 <__multadd>
 800a1a6:	0007      	movs	r7, r0
 800a1a8:	e7f1      	b.n	800a18e <_dtoa_r+0xb56>
 800a1aa:	9b07      	ldr	r3, [sp, #28]
 800a1ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1ae:	2500      	movs	r5, #0
 800a1b0:	0031      	movs	r1, r6
 800a1b2:	9805      	ldr	r0, [sp, #20]
 800a1b4:	f7ff f9b0 	bl	8009518 <quorem>
 800a1b8:	9b06      	ldr	r3, [sp, #24]
 800a1ba:	3030      	adds	r0, #48	; 0x30
 800a1bc:	5558      	strb	r0, [r3, r5]
 800a1be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1c0:	3501      	adds	r5, #1
 800a1c2:	0004      	movs	r4, r0
 800a1c4:	42ab      	cmp	r3, r5
 800a1c6:	dd07      	ble.n	800a1d8 <_dtoa_r+0xba0>
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	220a      	movs	r2, #10
 800a1cc:	9905      	ldr	r1, [sp, #20]
 800a1ce:	9804      	ldr	r0, [sp, #16]
 800a1d0:	f000 fd1e 	bl	800ac10 <__multadd>
 800a1d4:	9005      	str	r0, [sp, #20]
 800a1d6:	e7eb      	b.n	800a1b0 <_dtoa_r+0xb78>
 800a1d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a1da:	2301      	movs	r3, #1
 800a1dc:	2a00      	cmp	r2, #0
 800a1de:	dd00      	ble.n	800a1e2 <_dtoa_r+0xbaa>
 800a1e0:	0013      	movs	r3, r2
 800a1e2:	2500      	movs	r5, #0
 800a1e4:	9a06      	ldr	r2, [sp, #24]
 800a1e6:	18d3      	adds	r3, r2, r3
 800a1e8:	9308      	str	r3, [sp, #32]
 800a1ea:	9905      	ldr	r1, [sp, #20]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	9804      	ldr	r0, [sp, #16]
 800a1f0:	f000 ff0a 	bl	800b008 <__lshift>
 800a1f4:	0031      	movs	r1, r6
 800a1f6:	9005      	str	r0, [sp, #20]
 800a1f8:	f000 ff74 	bl	800b0e4 <__mcmp>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	dc9f      	bgt.n	800a140 <_dtoa_r+0xb08>
 800a200:	d101      	bne.n	800a206 <_dtoa_r+0xbce>
 800a202:	07e4      	lsls	r4, r4, #31
 800a204:	d49c      	bmi.n	800a140 <_dtoa_r+0xb08>
 800a206:	9b08      	ldr	r3, [sp, #32]
 800a208:	9308      	str	r3, [sp, #32]
 800a20a:	3b01      	subs	r3, #1
 800a20c:	781a      	ldrb	r2, [r3, #0]
 800a20e:	2a30      	cmp	r2, #48	; 0x30
 800a210:	d0fa      	beq.n	800a208 <_dtoa_r+0xbd0>
 800a212:	e6e6      	b.n	8009fe2 <_dtoa_r+0x9aa>
 800a214:	9a06      	ldr	r2, [sp, #24]
 800a216:	429a      	cmp	r2, r3
 800a218:	d193      	bne.n	800a142 <_dtoa_r+0xb0a>
 800a21a:	9b03      	ldr	r3, [sp, #12]
 800a21c:	3301      	adds	r3, #1
 800a21e:	9303      	str	r3, [sp, #12]
 800a220:	2331      	movs	r3, #49	; 0x31
 800a222:	7013      	strb	r3, [r2, #0]
 800a224:	e6dd      	b.n	8009fe2 <_dtoa_r+0x9aa>
 800a226:	4b09      	ldr	r3, [pc, #36]	; (800a24c <_dtoa_r+0xc14>)
 800a228:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a22a:	9306      	str	r3, [sp, #24]
 800a22c:	4b08      	ldr	r3, [pc, #32]	; (800a250 <_dtoa_r+0xc18>)
 800a22e:	2a00      	cmp	r2, #0
 800a230:	d001      	beq.n	800a236 <_dtoa_r+0xbfe>
 800a232:	f7ff fa49 	bl	80096c8 <_dtoa_r+0x90>
 800a236:	f7ff fa49 	bl	80096cc <_dtoa_r+0x94>
 800a23a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	dcb6      	bgt.n	800a1ae <_dtoa_r+0xb76>
 800a240:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a242:	2b02      	cmp	r3, #2
 800a244:	dd00      	ble.n	800a248 <_dtoa_r+0xc10>
 800a246:	e6b6      	b.n	8009fb6 <_dtoa_r+0x97e>
 800a248:	e7b1      	b.n	800a1ae <_dtoa_r+0xb76>
 800a24a:	46c0      	nop			; (mov r8, r8)
 800a24c:	0800c11a 	.word	0x0800c11a
 800a250:	0800c122 	.word	0x0800c122

0800a254 <_free_r>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	0005      	movs	r5, r0
 800a258:	2900      	cmp	r1, #0
 800a25a:	d010      	beq.n	800a27e <_free_r+0x2a>
 800a25c:	1f0c      	subs	r4, r1, #4
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	da00      	bge.n	800a266 <_free_r+0x12>
 800a264:	18e4      	adds	r4, r4, r3
 800a266:	0028      	movs	r0, r5
 800a268:	f000 fc5a 	bl	800ab20 <__malloc_lock>
 800a26c:	4a1d      	ldr	r2, [pc, #116]	; (800a2e4 <_free_r+0x90>)
 800a26e:	6813      	ldr	r3, [r2, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d105      	bne.n	800a280 <_free_r+0x2c>
 800a274:	6063      	str	r3, [r4, #4]
 800a276:	6014      	str	r4, [r2, #0]
 800a278:	0028      	movs	r0, r5
 800a27a:	f000 fc59 	bl	800ab30 <__malloc_unlock>
 800a27e:	bd70      	pop	{r4, r5, r6, pc}
 800a280:	42a3      	cmp	r3, r4
 800a282:	d908      	bls.n	800a296 <_free_r+0x42>
 800a284:	6820      	ldr	r0, [r4, #0]
 800a286:	1821      	adds	r1, r4, r0
 800a288:	428b      	cmp	r3, r1
 800a28a:	d1f3      	bne.n	800a274 <_free_r+0x20>
 800a28c:	6819      	ldr	r1, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	1809      	adds	r1, r1, r0
 800a292:	6021      	str	r1, [r4, #0]
 800a294:	e7ee      	b.n	800a274 <_free_r+0x20>
 800a296:	001a      	movs	r2, r3
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d001      	beq.n	800a2a2 <_free_r+0x4e>
 800a29e:	42a3      	cmp	r3, r4
 800a2a0:	d9f9      	bls.n	800a296 <_free_r+0x42>
 800a2a2:	6811      	ldr	r1, [r2, #0]
 800a2a4:	1850      	adds	r0, r2, r1
 800a2a6:	42a0      	cmp	r0, r4
 800a2a8:	d10b      	bne.n	800a2c2 <_free_r+0x6e>
 800a2aa:	6820      	ldr	r0, [r4, #0]
 800a2ac:	1809      	adds	r1, r1, r0
 800a2ae:	1850      	adds	r0, r2, r1
 800a2b0:	6011      	str	r1, [r2, #0]
 800a2b2:	4283      	cmp	r3, r0
 800a2b4:	d1e0      	bne.n	800a278 <_free_r+0x24>
 800a2b6:	6818      	ldr	r0, [r3, #0]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	1841      	adds	r1, r0, r1
 800a2bc:	6011      	str	r1, [r2, #0]
 800a2be:	6053      	str	r3, [r2, #4]
 800a2c0:	e7da      	b.n	800a278 <_free_r+0x24>
 800a2c2:	42a0      	cmp	r0, r4
 800a2c4:	d902      	bls.n	800a2cc <_free_r+0x78>
 800a2c6:	230c      	movs	r3, #12
 800a2c8:	602b      	str	r3, [r5, #0]
 800a2ca:	e7d5      	b.n	800a278 <_free_r+0x24>
 800a2cc:	6820      	ldr	r0, [r4, #0]
 800a2ce:	1821      	adds	r1, r4, r0
 800a2d0:	428b      	cmp	r3, r1
 800a2d2:	d103      	bne.n	800a2dc <_free_r+0x88>
 800a2d4:	6819      	ldr	r1, [r3, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	1809      	adds	r1, r1, r0
 800a2da:	6021      	str	r1, [r4, #0]
 800a2dc:	6063      	str	r3, [r4, #4]
 800a2de:	6054      	str	r4, [r2, #4]
 800a2e0:	e7ca      	b.n	800a278 <_free_r+0x24>
 800a2e2:	46c0      	nop			; (mov r8, r8)
 800a2e4:	20000a5c 	.word	0x20000a5c

0800a2e8 <rshift>:
 800a2e8:	0002      	movs	r2, r0
 800a2ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2ec:	6904      	ldr	r4, [r0, #16]
 800a2ee:	114b      	asrs	r3, r1, #5
 800a2f0:	b085      	sub	sp, #20
 800a2f2:	3214      	adds	r2, #20
 800a2f4:	9302      	str	r3, [sp, #8]
 800a2f6:	114d      	asrs	r5, r1, #5
 800a2f8:	0013      	movs	r3, r2
 800a2fa:	42ac      	cmp	r4, r5
 800a2fc:	dd32      	ble.n	800a364 <rshift+0x7c>
 800a2fe:	261f      	movs	r6, #31
 800a300:	000f      	movs	r7, r1
 800a302:	114b      	asrs	r3, r1, #5
 800a304:	009b      	lsls	r3, r3, #2
 800a306:	00a5      	lsls	r5, r4, #2
 800a308:	18d3      	adds	r3, r2, r3
 800a30a:	4037      	ands	r7, r6
 800a30c:	1955      	adds	r5, r2, r5
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	9701      	str	r7, [sp, #4]
 800a312:	4231      	tst	r1, r6
 800a314:	d10d      	bne.n	800a332 <rshift+0x4a>
 800a316:	0016      	movs	r6, r2
 800a318:	0019      	movs	r1, r3
 800a31a:	428d      	cmp	r5, r1
 800a31c:	d836      	bhi.n	800a38c <rshift+0xa4>
 800a31e:	9900      	ldr	r1, [sp, #0]
 800a320:	2300      	movs	r3, #0
 800a322:	3903      	subs	r1, #3
 800a324:	428d      	cmp	r5, r1
 800a326:	d302      	bcc.n	800a32e <rshift+0x46>
 800a328:	9b02      	ldr	r3, [sp, #8]
 800a32a:	1ae4      	subs	r4, r4, r3
 800a32c:	00a3      	lsls	r3, r4, #2
 800a32e:	18d3      	adds	r3, r2, r3
 800a330:	e018      	b.n	800a364 <rshift+0x7c>
 800a332:	2120      	movs	r1, #32
 800a334:	9e01      	ldr	r6, [sp, #4]
 800a336:	9f01      	ldr	r7, [sp, #4]
 800a338:	1b89      	subs	r1, r1, r6
 800a33a:	9e00      	ldr	r6, [sp, #0]
 800a33c:	9103      	str	r1, [sp, #12]
 800a33e:	ce02      	ldmia	r6!, {r1}
 800a340:	4694      	mov	ip, r2
 800a342:	40f9      	lsrs	r1, r7
 800a344:	42b5      	cmp	r5, r6
 800a346:	d816      	bhi.n	800a376 <rshift+0x8e>
 800a348:	9e00      	ldr	r6, [sp, #0]
 800a34a:	2300      	movs	r3, #0
 800a34c:	3601      	adds	r6, #1
 800a34e:	42b5      	cmp	r5, r6
 800a350:	d303      	bcc.n	800a35a <rshift+0x72>
 800a352:	9b02      	ldr	r3, [sp, #8]
 800a354:	1ae3      	subs	r3, r4, r3
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	3b04      	subs	r3, #4
 800a35a:	18d3      	adds	r3, r2, r3
 800a35c:	6019      	str	r1, [r3, #0]
 800a35e:	2900      	cmp	r1, #0
 800a360:	d000      	beq.n	800a364 <rshift+0x7c>
 800a362:	3304      	adds	r3, #4
 800a364:	1a99      	subs	r1, r3, r2
 800a366:	1089      	asrs	r1, r1, #2
 800a368:	6101      	str	r1, [r0, #16]
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d101      	bne.n	800a372 <rshift+0x8a>
 800a36e:	2300      	movs	r3, #0
 800a370:	6143      	str	r3, [r0, #20]
 800a372:	b005      	add	sp, #20
 800a374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a376:	6837      	ldr	r7, [r6, #0]
 800a378:	9b03      	ldr	r3, [sp, #12]
 800a37a:	409f      	lsls	r7, r3
 800a37c:	430f      	orrs	r7, r1
 800a37e:	4661      	mov	r1, ip
 800a380:	c180      	stmia	r1!, {r7}
 800a382:	468c      	mov	ip, r1
 800a384:	9b01      	ldr	r3, [sp, #4]
 800a386:	ce02      	ldmia	r6!, {r1}
 800a388:	40d9      	lsrs	r1, r3
 800a38a:	e7db      	b.n	800a344 <rshift+0x5c>
 800a38c:	c980      	ldmia	r1!, {r7}
 800a38e:	c680      	stmia	r6!, {r7}
 800a390:	e7c3      	b.n	800a31a <rshift+0x32>

0800a392 <__hexdig_fun>:
 800a392:	0002      	movs	r2, r0
 800a394:	3a30      	subs	r2, #48	; 0x30
 800a396:	0003      	movs	r3, r0
 800a398:	2a09      	cmp	r2, #9
 800a39a:	d802      	bhi.n	800a3a2 <__hexdig_fun+0x10>
 800a39c:	3b20      	subs	r3, #32
 800a39e:	b2d8      	uxtb	r0, r3
 800a3a0:	4770      	bx	lr
 800a3a2:	0002      	movs	r2, r0
 800a3a4:	3a61      	subs	r2, #97	; 0x61
 800a3a6:	2a05      	cmp	r2, #5
 800a3a8:	d801      	bhi.n	800a3ae <__hexdig_fun+0x1c>
 800a3aa:	3b47      	subs	r3, #71	; 0x47
 800a3ac:	e7f7      	b.n	800a39e <__hexdig_fun+0xc>
 800a3ae:	001a      	movs	r2, r3
 800a3b0:	3a41      	subs	r2, #65	; 0x41
 800a3b2:	2000      	movs	r0, #0
 800a3b4:	2a05      	cmp	r2, #5
 800a3b6:	d8f3      	bhi.n	800a3a0 <__hexdig_fun+0xe>
 800a3b8:	3b27      	subs	r3, #39	; 0x27
 800a3ba:	e7f0      	b.n	800a39e <__hexdig_fun+0xc>

0800a3bc <__gethex>:
 800a3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3be:	b089      	sub	sp, #36	; 0x24
 800a3c0:	9307      	str	r3, [sp, #28]
 800a3c2:	2302      	movs	r3, #2
 800a3c4:	9201      	str	r2, [sp, #4]
 800a3c6:	680a      	ldr	r2, [r1, #0]
 800a3c8:	425b      	negs	r3, r3
 800a3ca:	9003      	str	r0, [sp, #12]
 800a3cc:	9106      	str	r1, [sp, #24]
 800a3ce:	1c96      	adds	r6, r2, #2
 800a3d0:	1a9b      	subs	r3, r3, r2
 800a3d2:	199a      	adds	r2, r3, r6
 800a3d4:	9600      	str	r6, [sp, #0]
 800a3d6:	9205      	str	r2, [sp, #20]
 800a3d8:	9a00      	ldr	r2, [sp, #0]
 800a3da:	3601      	adds	r6, #1
 800a3dc:	7810      	ldrb	r0, [r2, #0]
 800a3de:	2830      	cmp	r0, #48	; 0x30
 800a3e0:	d0f7      	beq.n	800a3d2 <__gethex+0x16>
 800a3e2:	f7ff ffd6 	bl	800a392 <__hexdig_fun>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	001d      	movs	r5, r3
 800a3ea:	9302      	str	r3, [sp, #8]
 800a3ec:	4298      	cmp	r0, r3
 800a3ee:	d11d      	bne.n	800a42c <__gethex+0x70>
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	49a6      	ldr	r1, [pc, #664]	; (800a68c <__gethex+0x2d0>)
 800a3f4:	9800      	ldr	r0, [sp, #0]
 800a3f6:	f7fe ffdf 	bl	80093b8 <strncmp>
 800a3fa:	0007      	movs	r7, r0
 800a3fc:	42a8      	cmp	r0, r5
 800a3fe:	d169      	bne.n	800a4d4 <__gethex+0x118>
 800a400:	9b00      	ldr	r3, [sp, #0]
 800a402:	0034      	movs	r4, r6
 800a404:	7858      	ldrb	r0, [r3, #1]
 800a406:	f7ff ffc4 	bl	800a392 <__hexdig_fun>
 800a40a:	2301      	movs	r3, #1
 800a40c:	9302      	str	r3, [sp, #8]
 800a40e:	42a8      	cmp	r0, r5
 800a410:	d02f      	beq.n	800a472 <__gethex+0xb6>
 800a412:	9600      	str	r6, [sp, #0]
 800a414:	9b00      	ldr	r3, [sp, #0]
 800a416:	7818      	ldrb	r0, [r3, #0]
 800a418:	2830      	cmp	r0, #48	; 0x30
 800a41a:	d009      	beq.n	800a430 <__gethex+0x74>
 800a41c:	f7ff ffb9 	bl	800a392 <__hexdig_fun>
 800a420:	4242      	negs	r2, r0
 800a422:	4142      	adcs	r2, r0
 800a424:	2301      	movs	r3, #1
 800a426:	0035      	movs	r5, r6
 800a428:	9202      	str	r2, [sp, #8]
 800a42a:	9305      	str	r3, [sp, #20]
 800a42c:	9c00      	ldr	r4, [sp, #0]
 800a42e:	e004      	b.n	800a43a <__gethex+0x7e>
 800a430:	9b00      	ldr	r3, [sp, #0]
 800a432:	3301      	adds	r3, #1
 800a434:	9300      	str	r3, [sp, #0]
 800a436:	e7ed      	b.n	800a414 <__gethex+0x58>
 800a438:	3401      	adds	r4, #1
 800a43a:	7820      	ldrb	r0, [r4, #0]
 800a43c:	f7ff ffa9 	bl	800a392 <__hexdig_fun>
 800a440:	1e07      	subs	r7, r0, #0
 800a442:	d1f9      	bne.n	800a438 <__gethex+0x7c>
 800a444:	2201      	movs	r2, #1
 800a446:	0020      	movs	r0, r4
 800a448:	4990      	ldr	r1, [pc, #576]	; (800a68c <__gethex+0x2d0>)
 800a44a:	f7fe ffb5 	bl	80093b8 <strncmp>
 800a44e:	2800      	cmp	r0, #0
 800a450:	d10d      	bne.n	800a46e <__gethex+0xb2>
 800a452:	2d00      	cmp	r5, #0
 800a454:	d106      	bne.n	800a464 <__gethex+0xa8>
 800a456:	3401      	adds	r4, #1
 800a458:	0025      	movs	r5, r4
 800a45a:	7820      	ldrb	r0, [r4, #0]
 800a45c:	f7ff ff99 	bl	800a392 <__hexdig_fun>
 800a460:	2800      	cmp	r0, #0
 800a462:	d102      	bne.n	800a46a <__gethex+0xae>
 800a464:	1b2d      	subs	r5, r5, r4
 800a466:	00af      	lsls	r7, r5, #2
 800a468:	e003      	b.n	800a472 <__gethex+0xb6>
 800a46a:	3401      	adds	r4, #1
 800a46c:	e7f5      	b.n	800a45a <__gethex+0x9e>
 800a46e:	2d00      	cmp	r5, #0
 800a470:	d1f8      	bne.n	800a464 <__gethex+0xa8>
 800a472:	2220      	movs	r2, #32
 800a474:	7823      	ldrb	r3, [r4, #0]
 800a476:	0026      	movs	r6, r4
 800a478:	4393      	bics	r3, r2
 800a47a:	2b50      	cmp	r3, #80	; 0x50
 800a47c:	d11d      	bne.n	800a4ba <__gethex+0xfe>
 800a47e:	7863      	ldrb	r3, [r4, #1]
 800a480:	2b2b      	cmp	r3, #43	; 0x2b
 800a482:	d02c      	beq.n	800a4de <__gethex+0x122>
 800a484:	2b2d      	cmp	r3, #45	; 0x2d
 800a486:	d02e      	beq.n	800a4e6 <__gethex+0x12a>
 800a488:	2300      	movs	r3, #0
 800a48a:	1c66      	adds	r6, r4, #1
 800a48c:	9304      	str	r3, [sp, #16]
 800a48e:	7830      	ldrb	r0, [r6, #0]
 800a490:	f7ff ff7f 	bl	800a392 <__hexdig_fun>
 800a494:	1e43      	subs	r3, r0, #1
 800a496:	b2db      	uxtb	r3, r3
 800a498:	2b18      	cmp	r3, #24
 800a49a:	d82b      	bhi.n	800a4f4 <__gethex+0x138>
 800a49c:	3810      	subs	r0, #16
 800a49e:	0005      	movs	r5, r0
 800a4a0:	7870      	ldrb	r0, [r6, #1]
 800a4a2:	f7ff ff76 	bl	800a392 <__hexdig_fun>
 800a4a6:	1e43      	subs	r3, r0, #1
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	3601      	adds	r6, #1
 800a4ac:	2b18      	cmp	r3, #24
 800a4ae:	d91c      	bls.n	800a4ea <__gethex+0x12e>
 800a4b0:	9b04      	ldr	r3, [sp, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d000      	beq.n	800a4b8 <__gethex+0xfc>
 800a4b6:	426d      	negs	r5, r5
 800a4b8:	197f      	adds	r7, r7, r5
 800a4ba:	9b06      	ldr	r3, [sp, #24]
 800a4bc:	601e      	str	r6, [r3, #0]
 800a4be:	9b02      	ldr	r3, [sp, #8]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d019      	beq.n	800a4f8 <__gethex+0x13c>
 800a4c4:	2600      	movs	r6, #0
 800a4c6:	9b05      	ldr	r3, [sp, #20]
 800a4c8:	42b3      	cmp	r3, r6
 800a4ca:	d100      	bne.n	800a4ce <__gethex+0x112>
 800a4cc:	3606      	adds	r6, #6
 800a4ce:	0030      	movs	r0, r6
 800a4d0:	b009      	add	sp, #36	; 0x24
 800a4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	2700      	movs	r7, #0
 800a4d8:	9c00      	ldr	r4, [sp, #0]
 800a4da:	9302      	str	r3, [sp, #8]
 800a4dc:	e7c9      	b.n	800a472 <__gethex+0xb6>
 800a4de:	2300      	movs	r3, #0
 800a4e0:	9304      	str	r3, [sp, #16]
 800a4e2:	1ca6      	adds	r6, r4, #2
 800a4e4:	e7d3      	b.n	800a48e <__gethex+0xd2>
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e7fa      	b.n	800a4e0 <__gethex+0x124>
 800a4ea:	230a      	movs	r3, #10
 800a4ec:	435d      	muls	r5, r3
 800a4ee:	182d      	adds	r5, r5, r0
 800a4f0:	3d10      	subs	r5, #16
 800a4f2:	e7d5      	b.n	800a4a0 <__gethex+0xe4>
 800a4f4:	0026      	movs	r6, r4
 800a4f6:	e7e0      	b.n	800a4ba <__gethex+0xfe>
 800a4f8:	9b00      	ldr	r3, [sp, #0]
 800a4fa:	9902      	ldr	r1, [sp, #8]
 800a4fc:	1ae3      	subs	r3, r4, r3
 800a4fe:	3b01      	subs	r3, #1
 800a500:	2b07      	cmp	r3, #7
 800a502:	dc0a      	bgt.n	800a51a <__gethex+0x15e>
 800a504:	9803      	ldr	r0, [sp, #12]
 800a506:	f000 fb1b 	bl	800ab40 <_Balloc>
 800a50a:	1e05      	subs	r5, r0, #0
 800a50c:	d108      	bne.n	800a520 <__gethex+0x164>
 800a50e:	002a      	movs	r2, r5
 800a510:	21e4      	movs	r1, #228	; 0xe4
 800a512:	4b5f      	ldr	r3, [pc, #380]	; (800a690 <__gethex+0x2d4>)
 800a514:	485f      	ldr	r0, [pc, #380]	; (800a694 <__gethex+0x2d8>)
 800a516:	f001 fbe7 	bl	800bce8 <__assert_func>
 800a51a:	3101      	adds	r1, #1
 800a51c:	105b      	asrs	r3, r3, #1
 800a51e:	e7ef      	b.n	800a500 <__gethex+0x144>
 800a520:	0003      	movs	r3, r0
 800a522:	3314      	adds	r3, #20
 800a524:	9302      	str	r3, [sp, #8]
 800a526:	9305      	str	r3, [sp, #20]
 800a528:	2300      	movs	r3, #0
 800a52a:	001e      	movs	r6, r3
 800a52c:	9304      	str	r3, [sp, #16]
 800a52e:	9b00      	ldr	r3, [sp, #0]
 800a530:	42a3      	cmp	r3, r4
 800a532:	d33f      	bcc.n	800a5b4 <__gethex+0x1f8>
 800a534:	9c05      	ldr	r4, [sp, #20]
 800a536:	9b02      	ldr	r3, [sp, #8]
 800a538:	c440      	stmia	r4!, {r6}
 800a53a:	1ae4      	subs	r4, r4, r3
 800a53c:	10a4      	asrs	r4, r4, #2
 800a53e:	0030      	movs	r0, r6
 800a540:	612c      	str	r4, [r5, #16]
 800a542:	f000 fbf5 	bl	800ad30 <__hi0bits>
 800a546:	9b01      	ldr	r3, [sp, #4]
 800a548:	0164      	lsls	r4, r4, #5
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	1a26      	subs	r6, r4, r0
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	429e      	cmp	r6, r3
 800a552:	dd51      	ble.n	800a5f8 <__gethex+0x23c>
 800a554:	1af6      	subs	r6, r6, r3
 800a556:	0031      	movs	r1, r6
 800a558:	0028      	movs	r0, r5
 800a55a:	f000 ff89 	bl	800b470 <__any_on>
 800a55e:	1e04      	subs	r4, r0, #0
 800a560:	d016      	beq.n	800a590 <__gethex+0x1d4>
 800a562:	2401      	movs	r4, #1
 800a564:	231f      	movs	r3, #31
 800a566:	0020      	movs	r0, r4
 800a568:	1e72      	subs	r2, r6, #1
 800a56a:	4013      	ands	r3, r2
 800a56c:	4098      	lsls	r0, r3
 800a56e:	0003      	movs	r3, r0
 800a570:	1151      	asrs	r1, r2, #5
 800a572:	9802      	ldr	r0, [sp, #8]
 800a574:	0089      	lsls	r1, r1, #2
 800a576:	5809      	ldr	r1, [r1, r0]
 800a578:	4219      	tst	r1, r3
 800a57a:	d009      	beq.n	800a590 <__gethex+0x1d4>
 800a57c:	42a2      	cmp	r2, r4
 800a57e:	dd06      	ble.n	800a58e <__gethex+0x1d2>
 800a580:	0028      	movs	r0, r5
 800a582:	1eb1      	subs	r1, r6, #2
 800a584:	f000 ff74 	bl	800b470 <__any_on>
 800a588:	3402      	adds	r4, #2
 800a58a:	2800      	cmp	r0, #0
 800a58c:	d100      	bne.n	800a590 <__gethex+0x1d4>
 800a58e:	2402      	movs	r4, #2
 800a590:	0031      	movs	r1, r6
 800a592:	0028      	movs	r0, r5
 800a594:	f7ff fea8 	bl	800a2e8 <rshift>
 800a598:	19bf      	adds	r7, r7, r6
 800a59a:	9b01      	ldr	r3, [sp, #4]
 800a59c:	689b      	ldr	r3, [r3, #8]
 800a59e:	42bb      	cmp	r3, r7
 800a5a0:	da3a      	bge.n	800a618 <__gethex+0x25c>
 800a5a2:	0029      	movs	r1, r5
 800a5a4:	9803      	ldr	r0, [sp, #12]
 800a5a6:	f000 fb0f 	bl	800abc8 <_Bfree>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5ae:	26a3      	movs	r6, #163	; 0xa3
 800a5b0:	6013      	str	r3, [r2, #0]
 800a5b2:	e78c      	b.n	800a4ce <__gethex+0x112>
 800a5b4:	3c01      	subs	r4, #1
 800a5b6:	7823      	ldrb	r3, [r4, #0]
 800a5b8:	2b2e      	cmp	r3, #46	; 0x2e
 800a5ba:	d012      	beq.n	800a5e2 <__gethex+0x226>
 800a5bc:	9b04      	ldr	r3, [sp, #16]
 800a5be:	2b20      	cmp	r3, #32
 800a5c0:	d104      	bne.n	800a5cc <__gethex+0x210>
 800a5c2:	9b05      	ldr	r3, [sp, #20]
 800a5c4:	c340      	stmia	r3!, {r6}
 800a5c6:	2600      	movs	r6, #0
 800a5c8:	9305      	str	r3, [sp, #20]
 800a5ca:	9604      	str	r6, [sp, #16]
 800a5cc:	7820      	ldrb	r0, [r4, #0]
 800a5ce:	f7ff fee0 	bl	800a392 <__hexdig_fun>
 800a5d2:	230f      	movs	r3, #15
 800a5d4:	4018      	ands	r0, r3
 800a5d6:	9b04      	ldr	r3, [sp, #16]
 800a5d8:	4098      	lsls	r0, r3
 800a5da:	3304      	adds	r3, #4
 800a5dc:	4306      	orrs	r6, r0
 800a5de:	9304      	str	r3, [sp, #16]
 800a5e0:	e7a5      	b.n	800a52e <__gethex+0x172>
 800a5e2:	9b00      	ldr	r3, [sp, #0]
 800a5e4:	42a3      	cmp	r3, r4
 800a5e6:	d8e9      	bhi.n	800a5bc <__gethex+0x200>
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	0020      	movs	r0, r4
 800a5ec:	4927      	ldr	r1, [pc, #156]	; (800a68c <__gethex+0x2d0>)
 800a5ee:	f7fe fee3 	bl	80093b8 <strncmp>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d1e2      	bne.n	800a5bc <__gethex+0x200>
 800a5f6:	e79a      	b.n	800a52e <__gethex+0x172>
 800a5f8:	9b00      	ldr	r3, [sp, #0]
 800a5fa:	2400      	movs	r4, #0
 800a5fc:	429e      	cmp	r6, r3
 800a5fe:	dacc      	bge.n	800a59a <__gethex+0x1de>
 800a600:	1b9e      	subs	r6, r3, r6
 800a602:	0029      	movs	r1, r5
 800a604:	0032      	movs	r2, r6
 800a606:	9803      	ldr	r0, [sp, #12]
 800a608:	f000 fcfe 	bl	800b008 <__lshift>
 800a60c:	0003      	movs	r3, r0
 800a60e:	3314      	adds	r3, #20
 800a610:	0005      	movs	r5, r0
 800a612:	1bbf      	subs	r7, r7, r6
 800a614:	9302      	str	r3, [sp, #8]
 800a616:	e7c0      	b.n	800a59a <__gethex+0x1de>
 800a618:	9b01      	ldr	r3, [sp, #4]
 800a61a:	685e      	ldr	r6, [r3, #4]
 800a61c:	42be      	cmp	r6, r7
 800a61e:	dd70      	ble.n	800a702 <__gethex+0x346>
 800a620:	9b00      	ldr	r3, [sp, #0]
 800a622:	1bf6      	subs	r6, r6, r7
 800a624:	42b3      	cmp	r3, r6
 800a626:	dc37      	bgt.n	800a698 <__gethex+0x2dc>
 800a628:	9b01      	ldr	r3, [sp, #4]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	2b02      	cmp	r3, #2
 800a62e:	d024      	beq.n	800a67a <__gethex+0x2be>
 800a630:	2b03      	cmp	r3, #3
 800a632:	d026      	beq.n	800a682 <__gethex+0x2c6>
 800a634:	2b01      	cmp	r3, #1
 800a636:	d117      	bne.n	800a668 <__gethex+0x2ac>
 800a638:	9b00      	ldr	r3, [sp, #0]
 800a63a:	42b3      	cmp	r3, r6
 800a63c:	d114      	bne.n	800a668 <__gethex+0x2ac>
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d10b      	bne.n	800a65a <__gethex+0x29e>
 800a642:	9b01      	ldr	r3, [sp, #4]
 800a644:	9a07      	ldr	r2, [sp, #28]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	2662      	movs	r6, #98	; 0x62
 800a64a:	6013      	str	r3, [r2, #0]
 800a64c:	2301      	movs	r3, #1
 800a64e:	9a02      	ldr	r2, [sp, #8]
 800a650:	612b      	str	r3, [r5, #16]
 800a652:	6013      	str	r3, [r2, #0]
 800a654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a656:	601d      	str	r5, [r3, #0]
 800a658:	e739      	b.n	800a4ce <__gethex+0x112>
 800a65a:	9900      	ldr	r1, [sp, #0]
 800a65c:	0028      	movs	r0, r5
 800a65e:	3901      	subs	r1, #1
 800a660:	f000 ff06 	bl	800b470 <__any_on>
 800a664:	2800      	cmp	r0, #0
 800a666:	d1ec      	bne.n	800a642 <__gethex+0x286>
 800a668:	0029      	movs	r1, r5
 800a66a:	9803      	ldr	r0, [sp, #12]
 800a66c:	f000 faac 	bl	800abc8 <_Bfree>
 800a670:	2300      	movs	r3, #0
 800a672:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a674:	2650      	movs	r6, #80	; 0x50
 800a676:	6013      	str	r3, [r2, #0]
 800a678:	e729      	b.n	800a4ce <__gethex+0x112>
 800a67a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d1f3      	bne.n	800a668 <__gethex+0x2ac>
 800a680:	e7df      	b.n	800a642 <__gethex+0x286>
 800a682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1dc      	bne.n	800a642 <__gethex+0x286>
 800a688:	e7ee      	b.n	800a668 <__gethex+0x2ac>
 800a68a:	46c0      	nop			; (mov r8, r8)
 800a68c:	0800bf84 	.word	0x0800bf84
 800a690:	0800c196 	.word	0x0800c196
 800a694:	0800c1a7 	.word	0x0800c1a7
 800a698:	1e77      	subs	r7, r6, #1
 800a69a:	2c00      	cmp	r4, #0
 800a69c:	d12f      	bne.n	800a6fe <__gethex+0x342>
 800a69e:	2f00      	cmp	r7, #0
 800a6a0:	d004      	beq.n	800a6ac <__gethex+0x2f0>
 800a6a2:	0039      	movs	r1, r7
 800a6a4:	0028      	movs	r0, r5
 800a6a6:	f000 fee3 	bl	800b470 <__any_on>
 800a6aa:	0004      	movs	r4, r0
 800a6ac:	231f      	movs	r3, #31
 800a6ae:	117a      	asrs	r2, r7, #5
 800a6b0:	401f      	ands	r7, r3
 800a6b2:	3b1e      	subs	r3, #30
 800a6b4:	40bb      	lsls	r3, r7
 800a6b6:	9902      	ldr	r1, [sp, #8]
 800a6b8:	0092      	lsls	r2, r2, #2
 800a6ba:	5852      	ldr	r2, [r2, r1]
 800a6bc:	421a      	tst	r2, r3
 800a6be:	d001      	beq.n	800a6c4 <__gethex+0x308>
 800a6c0:	2302      	movs	r3, #2
 800a6c2:	431c      	orrs	r4, r3
 800a6c4:	9b00      	ldr	r3, [sp, #0]
 800a6c6:	0031      	movs	r1, r6
 800a6c8:	1b9b      	subs	r3, r3, r6
 800a6ca:	2602      	movs	r6, #2
 800a6cc:	0028      	movs	r0, r5
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	f7ff fe0a 	bl	800a2e8 <rshift>
 800a6d4:	9b01      	ldr	r3, [sp, #4]
 800a6d6:	685f      	ldr	r7, [r3, #4]
 800a6d8:	2c00      	cmp	r4, #0
 800a6da:	d041      	beq.n	800a760 <__gethex+0x3a4>
 800a6dc:	9b01      	ldr	r3, [sp, #4]
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	2b02      	cmp	r3, #2
 800a6e2:	d010      	beq.n	800a706 <__gethex+0x34a>
 800a6e4:	2b03      	cmp	r3, #3
 800a6e6:	d012      	beq.n	800a70e <__gethex+0x352>
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d106      	bne.n	800a6fa <__gethex+0x33e>
 800a6ec:	07a2      	lsls	r2, r4, #30
 800a6ee:	d504      	bpl.n	800a6fa <__gethex+0x33e>
 800a6f0:	9a02      	ldr	r2, [sp, #8]
 800a6f2:	6812      	ldr	r2, [r2, #0]
 800a6f4:	4314      	orrs	r4, r2
 800a6f6:	421c      	tst	r4, r3
 800a6f8:	d10c      	bne.n	800a714 <__gethex+0x358>
 800a6fa:	2310      	movs	r3, #16
 800a6fc:	e02f      	b.n	800a75e <__gethex+0x3a2>
 800a6fe:	2401      	movs	r4, #1
 800a700:	e7d4      	b.n	800a6ac <__gethex+0x2f0>
 800a702:	2601      	movs	r6, #1
 800a704:	e7e8      	b.n	800a6d8 <__gethex+0x31c>
 800a706:	2301      	movs	r3, #1
 800a708:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a70a:	1a9b      	subs	r3, r3, r2
 800a70c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a70e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a710:	2b00      	cmp	r3, #0
 800a712:	d0f2      	beq.n	800a6fa <__gethex+0x33e>
 800a714:	692b      	ldr	r3, [r5, #16]
 800a716:	2000      	movs	r0, #0
 800a718:	9302      	str	r3, [sp, #8]
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	9304      	str	r3, [sp, #16]
 800a71e:	002b      	movs	r3, r5
 800a720:	9a04      	ldr	r2, [sp, #16]
 800a722:	3314      	adds	r3, #20
 800a724:	1899      	adds	r1, r3, r2
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	1c54      	adds	r4, r2, #1
 800a72a:	d01e      	beq.n	800a76a <__gethex+0x3ae>
 800a72c:	3201      	adds	r2, #1
 800a72e:	601a      	str	r2, [r3, #0]
 800a730:	002b      	movs	r3, r5
 800a732:	3314      	adds	r3, #20
 800a734:	2e02      	cmp	r6, #2
 800a736:	d141      	bne.n	800a7bc <__gethex+0x400>
 800a738:	9a01      	ldr	r2, [sp, #4]
 800a73a:	9900      	ldr	r1, [sp, #0]
 800a73c:	6812      	ldr	r2, [r2, #0]
 800a73e:	3a01      	subs	r2, #1
 800a740:	428a      	cmp	r2, r1
 800a742:	d10b      	bne.n	800a75c <__gethex+0x3a0>
 800a744:	221f      	movs	r2, #31
 800a746:	9800      	ldr	r0, [sp, #0]
 800a748:	1149      	asrs	r1, r1, #5
 800a74a:	4002      	ands	r2, r0
 800a74c:	2001      	movs	r0, #1
 800a74e:	0004      	movs	r4, r0
 800a750:	4094      	lsls	r4, r2
 800a752:	0089      	lsls	r1, r1, #2
 800a754:	58cb      	ldr	r3, [r1, r3]
 800a756:	4223      	tst	r3, r4
 800a758:	d000      	beq.n	800a75c <__gethex+0x3a0>
 800a75a:	2601      	movs	r6, #1
 800a75c:	2320      	movs	r3, #32
 800a75e:	431e      	orrs	r6, r3
 800a760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a762:	601d      	str	r5, [r3, #0]
 800a764:	9b07      	ldr	r3, [sp, #28]
 800a766:	601f      	str	r7, [r3, #0]
 800a768:	e6b1      	b.n	800a4ce <__gethex+0x112>
 800a76a:	c301      	stmia	r3!, {r0}
 800a76c:	4299      	cmp	r1, r3
 800a76e:	d8da      	bhi.n	800a726 <__gethex+0x36a>
 800a770:	68ab      	ldr	r3, [r5, #8]
 800a772:	9a02      	ldr	r2, [sp, #8]
 800a774:	429a      	cmp	r2, r3
 800a776:	db18      	blt.n	800a7aa <__gethex+0x3ee>
 800a778:	6869      	ldr	r1, [r5, #4]
 800a77a:	9803      	ldr	r0, [sp, #12]
 800a77c:	3101      	adds	r1, #1
 800a77e:	f000 f9df 	bl	800ab40 <_Balloc>
 800a782:	1e04      	subs	r4, r0, #0
 800a784:	d104      	bne.n	800a790 <__gethex+0x3d4>
 800a786:	0022      	movs	r2, r4
 800a788:	2184      	movs	r1, #132	; 0x84
 800a78a:	4b1c      	ldr	r3, [pc, #112]	; (800a7fc <__gethex+0x440>)
 800a78c:	481c      	ldr	r0, [pc, #112]	; (800a800 <__gethex+0x444>)
 800a78e:	e6c2      	b.n	800a516 <__gethex+0x15a>
 800a790:	0029      	movs	r1, r5
 800a792:	692a      	ldr	r2, [r5, #16]
 800a794:	310c      	adds	r1, #12
 800a796:	3202      	adds	r2, #2
 800a798:	0092      	lsls	r2, r2, #2
 800a79a:	300c      	adds	r0, #12
 800a79c:	f7fe fea8 	bl	80094f0 <memcpy>
 800a7a0:	0029      	movs	r1, r5
 800a7a2:	9803      	ldr	r0, [sp, #12]
 800a7a4:	f000 fa10 	bl	800abc8 <_Bfree>
 800a7a8:	0025      	movs	r5, r4
 800a7aa:	692b      	ldr	r3, [r5, #16]
 800a7ac:	1c5a      	adds	r2, r3, #1
 800a7ae:	612a      	str	r2, [r5, #16]
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	009b      	lsls	r3, r3, #2
 800a7b6:	18eb      	adds	r3, r5, r3
 800a7b8:	605a      	str	r2, [r3, #4]
 800a7ba:	e7b9      	b.n	800a730 <__gethex+0x374>
 800a7bc:	692a      	ldr	r2, [r5, #16]
 800a7be:	9902      	ldr	r1, [sp, #8]
 800a7c0:	428a      	cmp	r2, r1
 800a7c2:	dd09      	ble.n	800a7d8 <__gethex+0x41c>
 800a7c4:	2101      	movs	r1, #1
 800a7c6:	0028      	movs	r0, r5
 800a7c8:	f7ff fd8e 	bl	800a2e8 <rshift>
 800a7cc:	9b01      	ldr	r3, [sp, #4]
 800a7ce:	3701      	adds	r7, #1
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	42bb      	cmp	r3, r7
 800a7d4:	dac1      	bge.n	800a75a <__gethex+0x39e>
 800a7d6:	e6e4      	b.n	800a5a2 <__gethex+0x1e6>
 800a7d8:	221f      	movs	r2, #31
 800a7da:	9c00      	ldr	r4, [sp, #0]
 800a7dc:	9900      	ldr	r1, [sp, #0]
 800a7de:	2601      	movs	r6, #1
 800a7e0:	4014      	ands	r4, r2
 800a7e2:	4211      	tst	r1, r2
 800a7e4:	d0ba      	beq.n	800a75c <__gethex+0x3a0>
 800a7e6:	9a04      	ldr	r2, [sp, #16]
 800a7e8:	189b      	adds	r3, r3, r2
 800a7ea:	3b04      	subs	r3, #4
 800a7ec:	6818      	ldr	r0, [r3, #0]
 800a7ee:	f000 fa9f 	bl	800ad30 <__hi0bits>
 800a7f2:	2320      	movs	r3, #32
 800a7f4:	1b1b      	subs	r3, r3, r4
 800a7f6:	4298      	cmp	r0, r3
 800a7f8:	dbe4      	blt.n	800a7c4 <__gethex+0x408>
 800a7fa:	e7af      	b.n	800a75c <__gethex+0x3a0>
 800a7fc:	0800c196 	.word	0x0800c196
 800a800:	0800c1a7 	.word	0x0800c1a7

0800a804 <L_shift>:
 800a804:	2308      	movs	r3, #8
 800a806:	b570      	push	{r4, r5, r6, lr}
 800a808:	2520      	movs	r5, #32
 800a80a:	1a9a      	subs	r2, r3, r2
 800a80c:	0092      	lsls	r2, r2, #2
 800a80e:	1aad      	subs	r5, r5, r2
 800a810:	6843      	ldr	r3, [r0, #4]
 800a812:	6804      	ldr	r4, [r0, #0]
 800a814:	001e      	movs	r6, r3
 800a816:	40ae      	lsls	r6, r5
 800a818:	40d3      	lsrs	r3, r2
 800a81a:	4334      	orrs	r4, r6
 800a81c:	6004      	str	r4, [r0, #0]
 800a81e:	6043      	str	r3, [r0, #4]
 800a820:	3004      	adds	r0, #4
 800a822:	4288      	cmp	r0, r1
 800a824:	d3f4      	bcc.n	800a810 <L_shift+0xc>
 800a826:	bd70      	pop	{r4, r5, r6, pc}

0800a828 <__match>:
 800a828:	b530      	push	{r4, r5, lr}
 800a82a:	6803      	ldr	r3, [r0, #0]
 800a82c:	780c      	ldrb	r4, [r1, #0]
 800a82e:	3301      	adds	r3, #1
 800a830:	2c00      	cmp	r4, #0
 800a832:	d102      	bne.n	800a83a <__match+0x12>
 800a834:	6003      	str	r3, [r0, #0]
 800a836:	2001      	movs	r0, #1
 800a838:	bd30      	pop	{r4, r5, pc}
 800a83a:	781a      	ldrb	r2, [r3, #0]
 800a83c:	0015      	movs	r5, r2
 800a83e:	3d41      	subs	r5, #65	; 0x41
 800a840:	2d19      	cmp	r5, #25
 800a842:	d800      	bhi.n	800a846 <__match+0x1e>
 800a844:	3220      	adds	r2, #32
 800a846:	3101      	adds	r1, #1
 800a848:	42a2      	cmp	r2, r4
 800a84a:	d0ef      	beq.n	800a82c <__match+0x4>
 800a84c:	2000      	movs	r0, #0
 800a84e:	e7f3      	b.n	800a838 <__match+0x10>

0800a850 <__hexnan>:
 800a850:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a852:	680b      	ldr	r3, [r1, #0]
 800a854:	b08b      	sub	sp, #44	; 0x2c
 800a856:	9201      	str	r2, [sp, #4]
 800a858:	9901      	ldr	r1, [sp, #4]
 800a85a:	115a      	asrs	r2, r3, #5
 800a85c:	0092      	lsls	r2, r2, #2
 800a85e:	188a      	adds	r2, r1, r2
 800a860:	9202      	str	r2, [sp, #8]
 800a862:	0019      	movs	r1, r3
 800a864:	221f      	movs	r2, #31
 800a866:	4011      	ands	r1, r2
 800a868:	9008      	str	r0, [sp, #32]
 800a86a:	9106      	str	r1, [sp, #24]
 800a86c:	4213      	tst	r3, r2
 800a86e:	d002      	beq.n	800a876 <__hexnan+0x26>
 800a870:	9b02      	ldr	r3, [sp, #8]
 800a872:	3304      	adds	r3, #4
 800a874:	9302      	str	r3, [sp, #8]
 800a876:	9b02      	ldr	r3, [sp, #8]
 800a878:	2500      	movs	r5, #0
 800a87a:	1f1f      	subs	r7, r3, #4
 800a87c:	003e      	movs	r6, r7
 800a87e:	003c      	movs	r4, r7
 800a880:	9b08      	ldr	r3, [sp, #32]
 800a882:	603d      	str	r5, [r7, #0]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	9507      	str	r5, [sp, #28]
 800a888:	9305      	str	r3, [sp, #20]
 800a88a:	9503      	str	r5, [sp, #12]
 800a88c:	9b05      	ldr	r3, [sp, #20]
 800a88e:	3301      	adds	r3, #1
 800a890:	9309      	str	r3, [sp, #36]	; 0x24
 800a892:	9b05      	ldr	r3, [sp, #20]
 800a894:	785b      	ldrb	r3, [r3, #1]
 800a896:	9304      	str	r3, [sp, #16]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d028      	beq.n	800a8ee <__hexnan+0x9e>
 800a89c:	9804      	ldr	r0, [sp, #16]
 800a89e:	f7ff fd78 	bl	800a392 <__hexdig_fun>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d154      	bne.n	800a950 <__hexnan+0x100>
 800a8a6:	9b04      	ldr	r3, [sp, #16]
 800a8a8:	2b20      	cmp	r3, #32
 800a8aa:	d819      	bhi.n	800a8e0 <__hexnan+0x90>
 800a8ac:	9b03      	ldr	r3, [sp, #12]
 800a8ae:	9a07      	ldr	r2, [sp, #28]
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	dd12      	ble.n	800a8da <__hexnan+0x8a>
 800a8b4:	42b4      	cmp	r4, r6
 800a8b6:	d206      	bcs.n	800a8c6 <__hexnan+0x76>
 800a8b8:	2d07      	cmp	r5, #7
 800a8ba:	dc04      	bgt.n	800a8c6 <__hexnan+0x76>
 800a8bc:	002a      	movs	r2, r5
 800a8be:	0031      	movs	r1, r6
 800a8c0:	0020      	movs	r0, r4
 800a8c2:	f7ff ff9f 	bl	800a804 <L_shift>
 800a8c6:	9b01      	ldr	r3, [sp, #4]
 800a8c8:	2508      	movs	r5, #8
 800a8ca:	429c      	cmp	r4, r3
 800a8cc:	d905      	bls.n	800a8da <__hexnan+0x8a>
 800a8ce:	1f26      	subs	r6, r4, #4
 800a8d0:	2500      	movs	r5, #0
 800a8d2:	0034      	movs	r4, r6
 800a8d4:	9b03      	ldr	r3, [sp, #12]
 800a8d6:	6035      	str	r5, [r6, #0]
 800a8d8:	9307      	str	r3, [sp, #28]
 800a8da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8dc:	9305      	str	r3, [sp, #20]
 800a8de:	e7d5      	b.n	800a88c <__hexnan+0x3c>
 800a8e0:	9b04      	ldr	r3, [sp, #16]
 800a8e2:	2b29      	cmp	r3, #41	; 0x29
 800a8e4:	d159      	bne.n	800a99a <__hexnan+0x14a>
 800a8e6:	9b05      	ldr	r3, [sp, #20]
 800a8e8:	9a08      	ldr	r2, [sp, #32]
 800a8ea:	3302      	adds	r3, #2
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	9b03      	ldr	r3, [sp, #12]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d052      	beq.n	800a99a <__hexnan+0x14a>
 800a8f4:	42b4      	cmp	r4, r6
 800a8f6:	d206      	bcs.n	800a906 <__hexnan+0xb6>
 800a8f8:	2d07      	cmp	r5, #7
 800a8fa:	dc04      	bgt.n	800a906 <__hexnan+0xb6>
 800a8fc:	002a      	movs	r2, r5
 800a8fe:	0031      	movs	r1, r6
 800a900:	0020      	movs	r0, r4
 800a902:	f7ff ff7f 	bl	800a804 <L_shift>
 800a906:	9b01      	ldr	r3, [sp, #4]
 800a908:	429c      	cmp	r4, r3
 800a90a:	d935      	bls.n	800a978 <__hexnan+0x128>
 800a90c:	001a      	movs	r2, r3
 800a90e:	0023      	movs	r3, r4
 800a910:	cb02      	ldmia	r3!, {r1}
 800a912:	c202      	stmia	r2!, {r1}
 800a914:	429f      	cmp	r7, r3
 800a916:	d2fb      	bcs.n	800a910 <__hexnan+0xc0>
 800a918:	9b02      	ldr	r3, [sp, #8]
 800a91a:	1c62      	adds	r2, r4, #1
 800a91c:	1ed9      	subs	r1, r3, #3
 800a91e:	2304      	movs	r3, #4
 800a920:	4291      	cmp	r1, r2
 800a922:	d305      	bcc.n	800a930 <__hexnan+0xe0>
 800a924:	9b02      	ldr	r3, [sp, #8]
 800a926:	3b04      	subs	r3, #4
 800a928:	1b1b      	subs	r3, r3, r4
 800a92a:	089b      	lsrs	r3, r3, #2
 800a92c:	3301      	adds	r3, #1
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	9a01      	ldr	r2, [sp, #4]
 800a932:	18d3      	adds	r3, r2, r3
 800a934:	2200      	movs	r2, #0
 800a936:	c304      	stmia	r3!, {r2}
 800a938:	429f      	cmp	r7, r3
 800a93a:	d2fc      	bcs.n	800a936 <__hexnan+0xe6>
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d104      	bne.n	800a94c <__hexnan+0xfc>
 800a942:	9b01      	ldr	r3, [sp, #4]
 800a944:	429f      	cmp	r7, r3
 800a946:	d126      	bne.n	800a996 <__hexnan+0x146>
 800a948:	2301      	movs	r3, #1
 800a94a:	603b      	str	r3, [r7, #0]
 800a94c:	2005      	movs	r0, #5
 800a94e:	e025      	b.n	800a99c <__hexnan+0x14c>
 800a950:	9b03      	ldr	r3, [sp, #12]
 800a952:	3501      	adds	r5, #1
 800a954:	3301      	adds	r3, #1
 800a956:	9303      	str	r3, [sp, #12]
 800a958:	2d08      	cmp	r5, #8
 800a95a:	dd06      	ble.n	800a96a <__hexnan+0x11a>
 800a95c:	9b01      	ldr	r3, [sp, #4]
 800a95e:	429c      	cmp	r4, r3
 800a960:	d9bb      	bls.n	800a8da <__hexnan+0x8a>
 800a962:	2300      	movs	r3, #0
 800a964:	2501      	movs	r5, #1
 800a966:	3c04      	subs	r4, #4
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	220f      	movs	r2, #15
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	4010      	ands	r0, r2
 800a970:	011b      	lsls	r3, r3, #4
 800a972:	4303      	orrs	r3, r0
 800a974:	6023      	str	r3, [r4, #0]
 800a976:	e7b0      	b.n	800a8da <__hexnan+0x8a>
 800a978:	9b06      	ldr	r3, [sp, #24]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d0de      	beq.n	800a93c <__hexnan+0xec>
 800a97e:	2320      	movs	r3, #32
 800a980:	9a06      	ldr	r2, [sp, #24]
 800a982:	9902      	ldr	r1, [sp, #8]
 800a984:	1a9b      	subs	r3, r3, r2
 800a986:	2201      	movs	r2, #1
 800a988:	4252      	negs	r2, r2
 800a98a:	40da      	lsrs	r2, r3
 800a98c:	3904      	subs	r1, #4
 800a98e:	680b      	ldr	r3, [r1, #0]
 800a990:	4013      	ands	r3, r2
 800a992:	600b      	str	r3, [r1, #0]
 800a994:	e7d2      	b.n	800a93c <__hexnan+0xec>
 800a996:	3f04      	subs	r7, #4
 800a998:	e7d0      	b.n	800a93c <__hexnan+0xec>
 800a99a:	2004      	movs	r0, #4
 800a99c:	b00b      	add	sp, #44	; 0x2c
 800a99e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a9a0 <malloc>:
 800a9a0:	b510      	push	{r4, lr}
 800a9a2:	4b03      	ldr	r3, [pc, #12]	; (800a9b0 <malloc+0x10>)
 800a9a4:	0001      	movs	r1, r0
 800a9a6:	6818      	ldr	r0, [r3, #0]
 800a9a8:	f000 f826 	bl	800a9f8 <_malloc_r>
 800a9ac:	bd10      	pop	{r4, pc}
 800a9ae:	46c0      	nop			; (mov r8, r8)
 800a9b0:	200001d0 	.word	0x200001d0

0800a9b4 <sbrk_aligned>:
 800a9b4:	b570      	push	{r4, r5, r6, lr}
 800a9b6:	4e0f      	ldr	r6, [pc, #60]	; (800a9f4 <sbrk_aligned+0x40>)
 800a9b8:	000d      	movs	r5, r1
 800a9ba:	6831      	ldr	r1, [r6, #0]
 800a9bc:	0004      	movs	r4, r0
 800a9be:	2900      	cmp	r1, #0
 800a9c0:	d102      	bne.n	800a9c8 <sbrk_aligned+0x14>
 800a9c2:	f001 f97f 	bl	800bcc4 <_sbrk_r>
 800a9c6:	6030      	str	r0, [r6, #0]
 800a9c8:	0029      	movs	r1, r5
 800a9ca:	0020      	movs	r0, r4
 800a9cc:	f001 f97a 	bl	800bcc4 <_sbrk_r>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d00a      	beq.n	800a9ea <sbrk_aligned+0x36>
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	1cc5      	adds	r5, r0, #3
 800a9d8:	439d      	bics	r5, r3
 800a9da:	42a8      	cmp	r0, r5
 800a9dc:	d007      	beq.n	800a9ee <sbrk_aligned+0x3a>
 800a9de:	1a29      	subs	r1, r5, r0
 800a9e0:	0020      	movs	r0, r4
 800a9e2:	f001 f96f 	bl	800bcc4 <_sbrk_r>
 800a9e6:	3001      	adds	r0, #1
 800a9e8:	d101      	bne.n	800a9ee <sbrk_aligned+0x3a>
 800a9ea:	2501      	movs	r5, #1
 800a9ec:	426d      	negs	r5, r5
 800a9ee:	0028      	movs	r0, r5
 800a9f0:	bd70      	pop	{r4, r5, r6, pc}
 800a9f2:	46c0      	nop			; (mov r8, r8)
 800a9f4:	20000a60 	.word	0x20000a60

0800a9f8 <_malloc_r>:
 800a9f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9fa:	2203      	movs	r2, #3
 800a9fc:	1ccb      	adds	r3, r1, #3
 800a9fe:	4393      	bics	r3, r2
 800aa00:	3308      	adds	r3, #8
 800aa02:	0006      	movs	r6, r0
 800aa04:	001f      	movs	r7, r3
 800aa06:	2b0c      	cmp	r3, #12
 800aa08:	d238      	bcs.n	800aa7c <_malloc_r+0x84>
 800aa0a:	270c      	movs	r7, #12
 800aa0c:	42b9      	cmp	r1, r7
 800aa0e:	d837      	bhi.n	800aa80 <_malloc_r+0x88>
 800aa10:	0030      	movs	r0, r6
 800aa12:	f000 f885 	bl	800ab20 <__malloc_lock>
 800aa16:	4b38      	ldr	r3, [pc, #224]	; (800aaf8 <_malloc_r+0x100>)
 800aa18:	9300      	str	r3, [sp, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	001c      	movs	r4, r3
 800aa1e:	2c00      	cmp	r4, #0
 800aa20:	d133      	bne.n	800aa8a <_malloc_r+0x92>
 800aa22:	0039      	movs	r1, r7
 800aa24:	0030      	movs	r0, r6
 800aa26:	f7ff ffc5 	bl	800a9b4 <sbrk_aligned>
 800aa2a:	0004      	movs	r4, r0
 800aa2c:	1c43      	adds	r3, r0, #1
 800aa2e:	d15e      	bne.n	800aaee <_malloc_r+0xf6>
 800aa30:	9b00      	ldr	r3, [sp, #0]
 800aa32:	681c      	ldr	r4, [r3, #0]
 800aa34:	0025      	movs	r5, r4
 800aa36:	2d00      	cmp	r5, #0
 800aa38:	d14e      	bne.n	800aad8 <_malloc_r+0xe0>
 800aa3a:	2c00      	cmp	r4, #0
 800aa3c:	d051      	beq.n	800aae2 <_malloc_r+0xea>
 800aa3e:	6823      	ldr	r3, [r4, #0]
 800aa40:	0029      	movs	r1, r5
 800aa42:	18e3      	adds	r3, r4, r3
 800aa44:	0030      	movs	r0, r6
 800aa46:	9301      	str	r3, [sp, #4]
 800aa48:	f001 f93c 	bl	800bcc4 <_sbrk_r>
 800aa4c:	9b01      	ldr	r3, [sp, #4]
 800aa4e:	4283      	cmp	r3, r0
 800aa50:	d147      	bne.n	800aae2 <_malloc_r+0xea>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	0030      	movs	r0, r6
 800aa56:	1aff      	subs	r7, r7, r3
 800aa58:	0039      	movs	r1, r7
 800aa5a:	f7ff ffab 	bl	800a9b4 <sbrk_aligned>
 800aa5e:	3001      	adds	r0, #1
 800aa60:	d03f      	beq.n	800aae2 <_malloc_r+0xea>
 800aa62:	6823      	ldr	r3, [r4, #0]
 800aa64:	19db      	adds	r3, r3, r7
 800aa66:	6023      	str	r3, [r4, #0]
 800aa68:	9b00      	ldr	r3, [sp, #0]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d040      	beq.n	800aaf2 <_malloc_r+0xfa>
 800aa70:	685a      	ldr	r2, [r3, #4]
 800aa72:	42a2      	cmp	r2, r4
 800aa74:	d133      	bne.n	800aade <_malloc_r+0xe6>
 800aa76:	2200      	movs	r2, #0
 800aa78:	605a      	str	r2, [r3, #4]
 800aa7a:	e014      	b.n	800aaa6 <_malloc_r+0xae>
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	dac5      	bge.n	800aa0c <_malloc_r+0x14>
 800aa80:	230c      	movs	r3, #12
 800aa82:	2500      	movs	r5, #0
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	0028      	movs	r0, r5
 800aa88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa8a:	6821      	ldr	r1, [r4, #0]
 800aa8c:	1bc9      	subs	r1, r1, r7
 800aa8e:	d420      	bmi.n	800aad2 <_malloc_r+0xda>
 800aa90:	290b      	cmp	r1, #11
 800aa92:	d918      	bls.n	800aac6 <_malloc_r+0xce>
 800aa94:	19e2      	adds	r2, r4, r7
 800aa96:	6027      	str	r7, [r4, #0]
 800aa98:	42a3      	cmp	r3, r4
 800aa9a:	d112      	bne.n	800aac2 <_malloc_r+0xca>
 800aa9c:	9b00      	ldr	r3, [sp, #0]
 800aa9e:	601a      	str	r2, [r3, #0]
 800aaa0:	6863      	ldr	r3, [r4, #4]
 800aaa2:	6011      	str	r1, [r2, #0]
 800aaa4:	6053      	str	r3, [r2, #4]
 800aaa6:	0030      	movs	r0, r6
 800aaa8:	0025      	movs	r5, r4
 800aaaa:	f000 f841 	bl	800ab30 <__malloc_unlock>
 800aaae:	2207      	movs	r2, #7
 800aab0:	350b      	adds	r5, #11
 800aab2:	1d23      	adds	r3, r4, #4
 800aab4:	4395      	bics	r5, r2
 800aab6:	1aea      	subs	r2, r5, r3
 800aab8:	429d      	cmp	r5, r3
 800aaba:	d0e4      	beq.n	800aa86 <_malloc_r+0x8e>
 800aabc:	1b5b      	subs	r3, r3, r5
 800aabe:	50a3      	str	r3, [r4, r2]
 800aac0:	e7e1      	b.n	800aa86 <_malloc_r+0x8e>
 800aac2:	605a      	str	r2, [r3, #4]
 800aac4:	e7ec      	b.n	800aaa0 <_malloc_r+0xa8>
 800aac6:	6862      	ldr	r2, [r4, #4]
 800aac8:	42a3      	cmp	r3, r4
 800aaca:	d1d5      	bne.n	800aa78 <_malloc_r+0x80>
 800aacc:	9b00      	ldr	r3, [sp, #0]
 800aace:	601a      	str	r2, [r3, #0]
 800aad0:	e7e9      	b.n	800aaa6 <_malloc_r+0xae>
 800aad2:	0023      	movs	r3, r4
 800aad4:	6864      	ldr	r4, [r4, #4]
 800aad6:	e7a2      	b.n	800aa1e <_malloc_r+0x26>
 800aad8:	002c      	movs	r4, r5
 800aada:	686d      	ldr	r5, [r5, #4]
 800aadc:	e7ab      	b.n	800aa36 <_malloc_r+0x3e>
 800aade:	0013      	movs	r3, r2
 800aae0:	e7c4      	b.n	800aa6c <_malloc_r+0x74>
 800aae2:	230c      	movs	r3, #12
 800aae4:	0030      	movs	r0, r6
 800aae6:	6033      	str	r3, [r6, #0]
 800aae8:	f000 f822 	bl	800ab30 <__malloc_unlock>
 800aaec:	e7cb      	b.n	800aa86 <_malloc_r+0x8e>
 800aaee:	6027      	str	r7, [r4, #0]
 800aaf0:	e7d9      	b.n	800aaa6 <_malloc_r+0xae>
 800aaf2:	605b      	str	r3, [r3, #4]
 800aaf4:	deff      	udf	#255	; 0xff
 800aaf6:	46c0      	nop			; (mov r8, r8)
 800aaf8:	20000a5c 	.word	0x20000a5c

0800aafc <__ascii_mbtowc>:
 800aafc:	b082      	sub	sp, #8
 800aafe:	2900      	cmp	r1, #0
 800ab00:	d100      	bne.n	800ab04 <__ascii_mbtowc+0x8>
 800ab02:	a901      	add	r1, sp, #4
 800ab04:	1e10      	subs	r0, r2, #0
 800ab06:	d006      	beq.n	800ab16 <__ascii_mbtowc+0x1a>
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d006      	beq.n	800ab1a <__ascii_mbtowc+0x1e>
 800ab0c:	7813      	ldrb	r3, [r2, #0]
 800ab0e:	600b      	str	r3, [r1, #0]
 800ab10:	7810      	ldrb	r0, [r2, #0]
 800ab12:	1e43      	subs	r3, r0, #1
 800ab14:	4198      	sbcs	r0, r3
 800ab16:	b002      	add	sp, #8
 800ab18:	4770      	bx	lr
 800ab1a:	2002      	movs	r0, #2
 800ab1c:	4240      	negs	r0, r0
 800ab1e:	e7fa      	b.n	800ab16 <__ascii_mbtowc+0x1a>

0800ab20 <__malloc_lock>:
 800ab20:	b510      	push	{r4, lr}
 800ab22:	4802      	ldr	r0, [pc, #8]	; (800ab2c <__malloc_lock+0xc>)
 800ab24:	f7fe fcd7 	bl	80094d6 <__retarget_lock_acquire_recursive>
 800ab28:	bd10      	pop	{r4, pc}
 800ab2a:	46c0      	nop			; (mov r8, r8)
 800ab2c:	20000a58 	.word	0x20000a58

0800ab30 <__malloc_unlock>:
 800ab30:	b510      	push	{r4, lr}
 800ab32:	4802      	ldr	r0, [pc, #8]	; (800ab3c <__malloc_unlock+0xc>)
 800ab34:	f7fe fcd0 	bl	80094d8 <__retarget_lock_release_recursive>
 800ab38:	bd10      	pop	{r4, pc}
 800ab3a:	46c0      	nop			; (mov r8, r8)
 800ab3c:	20000a58 	.word	0x20000a58

0800ab40 <_Balloc>:
 800ab40:	b570      	push	{r4, r5, r6, lr}
 800ab42:	69c5      	ldr	r5, [r0, #28]
 800ab44:	0006      	movs	r6, r0
 800ab46:	000c      	movs	r4, r1
 800ab48:	2d00      	cmp	r5, #0
 800ab4a:	d10e      	bne.n	800ab6a <_Balloc+0x2a>
 800ab4c:	2010      	movs	r0, #16
 800ab4e:	f7ff ff27 	bl	800a9a0 <malloc>
 800ab52:	1e02      	subs	r2, r0, #0
 800ab54:	61f0      	str	r0, [r6, #28]
 800ab56:	d104      	bne.n	800ab62 <_Balloc+0x22>
 800ab58:	216b      	movs	r1, #107	; 0x6b
 800ab5a:	4b19      	ldr	r3, [pc, #100]	; (800abc0 <_Balloc+0x80>)
 800ab5c:	4819      	ldr	r0, [pc, #100]	; (800abc4 <_Balloc+0x84>)
 800ab5e:	f001 f8c3 	bl	800bce8 <__assert_func>
 800ab62:	6045      	str	r5, [r0, #4]
 800ab64:	6085      	str	r5, [r0, #8]
 800ab66:	6005      	str	r5, [r0, #0]
 800ab68:	60c5      	str	r5, [r0, #12]
 800ab6a:	69f5      	ldr	r5, [r6, #28]
 800ab6c:	68eb      	ldr	r3, [r5, #12]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d013      	beq.n	800ab9a <_Balloc+0x5a>
 800ab72:	69f3      	ldr	r3, [r6, #28]
 800ab74:	00a2      	lsls	r2, r4, #2
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	189b      	adds	r3, r3, r2
 800ab7a:	6818      	ldr	r0, [r3, #0]
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	d118      	bne.n	800abb2 <_Balloc+0x72>
 800ab80:	2101      	movs	r1, #1
 800ab82:	000d      	movs	r5, r1
 800ab84:	40a5      	lsls	r5, r4
 800ab86:	1d6a      	adds	r2, r5, #5
 800ab88:	0030      	movs	r0, r6
 800ab8a:	0092      	lsls	r2, r2, #2
 800ab8c:	f001 f8ca 	bl	800bd24 <_calloc_r>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	d00c      	beq.n	800abae <_Balloc+0x6e>
 800ab94:	6044      	str	r4, [r0, #4]
 800ab96:	6085      	str	r5, [r0, #8]
 800ab98:	e00d      	b.n	800abb6 <_Balloc+0x76>
 800ab9a:	2221      	movs	r2, #33	; 0x21
 800ab9c:	2104      	movs	r1, #4
 800ab9e:	0030      	movs	r0, r6
 800aba0:	f001 f8c0 	bl	800bd24 <_calloc_r>
 800aba4:	69f3      	ldr	r3, [r6, #28]
 800aba6:	60e8      	str	r0, [r5, #12]
 800aba8:	68db      	ldr	r3, [r3, #12]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1e1      	bne.n	800ab72 <_Balloc+0x32>
 800abae:	2000      	movs	r0, #0
 800abb0:	bd70      	pop	{r4, r5, r6, pc}
 800abb2:	6802      	ldr	r2, [r0, #0]
 800abb4:	601a      	str	r2, [r3, #0]
 800abb6:	2300      	movs	r3, #0
 800abb8:	6103      	str	r3, [r0, #16]
 800abba:	60c3      	str	r3, [r0, #12]
 800abbc:	e7f8      	b.n	800abb0 <_Balloc+0x70>
 800abbe:	46c0      	nop			; (mov r8, r8)
 800abc0:	0800c127 	.word	0x0800c127
 800abc4:	0800c207 	.word	0x0800c207

0800abc8 <_Bfree>:
 800abc8:	b570      	push	{r4, r5, r6, lr}
 800abca:	69c6      	ldr	r6, [r0, #28]
 800abcc:	0005      	movs	r5, r0
 800abce:	000c      	movs	r4, r1
 800abd0:	2e00      	cmp	r6, #0
 800abd2:	d10e      	bne.n	800abf2 <_Bfree+0x2a>
 800abd4:	2010      	movs	r0, #16
 800abd6:	f7ff fee3 	bl	800a9a0 <malloc>
 800abda:	1e02      	subs	r2, r0, #0
 800abdc:	61e8      	str	r0, [r5, #28]
 800abde:	d104      	bne.n	800abea <_Bfree+0x22>
 800abe0:	218f      	movs	r1, #143	; 0x8f
 800abe2:	4b09      	ldr	r3, [pc, #36]	; (800ac08 <_Bfree+0x40>)
 800abe4:	4809      	ldr	r0, [pc, #36]	; (800ac0c <_Bfree+0x44>)
 800abe6:	f001 f87f 	bl	800bce8 <__assert_func>
 800abea:	6046      	str	r6, [r0, #4]
 800abec:	6086      	str	r6, [r0, #8]
 800abee:	6006      	str	r6, [r0, #0]
 800abf0:	60c6      	str	r6, [r0, #12]
 800abf2:	2c00      	cmp	r4, #0
 800abf4:	d007      	beq.n	800ac06 <_Bfree+0x3e>
 800abf6:	69eb      	ldr	r3, [r5, #28]
 800abf8:	6862      	ldr	r2, [r4, #4]
 800abfa:	68db      	ldr	r3, [r3, #12]
 800abfc:	0092      	lsls	r2, r2, #2
 800abfe:	189b      	adds	r3, r3, r2
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	6022      	str	r2, [r4, #0]
 800ac04:	601c      	str	r4, [r3, #0]
 800ac06:	bd70      	pop	{r4, r5, r6, pc}
 800ac08:	0800c127 	.word	0x0800c127
 800ac0c:	0800c207 	.word	0x0800c207

0800ac10 <__multadd>:
 800ac10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac12:	000e      	movs	r6, r1
 800ac14:	9001      	str	r0, [sp, #4]
 800ac16:	000c      	movs	r4, r1
 800ac18:	001d      	movs	r5, r3
 800ac1a:	2000      	movs	r0, #0
 800ac1c:	690f      	ldr	r7, [r1, #16]
 800ac1e:	3614      	adds	r6, #20
 800ac20:	6833      	ldr	r3, [r6, #0]
 800ac22:	3001      	adds	r0, #1
 800ac24:	b299      	uxth	r1, r3
 800ac26:	4351      	muls	r1, r2
 800ac28:	0c1b      	lsrs	r3, r3, #16
 800ac2a:	4353      	muls	r3, r2
 800ac2c:	1949      	adds	r1, r1, r5
 800ac2e:	0c0d      	lsrs	r5, r1, #16
 800ac30:	195b      	adds	r3, r3, r5
 800ac32:	0c1d      	lsrs	r5, r3, #16
 800ac34:	b289      	uxth	r1, r1
 800ac36:	041b      	lsls	r3, r3, #16
 800ac38:	185b      	adds	r3, r3, r1
 800ac3a:	c608      	stmia	r6!, {r3}
 800ac3c:	4287      	cmp	r7, r0
 800ac3e:	dcef      	bgt.n	800ac20 <__multadd+0x10>
 800ac40:	2d00      	cmp	r5, #0
 800ac42:	d022      	beq.n	800ac8a <__multadd+0x7a>
 800ac44:	68a3      	ldr	r3, [r4, #8]
 800ac46:	42bb      	cmp	r3, r7
 800ac48:	dc19      	bgt.n	800ac7e <__multadd+0x6e>
 800ac4a:	6861      	ldr	r1, [r4, #4]
 800ac4c:	9801      	ldr	r0, [sp, #4]
 800ac4e:	3101      	adds	r1, #1
 800ac50:	f7ff ff76 	bl	800ab40 <_Balloc>
 800ac54:	1e06      	subs	r6, r0, #0
 800ac56:	d105      	bne.n	800ac64 <__multadd+0x54>
 800ac58:	0032      	movs	r2, r6
 800ac5a:	21ba      	movs	r1, #186	; 0xba
 800ac5c:	4b0c      	ldr	r3, [pc, #48]	; (800ac90 <__multadd+0x80>)
 800ac5e:	480d      	ldr	r0, [pc, #52]	; (800ac94 <__multadd+0x84>)
 800ac60:	f001 f842 	bl	800bce8 <__assert_func>
 800ac64:	0021      	movs	r1, r4
 800ac66:	6922      	ldr	r2, [r4, #16]
 800ac68:	310c      	adds	r1, #12
 800ac6a:	3202      	adds	r2, #2
 800ac6c:	0092      	lsls	r2, r2, #2
 800ac6e:	300c      	adds	r0, #12
 800ac70:	f7fe fc3e 	bl	80094f0 <memcpy>
 800ac74:	0021      	movs	r1, r4
 800ac76:	9801      	ldr	r0, [sp, #4]
 800ac78:	f7ff ffa6 	bl	800abc8 <_Bfree>
 800ac7c:	0034      	movs	r4, r6
 800ac7e:	1d3b      	adds	r3, r7, #4
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	18e3      	adds	r3, r4, r3
 800ac84:	605d      	str	r5, [r3, #4]
 800ac86:	1c7b      	adds	r3, r7, #1
 800ac88:	6123      	str	r3, [r4, #16]
 800ac8a:	0020      	movs	r0, r4
 800ac8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac8e:	46c0      	nop			; (mov r8, r8)
 800ac90:	0800c196 	.word	0x0800c196
 800ac94:	0800c207 	.word	0x0800c207

0800ac98 <__s2b>:
 800ac98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac9a:	0006      	movs	r6, r0
 800ac9c:	0018      	movs	r0, r3
 800ac9e:	000c      	movs	r4, r1
 800aca0:	3008      	adds	r0, #8
 800aca2:	2109      	movs	r1, #9
 800aca4:	9301      	str	r3, [sp, #4]
 800aca6:	0015      	movs	r5, r2
 800aca8:	f7f5 fad4 	bl	8000254 <__divsi3>
 800acac:	2301      	movs	r3, #1
 800acae:	2100      	movs	r1, #0
 800acb0:	4283      	cmp	r3, r0
 800acb2:	db0a      	blt.n	800acca <__s2b+0x32>
 800acb4:	0030      	movs	r0, r6
 800acb6:	f7ff ff43 	bl	800ab40 <_Balloc>
 800acba:	1e01      	subs	r1, r0, #0
 800acbc:	d108      	bne.n	800acd0 <__s2b+0x38>
 800acbe:	000a      	movs	r2, r1
 800acc0:	4b19      	ldr	r3, [pc, #100]	; (800ad28 <__s2b+0x90>)
 800acc2:	481a      	ldr	r0, [pc, #104]	; (800ad2c <__s2b+0x94>)
 800acc4:	31d3      	adds	r1, #211	; 0xd3
 800acc6:	f001 f80f 	bl	800bce8 <__assert_func>
 800acca:	005b      	lsls	r3, r3, #1
 800accc:	3101      	adds	r1, #1
 800acce:	e7ef      	b.n	800acb0 <__s2b+0x18>
 800acd0:	9b08      	ldr	r3, [sp, #32]
 800acd2:	6143      	str	r3, [r0, #20]
 800acd4:	2301      	movs	r3, #1
 800acd6:	6103      	str	r3, [r0, #16]
 800acd8:	2d09      	cmp	r5, #9
 800acda:	dd18      	ble.n	800ad0e <__s2b+0x76>
 800acdc:	0023      	movs	r3, r4
 800acde:	3309      	adds	r3, #9
 800ace0:	001f      	movs	r7, r3
 800ace2:	9300      	str	r3, [sp, #0]
 800ace4:	1964      	adds	r4, r4, r5
 800ace6:	783b      	ldrb	r3, [r7, #0]
 800ace8:	220a      	movs	r2, #10
 800acea:	0030      	movs	r0, r6
 800acec:	3b30      	subs	r3, #48	; 0x30
 800acee:	f7ff ff8f 	bl	800ac10 <__multadd>
 800acf2:	3701      	adds	r7, #1
 800acf4:	0001      	movs	r1, r0
 800acf6:	42a7      	cmp	r7, r4
 800acf8:	d1f5      	bne.n	800ace6 <__s2b+0x4e>
 800acfa:	002c      	movs	r4, r5
 800acfc:	9b00      	ldr	r3, [sp, #0]
 800acfe:	3c08      	subs	r4, #8
 800ad00:	191c      	adds	r4, r3, r4
 800ad02:	002f      	movs	r7, r5
 800ad04:	9b01      	ldr	r3, [sp, #4]
 800ad06:	429f      	cmp	r7, r3
 800ad08:	db04      	blt.n	800ad14 <__s2b+0x7c>
 800ad0a:	0008      	movs	r0, r1
 800ad0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad0e:	2509      	movs	r5, #9
 800ad10:	340a      	adds	r4, #10
 800ad12:	e7f6      	b.n	800ad02 <__s2b+0x6a>
 800ad14:	1b63      	subs	r3, r4, r5
 800ad16:	5ddb      	ldrb	r3, [r3, r7]
 800ad18:	220a      	movs	r2, #10
 800ad1a:	0030      	movs	r0, r6
 800ad1c:	3b30      	subs	r3, #48	; 0x30
 800ad1e:	f7ff ff77 	bl	800ac10 <__multadd>
 800ad22:	3701      	adds	r7, #1
 800ad24:	0001      	movs	r1, r0
 800ad26:	e7ed      	b.n	800ad04 <__s2b+0x6c>
 800ad28:	0800c196 	.word	0x0800c196
 800ad2c:	0800c207 	.word	0x0800c207

0800ad30 <__hi0bits>:
 800ad30:	0003      	movs	r3, r0
 800ad32:	0c02      	lsrs	r2, r0, #16
 800ad34:	2000      	movs	r0, #0
 800ad36:	4282      	cmp	r2, r0
 800ad38:	d101      	bne.n	800ad3e <__hi0bits+0xe>
 800ad3a:	041b      	lsls	r3, r3, #16
 800ad3c:	3010      	adds	r0, #16
 800ad3e:	0e1a      	lsrs	r2, r3, #24
 800ad40:	d101      	bne.n	800ad46 <__hi0bits+0x16>
 800ad42:	3008      	adds	r0, #8
 800ad44:	021b      	lsls	r3, r3, #8
 800ad46:	0f1a      	lsrs	r2, r3, #28
 800ad48:	d101      	bne.n	800ad4e <__hi0bits+0x1e>
 800ad4a:	3004      	adds	r0, #4
 800ad4c:	011b      	lsls	r3, r3, #4
 800ad4e:	0f9a      	lsrs	r2, r3, #30
 800ad50:	d101      	bne.n	800ad56 <__hi0bits+0x26>
 800ad52:	3002      	adds	r0, #2
 800ad54:	009b      	lsls	r3, r3, #2
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	db03      	blt.n	800ad62 <__hi0bits+0x32>
 800ad5a:	3001      	adds	r0, #1
 800ad5c:	005b      	lsls	r3, r3, #1
 800ad5e:	d400      	bmi.n	800ad62 <__hi0bits+0x32>
 800ad60:	2020      	movs	r0, #32
 800ad62:	4770      	bx	lr

0800ad64 <__lo0bits>:
 800ad64:	6803      	ldr	r3, [r0, #0]
 800ad66:	0001      	movs	r1, r0
 800ad68:	2207      	movs	r2, #7
 800ad6a:	0018      	movs	r0, r3
 800ad6c:	4010      	ands	r0, r2
 800ad6e:	4213      	tst	r3, r2
 800ad70:	d00d      	beq.n	800ad8e <__lo0bits+0x2a>
 800ad72:	3a06      	subs	r2, #6
 800ad74:	2000      	movs	r0, #0
 800ad76:	4213      	tst	r3, r2
 800ad78:	d105      	bne.n	800ad86 <__lo0bits+0x22>
 800ad7a:	3002      	adds	r0, #2
 800ad7c:	4203      	tst	r3, r0
 800ad7e:	d003      	beq.n	800ad88 <__lo0bits+0x24>
 800ad80:	40d3      	lsrs	r3, r2
 800ad82:	0010      	movs	r0, r2
 800ad84:	600b      	str	r3, [r1, #0]
 800ad86:	4770      	bx	lr
 800ad88:	089b      	lsrs	r3, r3, #2
 800ad8a:	600b      	str	r3, [r1, #0]
 800ad8c:	e7fb      	b.n	800ad86 <__lo0bits+0x22>
 800ad8e:	b29a      	uxth	r2, r3
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	d101      	bne.n	800ad98 <__lo0bits+0x34>
 800ad94:	2010      	movs	r0, #16
 800ad96:	0c1b      	lsrs	r3, r3, #16
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	2a00      	cmp	r2, #0
 800ad9c:	d101      	bne.n	800ada2 <__lo0bits+0x3e>
 800ad9e:	3008      	adds	r0, #8
 800ada0:	0a1b      	lsrs	r3, r3, #8
 800ada2:	071a      	lsls	r2, r3, #28
 800ada4:	d101      	bne.n	800adaa <__lo0bits+0x46>
 800ada6:	3004      	adds	r0, #4
 800ada8:	091b      	lsrs	r3, r3, #4
 800adaa:	079a      	lsls	r2, r3, #30
 800adac:	d101      	bne.n	800adb2 <__lo0bits+0x4e>
 800adae:	3002      	adds	r0, #2
 800adb0:	089b      	lsrs	r3, r3, #2
 800adb2:	07da      	lsls	r2, r3, #31
 800adb4:	d4e9      	bmi.n	800ad8a <__lo0bits+0x26>
 800adb6:	3001      	adds	r0, #1
 800adb8:	085b      	lsrs	r3, r3, #1
 800adba:	d1e6      	bne.n	800ad8a <__lo0bits+0x26>
 800adbc:	2020      	movs	r0, #32
 800adbe:	e7e2      	b.n	800ad86 <__lo0bits+0x22>

0800adc0 <__i2b>:
 800adc0:	b510      	push	{r4, lr}
 800adc2:	000c      	movs	r4, r1
 800adc4:	2101      	movs	r1, #1
 800adc6:	f7ff febb 	bl	800ab40 <_Balloc>
 800adca:	2800      	cmp	r0, #0
 800adcc:	d107      	bne.n	800adde <__i2b+0x1e>
 800adce:	2146      	movs	r1, #70	; 0x46
 800add0:	4c05      	ldr	r4, [pc, #20]	; (800ade8 <__i2b+0x28>)
 800add2:	0002      	movs	r2, r0
 800add4:	4b05      	ldr	r3, [pc, #20]	; (800adec <__i2b+0x2c>)
 800add6:	0020      	movs	r0, r4
 800add8:	31ff      	adds	r1, #255	; 0xff
 800adda:	f000 ff85 	bl	800bce8 <__assert_func>
 800adde:	2301      	movs	r3, #1
 800ade0:	6144      	str	r4, [r0, #20]
 800ade2:	6103      	str	r3, [r0, #16]
 800ade4:	bd10      	pop	{r4, pc}
 800ade6:	46c0      	nop			; (mov r8, r8)
 800ade8:	0800c207 	.word	0x0800c207
 800adec:	0800c196 	.word	0x0800c196

0800adf0 <__multiply>:
 800adf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adf2:	0015      	movs	r5, r2
 800adf4:	690a      	ldr	r2, [r1, #16]
 800adf6:	692b      	ldr	r3, [r5, #16]
 800adf8:	000c      	movs	r4, r1
 800adfa:	b08b      	sub	sp, #44	; 0x2c
 800adfc:	429a      	cmp	r2, r3
 800adfe:	da01      	bge.n	800ae04 <__multiply+0x14>
 800ae00:	002c      	movs	r4, r5
 800ae02:	000d      	movs	r5, r1
 800ae04:	6927      	ldr	r7, [r4, #16]
 800ae06:	692e      	ldr	r6, [r5, #16]
 800ae08:	6861      	ldr	r1, [r4, #4]
 800ae0a:	19bb      	adds	r3, r7, r6
 800ae0c:	9303      	str	r3, [sp, #12]
 800ae0e:	68a3      	ldr	r3, [r4, #8]
 800ae10:	19ba      	adds	r2, r7, r6
 800ae12:	4293      	cmp	r3, r2
 800ae14:	da00      	bge.n	800ae18 <__multiply+0x28>
 800ae16:	3101      	adds	r1, #1
 800ae18:	f7ff fe92 	bl	800ab40 <_Balloc>
 800ae1c:	9002      	str	r0, [sp, #8]
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	d106      	bne.n	800ae30 <__multiply+0x40>
 800ae22:	21b1      	movs	r1, #177	; 0xb1
 800ae24:	4b48      	ldr	r3, [pc, #288]	; (800af48 <__multiply+0x158>)
 800ae26:	4849      	ldr	r0, [pc, #292]	; (800af4c <__multiply+0x15c>)
 800ae28:	9a02      	ldr	r2, [sp, #8]
 800ae2a:	0049      	lsls	r1, r1, #1
 800ae2c:	f000 ff5c 	bl	800bce8 <__assert_func>
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	2200      	movs	r2, #0
 800ae34:	3314      	adds	r3, #20
 800ae36:	469c      	mov	ip, r3
 800ae38:	19bb      	adds	r3, r7, r6
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	4463      	add	r3, ip
 800ae3e:	9304      	str	r3, [sp, #16]
 800ae40:	4663      	mov	r3, ip
 800ae42:	9904      	ldr	r1, [sp, #16]
 800ae44:	428b      	cmp	r3, r1
 800ae46:	d32a      	bcc.n	800ae9e <__multiply+0xae>
 800ae48:	0023      	movs	r3, r4
 800ae4a:	00bf      	lsls	r7, r7, #2
 800ae4c:	3314      	adds	r3, #20
 800ae4e:	3514      	adds	r5, #20
 800ae50:	9308      	str	r3, [sp, #32]
 800ae52:	00b6      	lsls	r6, r6, #2
 800ae54:	19db      	adds	r3, r3, r7
 800ae56:	9305      	str	r3, [sp, #20]
 800ae58:	19ab      	adds	r3, r5, r6
 800ae5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ae5c:	2304      	movs	r3, #4
 800ae5e:	9306      	str	r3, [sp, #24]
 800ae60:	0023      	movs	r3, r4
 800ae62:	9a05      	ldr	r2, [sp, #20]
 800ae64:	3315      	adds	r3, #21
 800ae66:	9501      	str	r5, [sp, #4]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d305      	bcc.n	800ae78 <__multiply+0x88>
 800ae6c:	1b13      	subs	r3, r2, r4
 800ae6e:	3b15      	subs	r3, #21
 800ae70:	089b      	lsrs	r3, r3, #2
 800ae72:	3301      	adds	r3, #1
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	9306      	str	r3, [sp, #24]
 800ae78:	9b01      	ldr	r3, [sp, #4]
 800ae7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d310      	bcc.n	800aea2 <__multiply+0xb2>
 800ae80:	9b03      	ldr	r3, [sp, #12]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	dd05      	ble.n	800ae92 <__multiply+0xa2>
 800ae86:	9b04      	ldr	r3, [sp, #16]
 800ae88:	3b04      	subs	r3, #4
 800ae8a:	9304      	str	r3, [sp, #16]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d056      	beq.n	800af40 <__multiply+0x150>
 800ae92:	9b02      	ldr	r3, [sp, #8]
 800ae94:	9a03      	ldr	r2, [sp, #12]
 800ae96:	0018      	movs	r0, r3
 800ae98:	611a      	str	r2, [r3, #16]
 800ae9a:	b00b      	add	sp, #44	; 0x2c
 800ae9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae9e:	c304      	stmia	r3!, {r2}
 800aea0:	e7cf      	b.n	800ae42 <__multiply+0x52>
 800aea2:	9b01      	ldr	r3, [sp, #4]
 800aea4:	6818      	ldr	r0, [r3, #0]
 800aea6:	b280      	uxth	r0, r0
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	d01e      	beq.n	800aeea <__multiply+0xfa>
 800aeac:	4667      	mov	r7, ip
 800aeae:	2500      	movs	r5, #0
 800aeb0:	9e08      	ldr	r6, [sp, #32]
 800aeb2:	ce02      	ldmia	r6!, {r1}
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	9307      	str	r3, [sp, #28]
 800aeb8:	b28b      	uxth	r3, r1
 800aeba:	4343      	muls	r3, r0
 800aebc:	001a      	movs	r2, r3
 800aebe:	466b      	mov	r3, sp
 800aec0:	8b9b      	ldrh	r3, [r3, #28]
 800aec2:	18d3      	adds	r3, r2, r3
 800aec4:	195b      	adds	r3, r3, r5
 800aec6:	0c0d      	lsrs	r5, r1, #16
 800aec8:	4345      	muls	r5, r0
 800aeca:	9a07      	ldr	r2, [sp, #28]
 800aecc:	0c11      	lsrs	r1, r2, #16
 800aece:	1869      	adds	r1, r5, r1
 800aed0:	0c1a      	lsrs	r2, r3, #16
 800aed2:	188a      	adds	r2, r1, r2
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	0c15      	lsrs	r5, r2, #16
 800aed8:	0412      	lsls	r2, r2, #16
 800aeda:	431a      	orrs	r2, r3
 800aedc:	9b05      	ldr	r3, [sp, #20]
 800aede:	c704      	stmia	r7!, {r2}
 800aee0:	42b3      	cmp	r3, r6
 800aee2:	d8e6      	bhi.n	800aeb2 <__multiply+0xc2>
 800aee4:	4663      	mov	r3, ip
 800aee6:	9a06      	ldr	r2, [sp, #24]
 800aee8:	509d      	str	r5, [r3, r2]
 800aeea:	9b01      	ldr	r3, [sp, #4]
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	0c00      	lsrs	r0, r0, #16
 800aef0:	d020      	beq.n	800af34 <__multiply+0x144>
 800aef2:	4663      	mov	r3, ip
 800aef4:	0025      	movs	r5, r4
 800aef6:	4661      	mov	r1, ip
 800aef8:	2700      	movs	r7, #0
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	3514      	adds	r5, #20
 800aefe:	682a      	ldr	r2, [r5, #0]
 800af00:	680e      	ldr	r6, [r1, #0]
 800af02:	b292      	uxth	r2, r2
 800af04:	4342      	muls	r2, r0
 800af06:	0c36      	lsrs	r6, r6, #16
 800af08:	1992      	adds	r2, r2, r6
 800af0a:	19d2      	adds	r2, r2, r7
 800af0c:	0416      	lsls	r6, r2, #16
 800af0e:	b29b      	uxth	r3, r3
 800af10:	431e      	orrs	r6, r3
 800af12:	600e      	str	r6, [r1, #0]
 800af14:	cd40      	ldmia	r5!, {r6}
 800af16:	684b      	ldr	r3, [r1, #4]
 800af18:	0c36      	lsrs	r6, r6, #16
 800af1a:	4346      	muls	r6, r0
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	0c12      	lsrs	r2, r2, #16
 800af20:	18f3      	adds	r3, r6, r3
 800af22:	189b      	adds	r3, r3, r2
 800af24:	9a05      	ldr	r2, [sp, #20]
 800af26:	0c1f      	lsrs	r7, r3, #16
 800af28:	3104      	adds	r1, #4
 800af2a:	42aa      	cmp	r2, r5
 800af2c:	d8e7      	bhi.n	800aefe <__multiply+0x10e>
 800af2e:	4662      	mov	r2, ip
 800af30:	9906      	ldr	r1, [sp, #24]
 800af32:	5053      	str	r3, [r2, r1]
 800af34:	9b01      	ldr	r3, [sp, #4]
 800af36:	3304      	adds	r3, #4
 800af38:	9301      	str	r3, [sp, #4]
 800af3a:	2304      	movs	r3, #4
 800af3c:	449c      	add	ip, r3
 800af3e:	e79b      	b.n	800ae78 <__multiply+0x88>
 800af40:	9b03      	ldr	r3, [sp, #12]
 800af42:	3b01      	subs	r3, #1
 800af44:	9303      	str	r3, [sp, #12]
 800af46:	e79b      	b.n	800ae80 <__multiply+0x90>
 800af48:	0800c196 	.word	0x0800c196
 800af4c:	0800c207 	.word	0x0800c207

0800af50 <__pow5mult>:
 800af50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af52:	2303      	movs	r3, #3
 800af54:	0015      	movs	r5, r2
 800af56:	0007      	movs	r7, r0
 800af58:	000e      	movs	r6, r1
 800af5a:	401a      	ands	r2, r3
 800af5c:	421d      	tst	r5, r3
 800af5e:	d008      	beq.n	800af72 <__pow5mult+0x22>
 800af60:	4925      	ldr	r1, [pc, #148]	; (800aff8 <__pow5mult+0xa8>)
 800af62:	3a01      	subs	r2, #1
 800af64:	0092      	lsls	r2, r2, #2
 800af66:	5852      	ldr	r2, [r2, r1]
 800af68:	2300      	movs	r3, #0
 800af6a:	0031      	movs	r1, r6
 800af6c:	f7ff fe50 	bl	800ac10 <__multadd>
 800af70:	0006      	movs	r6, r0
 800af72:	10ad      	asrs	r5, r5, #2
 800af74:	d03d      	beq.n	800aff2 <__pow5mult+0xa2>
 800af76:	69fc      	ldr	r4, [r7, #28]
 800af78:	2c00      	cmp	r4, #0
 800af7a:	d10f      	bne.n	800af9c <__pow5mult+0x4c>
 800af7c:	2010      	movs	r0, #16
 800af7e:	f7ff fd0f 	bl	800a9a0 <malloc>
 800af82:	1e02      	subs	r2, r0, #0
 800af84:	61f8      	str	r0, [r7, #28]
 800af86:	d105      	bne.n	800af94 <__pow5mult+0x44>
 800af88:	21b4      	movs	r1, #180	; 0xb4
 800af8a:	4b1c      	ldr	r3, [pc, #112]	; (800affc <__pow5mult+0xac>)
 800af8c:	481c      	ldr	r0, [pc, #112]	; (800b000 <__pow5mult+0xb0>)
 800af8e:	31ff      	adds	r1, #255	; 0xff
 800af90:	f000 feaa 	bl	800bce8 <__assert_func>
 800af94:	6044      	str	r4, [r0, #4]
 800af96:	6084      	str	r4, [r0, #8]
 800af98:	6004      	str	r4, [r0, #0]
 800af9a:	60c4      	str	r4, [r0, #12]
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	689c      	ldr	r4, [r3, #8]
 800afa0:	9301      	str	r3, [sp, #4]
 800afa2:	2c00      	cmp	r4, #0
 800afa4:	d108      	bne.n	800afb8 <__pow5mult+0x68>
 800afa6:	0038      	movs	r0, r7
 800afa8:	4916      	ldr	r1, [pc, #88]	; (800b004 <__pow5mult+0xb4>)
 800afaa:	f7ff ff09 	bl	800adc0 <__i2b>
 800afae:	9b01      	ldr	r3, [sp, #4]
 800afb0:	0004      	movs	r4, r0
 800afb2:	6098      	str	r0, [r3, #8]
 800afb4:	2300      	movs	r3, #0
 800afb6:	6003      	str	r3, [r0, #0]
 800afb8:	2301      	movs	r3, #1
 800afba:	421d      	tst	r5, r3
 800afbc:	d00a      	beq.n	800afd4 <__pow5mult+0x84>
 800afbe:	0031      	movs	r1, r6
 800afc0:	0022      	movs	r2, r4
 800afc2:	0038      	movs	r0, r7
 800afc4:	f7ff ff14 	bl	800adf0 <__multiply>
 800afc8:	0031      	movs	r1, r6
 800afca:	9001      	str	r0, [sp, #4]
 800afcc:	0038      	movs	r0, r7
 800afce:	f7ff fdfb 	bl	800abc8 <_Bfree>
 800afd2:	9e01      	ldr	r6, [sp, #4]
 800afd4:	106d      	asrs	r5, r5, #1
 800afd6:	d00c      	beq.n	800aff2 <__pow5mult+0xa2>
 800afd8:	6820      	ldr	r0, [r4, #0]
 800afda:	2800      	cmp	r0, #0
 800afdc:	d107      	bne.n	800afee <__pow5mult+0x9e>
 800afde:	0022      	movs	r2, r4
 800afe0:	0021      	movs	r1, r4
 800afe2:	0038      	movs	r0, r7
 800afe4:	f7ff ff04 	bl	800adf0 <__multiply>
 800afe8:	2300      	movs	r3, #0
 800afea:	6020      	str	r0, [r4, #0]
 800afec:	6003      	str	r3, [r0, #0]
 800afee:	0004      	movs	r4, r0
 800aff0:	e7e2      	b.n	800afb8 <__pow5mult+0x68>
 800aff2:	0030      	movs	r0, r6
 800aff4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aff6:	46c0      	nop			; (mov r8, r8)
 800aff8:	0800c350 	.word	0x0800c350
 800affc:	0800c127 	.word	0x0800c127
 800b000:	0800c207 	.word	0x0800c207
 800b004:	00000271 	.word	0x00000271

0800b008 <__lshift>:
 800b008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b00a:	000c      	movs	r4, r1
 800b00c:	0017      	movs	r7, r2
 800b00e:	6923      	ldr	r3, [r4, #16]
 800b010:	1155      	asrs	r5, r2, #5
 800b012:	b087      	sub	sp, #28
 800b014:	18eb      	adds	r3, r5, r3
 800b016:	9302      	str	r3, [sp, #8]
 800b018:	3301      	adds	r3, #1
 800b01a:	9301      	str	r3, [sp, #4]
 800b01c:	6849      	ldr	r1, [r1, #4]
 800b01e:	68a3      	ldr	r3, [r4, #8]
 800b020:	9004      	str	r0, [sp, #16]
 800b022:	9a01      	ldr	r2, [sp, #4]
 800b024:	4293      	cmp	r3, r2
 800b026:	db10      	blt.n	800b04a <__lshift+0x42>
 800b028:	9804      	ldr	r0, [sp, #16]
 800b02a:	f7ff fd89 	bl	800ab40 <_Balloc>
 800b02e:	2300      	movs	r3, #0
 800b030:	0002      	movs	r2, r0
 800b032:	0006      	movs	r6, r0
 800b034:	0019      	movs	r1, r3
 800b036:	3214      	adds	r2, #20
 800b038:	4298      	cmp	r0, r3
 800b03a:	d10c      	bne.n	800b056 <__lshift+0x4e>
 800b03c:	31df      	adds	r1, #223	; 0xdf
 800b03e:	0032      	movs	r2, r6
 800b040:	4b26      	ldr	r3, [pc, #152]	; (800b0dc <__lshift+0xd4>)
 800b042:	4827      	ldr	r0, [pc, #156]	; (800b0e0 <__lshift+0xd8>)
 800b044:	31ff      	adds	r1, #255	; 0xff
 800b046:	f000 fe4f 	bl	800bce8 <__assert_func>
 800b04a:	3101      	adds	r1, #1
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	e7e8      	b.n	800b022 <__lshift+0x1a>
 800b050:	0098      	lsls	r0, r3, #2
 800b052:	5011      	str	r1, [r2, r0]
 800b054:	3301      	adds	r3, #1
 800b056:	42ab      	cmp	r3, r5
 800b058:	dbfa      	blt.n	800b050 <__lshift+0x48>
 800b05a:	43eb      	mvns	r3, r5
 800b05c:	17db      	asrs	r3, r3, #31
 800b05e:	401d      	ands	r5, r3
 800b060:	211f      	movs	r1, #31
 800b062:	0023      	movs	r3, r4
 800b064:	0038      	movs	r0, r7
 800b066:	00ad      	lsls	r5, r5, #2
 800b068:	1955      	adds	r5, r2, r5
 800b06a:	6922      	ldr	r2, [r4, #16]
 800b06c:	3314      	adds	r3, #20
 800b06e:	0092      	lsls	r2, r2, #2
 800b070:	4008      	ands	r0, r1
 800b072:	4684      	mov	ip, r0
 800b074:	189a      	adds	r2, r3, r2
 800b076:	420f      	tst	r7, r1
 800b078:	d02a      	beq.n	800b0d0 <__lshift+0xc8>
 800b07a:	3101      	adds	r1, #1
 800b07c:	1a09      	subs	r1, r1, r0
 800b07e:	9105      	str	r1, [sp, #20]
 800b080:	2100      	movs	r1, #0
 800b082:	9503      	str	r5, [sp, #12]
 800b084:	4667      	mov	r7, ip
 800b086:	6818      	ldr	r0, [r3, #0]
 800b088:	40b8      	lsls	r0, r7
 800b08a:	4308      	orrs	r0, r1
 800b08c:	9903      	ldr	r1, [sp, #12]
 800b08e:	c101      	stmia	r1!, {r0}
 800b090:	9103      	str	r1, [sp, #12]
 800b092:	9805      	ldr	r0, [sp, #20]
 800b094:	cb02      	ldmia	r3!, {r1}
 800b096:	40c1      	lsrs	r1, r0
 800b098:	429a      	cmp	r2, r3
 800b09a:	d8f3      	bhi.n	800b084 <__lshift+0x7c>
 800b09c:	0020      	movs	r0, r4
 800b09e:	3015      	adds	r0, #21
 800b0a0:	2304      	movs	r3, #4
 800b0a2:	4282      	cmp	r2, r0
 800b0a4:	d304      	bcc.n	800b0b0 <__lshift+0xa8>
 800b0a6:	1b13      	subs	r3, r2, r4
 800b0a8:	3b15      	subs	r3, #21
 800b0aa:	089b      	lsrs	r3, r3, #2
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	009b      	lsls	r3, r3, #2
 800b0b0:	50e9      	str	r1, [r5, r3]
 800b0b2:	2900      	cmp	r1, #0
 800b0b4:	d002      	beq.n	800b0bc <__lshift+0xb4>
 800b0b6:	9b02      	ldr	r3, [sp, #8]
 800b0b8:	3302      	adds	r3, #2
 800b0ba:	9301      	str	r3, [sp, #4]
 800b0bc:	9b01      	ldr	r3, [sp, #4]
 800b0be:	9804      	ldr	r0, [sp, #16]
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	0021      	movs	r1, r4
 800b0c4:	6133      	str	r3, [r6, #16]
 800b0c6:	f7ff fd7f 	bl	800abc8 <_Bfree>
 800b0ca:	0030      	movs	r0, r6
 800b0cc:	b007      	add	sp, #28
 800b0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0d0:	cb02      	ldmia	r3!, {r1}
 800b0d2:	c502      	stmia	r5!, {r1}
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d8fb      	bhi.n	800b0d0 <__lshift+0xc8>
 800b0d8:	e7f0      	b.n	800b0bc <__lshift+0xb4>
 800b0da:	46c0      	nop			; (mov r8, r8)
 800b0dc:	0800c196 	.word	0x0800c196
 800b0e0:	0800c207 	.word	0x0800c207

0800b0e4 <__mcmp>:
 800b0e4:	b530      	push	{r4, r5, lr}
 800b0e6:	690b      	ldr	r3, [r1, #16]
 800b0e8:	6904      	ldr	r4, [r0, #16]
 800b0ea:	0002      	movs	r2, r0
 800b0ec:	1ae0      	subs	r0, r4, r3
 800b0ee:	429c      	cmp	r4, r3
 800b0f0:	d10e      	bne.n	800b110 <__mcmp+0x2c>
 800b0f2:	3214      	adds	r2, #20
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	3114      	adds	r1, #20
 800b0f8:	0014      	movs	r4, r2
 800b0fa:	18c9      	adds	r1, r1, r3
 800b0fc:	18d2      	adds	r2, r2, r3
 800b0fe:	3a04      	subs	r2, #4
 800b100:	3904      	subs	r1, #4
 800b102:	6815      	ldr	r5, [r2, #0]
 800b104:	680b      	ldr	r3, [r1, #0]
 800b106:	429d      	cmp	r5, r3
 800b108:	d003      	beq.n	800b112 <__mcmp+0x2e>
 800b10a:	2001      	movs	r0, #1
 800b10c:	429d      	cmp	r5, r3
 800b10e:	d303      	bcc.n	800b118 <__mcmp+0x34>
 800b110:	bd30      	pop	{r4, r5, pc}
 800b112:	4294      	cmp	r4, r2
 800b114:	d3f3      	bcc.n	800b0fe <__mcmp+0x1a>
 800b116:	e7fb      	b.n	800b110 <__mcmp+0x2c>
 800b118:	4240      	negs	r0, r0
 800b11a:	e7f9      	b.n	800b110 <__mcmp+0x2c>

0800b11c <__mdiff>:
 800b11c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b11e:	000e      	movs	r6, r1
 800b120:	0007      	movs	r7, r0
 800b122:	0011      	movs	r1, r2
 800b124:	0030      	movs	r0, r6
 800b126:	b087      	sub	sp, #28
 800b128:	0014      	movs	r4, r2
 800b12a:	f7ff ffdb 	bl	800b0e4 <__mcmp>
 800b12e:	1e05      	subs	r5, r0, #0
 800b130:	d110      	bne.n	800b154 <__mdiff+0x38>
 800b132:	0001      	movs	r1, r0
 800b134:	0038      	movs	r0, r7
 800b136:	f7ff fd03 	bl	800ab40 <_Balloc>
 800b13a:	1e02      	subs	r2, r0, #0
 800b13c:	d104      	bne.n	800b148 <__mdiff+0x2c>
 800b13e:	4b3f      	ldr	r3, [pc, #252]	; (800b23c <__mdiff+0x120>)
 800b140:	483f      	ldr	r0, [pc, #252]	; (800b240 <__mdiff+0x124>)
 800b142:	4940      	ldr	r1, [pc, #256]	; (800b244 <__mdiff+0x128>)
 800b144:	f000 fdd0 	bl	800bce8 <__assert_func>
 800b148:	2301      	movs	r3, #1
 800b14a:	6145      	str	r5, [r0, #20]
 800b14c:	6103      	str	r3, [r0, #16]
 800b14e:	0010      	movs	r0, r2
 800b150:	b007      	add	sp, #28
 800b152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b154:	2301      	movs	r3, #1
 800b156:	9301      	str	r3, [sp, #4]
 800b158:	2800      	cmp	r0, #0
 800b15a:	db04      	blt.n	800b166 <__mdiff+0x4a>
 800b15c:	0023      	movs	r3, r4
 800b15e:	0034      	movs	r4, r6
 800b160:	001e      	movs	r6, r3
 800b162:	2300      	movs	r3, #0
 800b164:	9301      	str	r3, [sp, #4]
 800b166:	0038      	movs	r0, r7
 800b168:	6861      	ldr	r1, [r4, #4]
 800b16a:	f7ff fce9 	bl	800ab40 <_Balloc>
 800b16e:	1e02      	subs	r2, r0, #0
 800b170:	d103      	bne.n	800b17a <__mdiff+0x5e>
 800b172:	4b32      	ldr	r3, [pc, #200]	; (800b23c <__mdiff+0x120>)
 800b174:	4832      	ldr	r0, [pc, #200]	; (800b240 <__mdiff+0x124>)
 800b176:	4934      	ldr	r1, [pc, #208]	; (800b248 <__mdiff+0x12c>)
 800b178:	e7e4      	b.n	800b144 <__mdiff+0x28>
 800b17a:	9b01      	ldr	r3, [sp, #4]
 800b17c:	2700      	movs	r7, #0
 800b17e:	60c3      	str	r3, [r0, #12]
 800b180:	6920      	ldr	r0, [r4, #16]
 800b182:	3414      	adds	r4, #20
 800b184:	0083      	lsls	r3, r0, #2
 800b186:	18e3      	adds	r3, r4, r3
 800b188:	0021      	movs	r1, r4
 800b18a:	9401      	str	r4, [sp, #4]
 800b18c:	0034      	movs	r4, r6
 800b18e:	9302      	str	r3, [sp, #8]
 800b190:	6933      	ldr	r3, [r6, #16]
 800b192:	3414      	adds	r4, #20
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	18e3      	adds	r3, r4, r3
 800b198:	9303      	str	r3, [sp, #12]
 800b19a:	0013      	movs	r3, r2
 800b19c:	3314      	adds	r3, #20
 800b19e:	469c      	mov	ip, r3
 800b1a0:	9305      	str	r3, [sp, #20]
 800b1a2:	9104      	str	r1, [sp, #16]
 800b1a4:	9b04      	ldr	r3, [sp, #16]
 800b1a6:	cc02      	ldmia	r4!, {r1}
 800b1a8:	cb20      	ldmia	r3!, {r5}
 800b1aa:	9304      	str	r3, [sp, #16]
 800b1ac:	b2ab      	uxth	r3, r5
 800b1ae:	19df      	adds	r7, r3, r7
 800b1b0:	b28b      	uxth	r3, r1
 800b1b2:	1afb      	subs	r3, r7, r3
 800b1b4:	0c09      	lsrs	r1, r1, #16
 800b1b6:	0c2d      	lsrs	r5, r5, #16
 800b1b8:	1a6d      	subs	r5, r5, r1
 800b1ba:	1419      	asrs	r1, r3, #16
 800b1bc:	1869      	adds	r1, r5, r1
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	140f      	asrs	r7, r1, #16
 800b1c2:	0409      	lsls	r1, r1, #16
 800b1c4:	4319      	orrs	r1, r3
 800b1c6:	4663      	mov	r3, ip
 800b1c8:	c302      	stmia	r3!, {r1}
 800b1ca:	469c      	mov	ip, r3
 800b1cc:	9b03      	ldr	r3, [sp, #12]
 800b1ce:	42a3      	cmp	r3, r4
 800b1d0:	d8e8      	bhi.n	800b1a4 <__mdiff+0x88>
 800b1d2:	0031      	movs	r1, r6
 800b1d4:	9c03      	ldr	r4, [sp, #12]
 800b1d6:	3115      	adds	r1, #21
 800b1d8:	2304      	movs	r3, #4
 800b1da:	428c      	cmp	r4, r1
 800b1dc:	d304      	bcc.n	800b1e8 <__mdiff+0xcc>
 800b1de:	1ba3      	subs	r3, r4, r6
 800b1e0:	3b15      	subs	r3, #21
 800b1e2:	089b      	lsrs	r3, r3, #2
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	9901      	ldr	r1, [sp, #4]
 800b1ea:	18cd      	adds	r5, r1, r3
 800b1ec:	9905      	ldr	r1, [sp, #20]
 800b1ee:	002e      	movs	r6, r5
 800b1f0:	18cb      	adds	r3, r1, r3
 800b1f2:	469c      	mov	ip, r3
 800b1f4:	9902      	ldr	r1, [sp, #8]
 800b1f6:	428e      	cmp	r6, r1
 800b1f8:	d310      	bcc.n	800b21c <__mdiff+0x100>
 800b1fa:	9e02      	ldr	r6, [sp, #8]
 800b1fc:	1ee9      	subs	r1, r5, #3
 800b1fe:	2400      	movs	r4, #0
 800b200:	428e      	cmp	r6, r1
 800b202:	d304      	bcc.n	800b20e <__mdiff+0xf2>
 800b204:	0031      	movs	r1, r6
 800b206:	3103      	adds	r1, #3
 800b208:	1b49      	subs	r1, r1, r5
 800b20a:	0889      	lsrs	r1, r1, #2
 800b20c:	008c      	lsls	r4, r1, #2
 800b20e:	191b      	adds	r3, r3, r4
 800b210:	3b04      	subs	r3, #4
 800b212:	6819      	ldr	r1, [r3, #0]
 800b214:	2900      	cmp	r1, #0
 800b216:	d00f      	beq.n	800b238 <__mdiff+0x11c>
 800b218:	6110      	str	r0, [r2, #16]
 800b21a:	e798      	b.n	800b14e <__mdiff+0x32>
 800b21c:	ce02      	ldmia	r6!, {r1}
 800b21e:	b28c      	uxth	r4, r1
 800b220:	19e4      	adds	r4, r4, r7
 800b222:	0c0f      	lsrs	r7, r1, #16
 800b224:	1421      	asrs	r1, r4, #16
 800b226:	1879      	adds	r1, r7, r1
 800b228:	b2a4      	uxth	r4, r4
 800b22a:	140f      	asrs	r7, r1, #16
 800b22c:	0409      	lsls	r1, r1, #16
 800b22e:	4321      	orrs	r1, r4
 800b230:	4664      	mov	r4, ip
 800b232:	c402      	stmia	r4!, {r1}
 800b234:	46a4      	mov	ip, r4
 800b236:	e7dd      	b.n	800b1f4 <__mdiff+0xd8>
 800b238:	3801      	subs	r0, #1
 800b23a:	e7e9      	b.n	800b210 <__mdiff+0xf4>
 800b23c:	0800c196 	.word	0x0800c196
 800b240:	0800c207 	.word	0x0800c207
 800b244:	00000237 	.word	0x00000237
 800b248:	00000245 	.word	0x00000245

0800b24c <__ulp>:
 800b24c:	2000      	movs	r0, #0
 800b24e:	4b0b      	ldr	r3, [pc, #44]	; (800b27c <__ulp+0x30>)
 800b250:	4019      	ands	r1, r3
 800b252:	4b0b      	ldr	r3, [pc, #44]	; (800b280 <__ulp+0x34>)
 800b254:	18c9      	adds	r1, r1, r3
 800b256:	4281      	cmp	r1, r0
 800b258:	dc06      	bgt.n	800b268 <__ulp+0x1c>
 800b25a:	4249      	negs	r1, r1
 800b25c:	150b      	asrs	r3, r1, #20
 800b25e:	2b13      	cmp	r3, #19
 800b260:	dc03      	bgt.n	800b26a <__ulp+0x1e>
 800b262:	2180      	movs	r1, #128	; 0x80
 800b264:	0309      	lsls	r1, r1, #12
 800b266:	4119      	asrs	r1, r3
 800b268:	4770      	bx	lr
 800b26a:	3b14      	subs	r3, #20
 800b26c:	2001      	movs	r0, #1
 800b26e:	2b1e      	cmp	r3, #30
 800b270:	dc02      	bgt.n	800b278 <__ulp+0x2c>
 800b272:	2080      	movs	r0, #128	; 0x80
 800b274:	0600      	lsls	r0, r0, #24
 800b276:	40d8      	lsrs	r0, r3
 800b278:	2100      	movs	r1, #0
 800b27a:	e7f5      	b.n	800b268 <__ulp+0x1c>
 800b27c:	7ff00000 	.word	0x7ff00000
 800b280:	fcc00000 	.word	0xfcc00000

0800b284 <__b2d>:
 800b284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b286:	0006      	movs	r6, r0
 800b288:	6903      	ldr	r3, [r0, #16]
 800b28a:	3614      	adds	r6, #20
 800b28c:	009b      	lsls	r3, r3, #2
 800b28e:	18f3      	adds	r3, r6, r3
 800b290:	1f1d      	subs	r5, r3, #4
 800b292:	682c      	ldr	r4, [r5, #0]
 800b294:	000f      	movs	r7, r1
 800b296:	0020      	movs	r0, r4
 800b298:	9301      	str	r3, [sp, #4]
 800b29a:	f7ff fd49 	bl	800ad30 <__hi0bits>
 800b29e:	2220      	movs	r2, #32
 800b2a0:	1a12      	subs	r2, r2, r0
 800b2a2:	603a      	str	r2, [r7, #0]
 800b2a4:	0003      	movs	r3, r0
 800b2a6:	4a1c      	ldr	r2, [pc, #112]	; (800b318 <__b2d+0x94>)
 800b2a8:	280a      	cmp	r0, #10
 800b2aa:	dc15      	bgt.n	800b2d8 <__b2d+0x54>
 800b2ac:	210b      	movs	r1, #11
 800b2ae:	0027      	movs	r7, r4
 800b2b0:	1a09      	subs	r1, r1, r0
 800b2b2:	40cf      	lsrs	r7, r1
 800b2b4:	433a      	orrs	r2, r7
 800b2b6:	468c      	mov	ip, r1
 800b2b8:	0011      	movs	r1, r2
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	42ae      	cmp	r6, r5
 800b2be:	d202      	bcs.n	800b2c6 <__b2d+0x42>
 800b2c0:	9a01      	ldr	r2, [sp, #4]
 800b2c2:	3a08      	subs	r2, #8
 800b2c4:	6812      	ldr	r2, [r2, #0]
 800b2c6:	3315      	adds	r3, #21
 800b2c8:	409c      	lsls	r4, r3
 800b2ca:	4663      	mov	r3, ip
 800b2cc:	0027      	movs	r7, r4
 800b2ce:	40da      	lsrs	r2, r3
 800b2d0:	4317      	orrs	r7, r2
 800b2d2:	0038      	movs	r0, r7
 800b2d4:	b003      	add	sp, #12
 800b2d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d8:	2700      	movs	r7, #0
 800b2da:	42ae      	cmp	r6, r5
 800b2dc:	d202      	bcs.n	800b2e4 <__b2d+0x60>
 800b2de:	9d01      	ldr	r5, [sp, #4]
 800b2e0:	3d08      	subs	r5, #8
 800b2e2:	682f      	ldr	r7, [r5, #0]
 800b2e4:	210b      	movs	r1, #11
 800b2e6:	4249      	negs	r1, r1
 800b2e8:	468c      	mov	ip, r1
 800b2ea:	449c      	add	ip, r3
 800b2ec:	2b0b      	cmp	r3, #11
 800b2ee:	d010      	beq.n	800b312 <__b2d+0x8e>
 800b2f0:	4661      	mov	r1, ip
 800b2f2:	2320      	movs	r3, #32
 800b2f4:	408c      	lsls	r4, r1
 800b2f6:	1a5b      	subs	r3, r3, r1
 800b2f8:	0039      	movs	r1, r7
 800b2fa:	40d9      	lsrs	r1, r3
 800b2fc:	430c      	orrs	r4, r1
 800b2fe:	4322      	orrs	r2, r4
 800b300:	0011      	movs	r1, r2
 800b302:	2200      	movs	r2, #0
 800b304:	42b5      	cmp	r5, r6
 800b306:	d901      	bls.n	800b30c <__b2d+0x88>
 800b308:	3d04      	subs	r5, #4
 800b30a:	682a      	ldr	r2, [r5, #0]
 800b30c:	4664      	mov	r4, ip
 800b30e:	40a7      	lsls	r7, r4
 800b310:	e7dd      	b.n	800b2ce <__b2d+0x4a>
 800b312:	4322      	orrs	r2, r4
 800b314:	0011      	movs	r1, r2
 800b316:	e7dc      	b.n	800b2d2 <__b2d+0x4e>
 800b318:	3ff00000 	.word	0x3ff00000

0800b31c <__d2b>:
 800b31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b31e:	2101      	movs	r1, #1
 800b320:	0014      	movs	r4, r2
 800b322:	001d      	movs	r5, r3
 800b324:	9f08      	ldr	r7, [sp, #32]
 800b326:	f7ff fc0b 	bl	800ab40 <_Balloc>
 800b32a:	1e06      	subs	r6, r0, #0
 800b32c:	d105      	bne.n	800b33a <__d2b+0x1e>
 800b32e:	0032      	movs	r2, r6
 800b330:	4b24      	ldr	r3, [pc, #144]	; (800b3c4 <__d2b+0xa8>)
 800b332:	4825      	ldr	r0, [pc, #148]	; (800b3c8 <__d2b+0xac>)
 800b334:	4925      	ldr	r1, [pc, #148]	; (800b3cc <__d2b+0xb0>)
 800b336:	f000 fcd7 	bl	800bce8 <__assert_func>
 800b33a:	032b      	lsls	r3, r5, #12
 800b33c:	006d      	lsls	r5, r5, #1
 800b33e:	0b1b      	lsrs	r3, r3, #12
 800b340:	0d6d      	lsrs	r5, r5, #21
 800b342:	d125      	bne.n	800b390 <__d2b+0x74>
 800b344:	9301      	str	r3, [sp, #4]
 800b346:	2c00      	cmp	r4, #0
 800b348:	d028      	beq.n	800b39c <__d2b+0x80>
 800b34a:	4668      	mov	r0, sp
 800b34c:	9400      	str	r4, [sp, #0]
 800b34e:	f7ff fd09 	bl	800ad64 <__lo0bits>
 800b352:	9b01      	ldr	r3, [sp, #4]
 800b354:	9900      	ldr	r1, [sp, #0]
 800b356:	2800      	cmp	r0, #0
 800b358:	d01e      	beq.n	800b398 <__d2b+0x7c>
 800b35a:	2220      	movs	r2, #32
 800b35c:	001c      	movs	r4, r3
 800b35e:	1a12      	subs	r2, r2, r0
 800b360:	4094      	lsls	r4, r2
 800b362:	0022      	movs	r2, r4
 800b364:	40c3      	lsrs	r3, r0
 800b366:	430a      	orrs	r2, r1
 800b368:	6172      	str	r2, [r6, #20]
 800b36a:	9301      	str	r3, [sp, #4]
 800b36c:	9c01      	ldr	r4, [sp, #4]
 800b36e:	61b4      	str	r4, [r6, #24]
 800b370:	1e63      	subs	r3, r4, #1
 800b372:	419c      	sbcs	r4, r3
 800b374:	3401      	adds	r4, #1
 800b376:	6134      	str	r4, [r6, #16]
 800b378:	2d00      	cmp	r5, #0
 800b37a:	d017      	beq.n	800b3ac <__d2b+0x90>
 800b37c:	2435      	movs	r4, #53	; 0x35
 800b37e:	4b14      	ldr	r3, [pc, #80]	; (800b3d0 <__d2b+0xb4>)
 800b380:	18ed      	adds	r5, r5, r3
 800b382:	182d      	adds	r5, r5, r0
 800b384:	603d      	str	r5, [r7, #0]
 800b386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b388:	1a24      	subs	r4, r4, r0
 800b38a:	601c      	str	r4, [r3, #0]
 800b38c:	0030      	movs	r0, r6
 800b38e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b390:	2280      	movs	r2, #128	; 0x80
 800b392:	0352      	lsls	r2, r2, #13
 800b394:	4313      	orrs	r3, r2
 800b396:	e7d5      	b.n	800b344 <__d2b+0x28>
 800b398:	6171      	str	r1, [r6, #20]
 800b39a:	e7e7      	b.n	800b36c <__d2b+0x50>
 800b39c:	a801      	add	r0, sp, #4
 800b39e:	f7ff fce1 	bl	800ad64 <__lo0bits>
 800b3a2:	9b01      	ldr	r3, [sp, #4]
 800b3a4:	2401      	movs	r4, #1
 800b3a6:	6173      	str	r3, [r6, #20]
 800b3a8:	3020      	adds	r0, #32
 800b3aa:	e7e4      	b.n	800b376 <__d2b+0x5a>
 800b3ac:	4b09      	ldr	r3, [pc, #36]	; (800b3d4 <__d2b+0xb8>)
 800b3ae:	18c0      	adds	r0, r0, r3
 800b3b0:	4b09      	ldr	r3, [pc, #36]	; (800b3d8 <__d2b+0xbc>)
 800b3b2:	6038      	str	r0, [r7, #0]
 800b3b4:	18e3      	adds	r3, r4, r3
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	18f3      	adds	r3, r6, r3
 800b3ba:	6958      	ldr	r0, [r3, #20]
 800b3bc:	f7ff fcb8 	bl	800ad30 <__hi0bits>
 800b3c0:	0164      	lsls	r4, r4, #5
 800b3c2:	e7e0      	b.n	800b386 <__d2b+0x6a>
 800b3c4:	0800c196 	.word	0x0800c196
 800b3c8:	0800c207 	.word	0x0800c207
 800b3cc:	0000030f 	.word	0x0000030f
 800b3d0:	fffffbcd 	.word	0xfffffbcd
 800b3d4:	fffffbce 	.word	0xfffffbce
 800b3d8:	3fffffff 	.word	0x3fffffff

0800b3dc <__ratio>:
 800b3dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3de:	b087      	sub	sp, #28
 800b3e0:	000f      	movs	r7, r1
 800b3e2:	a904      	add	r1, sp, #16
 800b3e4:	0006      	movs	r6, r0
 800b3e6:	f7ff ff4d 	bl	800b284 <__b2d>
 800b3ea:	9000      	str	r0, [sp, #0]
 800b3ec:	9101      	str	r1, [sp, #4]
 800b3ee:	9c00      	ldr	r4, [sp, #0]
 800b3f0:	9d01      	ldr	r5, [sp, #4]
 800b3f2:	0038      	movs	r0, r7
 800b3f4:	a905      	add	r1, sp, #20
 800b3f6:	f7ff ff45 	bl	800b284 <__b2d>
 800b3fa:	9002      	str	r0, [sp, #8]
 800b3fc:	9103      	str	r1, [sp, #12]
 800b3fe:	9a02      	ldr	r2, [sp, #8]
 800b400:	9b03      	ldr	r3, [sp, #12]
 800b402:	6930      	ldr	r0, [r6, #16]
 800b404:	6939      	ldr	r1, [r7, #16]
 800b406:	9e04      	ldr	r6, [sp, #16]
 800b408:	1a40      	subs	r0, r0, r1
 800b40a:	9905      	ldr	r1, [sp, #20]
 800b40c:	0140      	lsls	r0, r0, #5
 800b40e:	1a71      	subs	r1, r6, r1
 800b410:	1841      	adds	r1, r0, r1
 800b412:	0508      	lsls	r0, r1, #20
 800b414:	2900      	cmp	r1, #0
 800b416:	dd07      	ble.n	800b428 <__ratio+0x4c>
 800b418:	9901      	ldr	r1, [sp, #4]
 800b41a:	1845      	adds	r5, r0, r1
 800b41c:	0020      	movs	r0, r4
 800b41e:	0029      	movs	r1, r5
 800b420:	f7f5 feec 	bl	80011fc <__aeabi_ddiv>
 800b424:	b007      	add	sp, #28
 800b426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b428:	9903      	ldr	r1, [sp, #12]
 800b42a:	1a0b      	subs	r3, r1, r0
 800b42c:	e7f6      	b.n	800b41c <__ratio+0x40>

0800b42e <__copybits>:
 800b42e:	b570      	push	{r4, r5, r6, lr}
 800b430:	0014      	movs	r4, r2
 800b432:	0005      	movs	r5, r0
 800b434:	3901      	subs	r1, #1
 800b436:	6913      	ldr	r3, [r2, #16]
 800b438:	1149      	asrs	r1, r1, #5
 800b43a:	3101      	adds	r1, #1
 800b43c:	0089      	lsls	r1, r1, #2
 800b43e:	3414      	adds	r4, #20
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	1841      	adds	r1, r0, r1
 800b444:	18e3      	adds	r3, r4, r3
 800b446:	42a3      	cmp	r3, r4
 800b448:	d80d      	bhi.n	800b466 <__copybits+0x38>
 800b44a:	0014      	movs	r4, r2
 800b44c:	3411      	adds	r4, #17
 800b44e:	2500      	movs	r5, #0
 800b450:	429c      	cmp	r4, r3
 800b452:	d803      	bhi.n	800b45c <__copybits+0x2e>
 800b454:	1a9b      	subs	r3, r3, r2
 800b456:	3b11      	subs	r3, #17
 800b458:	089b      	lsrs	r3, r3, #2
 800b45a:	009d      	lsls	r5, r3, #2
 800b45c:	2300      	movs	r3, #0
 800b45e:	1940      	adds	r0, r0, r5
 800b460:	4281      	cmp	r1, r0
 800b462:	d803      	bhi.n	800b46c <__copybits+0x3e>
 800b464:	bd70      	pop	{r4, r5, r6, pc}
 800b466:	cc40      	ldmia	r4!, {r6}
 800b468:	c540      	stmia	r5!, {r6}
 800b46a:	e7ec      	b.n	800b446 <__copybits+0x18>
 800b46c:	c008      	stmia	r0!, {r3}
 800b46e:	e7f7      	b.n	800b460 <__copybits+0x32>

0800b470 <__any_on>:
 800b470:	0002      	movs	r2, r0
 800b472:	6900      	ldr	r0, [r0, #16]
 800b474:	b510      	push	{r4, lr}
 800b476:	3214      	adds	r2, #20
 800b478:	114b      	asrs	r3, r1, #5
 800b47a:	4298      	cmp	r0, r3
 800b47c:	db13      	blt.n	800b4a6 <__any_on+0x36>
 800b47e:	dd0c      	ble.n	800b49a <__any_on+0x2a>
 800b480:	241f      	movs	r4, #31
 800b482:	0008      	movs	r0, r1
 800b484:	4020      	ands	r0, r4
 800b486:	4221      	tst	r1, r4
 800b488:	d007      	beq.n	800b49a <__any_on+0x2a>
 800b48a:	0099      	lsls	r1, r3, #2
 800b48c:	588c      	ldr	r4, [r1, r2]
 800b48e:	0021      	movs	r1, r4
 800b490:	40c1      	lsrs	r1, r0
 800b492:	4081      	lsls	r1, r0
 800b494:	2001      	movs	r0, #1
 800b496:	428c      	cmp	r4, r1
 800b498:	d104      	bne.n	800b4a4 <__any_on+0x34>
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	18d3      	adds	r3, r2, r3
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d803      	bhi.n	800b4aa <__any_on+0x3a>
 800b4a2:	2000      	movs	r0, #0
 800b4a4:	bd10      	pop	{r4, pc}
 800b4a6:	0003      	movs	r3, r0
 800b4a8:	e7f7      	b.n	800b49a <__any_on+0x2a>
 800b4aa:	3b04      	subs	r3, #4
 800b4ac:	6819      	ldr	r1, [r3, #0]
 800b4ae:	2900      	cmp	r1, #0
 800b4b0:	d0f5      	beq.n	800b49e <__any_on+0x2e>
 800b4b2:	2001      	movs	r0, #1
 800b4b4:	e7f6      	b.n	800b4a4 <__any_on+0x34>

0800b4b6 <__ascii_wctomb>:
 800b4b6:	0003      	movs	r3, r0
 800b4b8:	1e08      	subs	r0, r1, #0
 800b4ba:	d005      	beq.n	800b4c8 <__ascii_wctomb+0x12>
 800b4bc:	2aff      	cmp	r2, #255	; 0xff
 800b4be:	d904      	bls.n	800b4ca <__ascii_wctomb+0x14>
 800b4c0:	228a      	movs	r2, #138	; 0x8a
 800b4c2:	2001      	movs	r0, #1
 800b4c4:	601a      	str	r2, [r3, #0]
 800b4c6:	4240      	negs	r0, r0
 800b4c8:	4770      	bx	lr
 800b4ca:	2001      	movs	r0, #1
 800b4cc:	700a      	strb	r2, [r1, #0]
 800b4ce:	e7fb      	b.n	800b4c8 <__ascii_wctomb+0x12>

0800b4d0 <__ssputs_r>:
 800b4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4d2:	b085      	sub	sp, #20
 800b4d4:	9301      	str	r3, [sp, #4]
 800b4d6:	9203      	str	r2, [sp, #12]
 800b4d8:	688e      	ldr	r6, [r1, #8]
 800b4da:	9a01      	ldr	r2, [sp, #4]
 800b4dc:	0007      	movs	r7, r0
 800b4de:	000c      	movs	r4, r1
 800b4e0:	680b      	ldr	r3, [r1, #0]
 800b4e2:	4296      	cmp	r6, r2
 800b4e4:	d831      	bhi.n	800b54a <__ssputs_r+0x7a>
 800b4e6:	898a      	ldrh	r2, [r1, #12]
 800b4e8:	2190      	movs	r1, #144	; 0x90
 800b4ea:	00c9      	lsls	r1, r1, #3
 800b4ec:	420a      	tst	r2, r1
 800b4ee:	d029      	beq.n	800b544 <__ssputs_r+0x74>
 800b4f0:	2003      	movs	r0, #3
 800b4f2:	6921      	ldr	r1, [r4, #16]
 800b4f4:	1a5b      	subs	r3, r3, r1
 800b4f6:	9302      	str	r3, [sp, #8]
 800b4f8:	6963      	ldr	r3, [r4, #20]
 800b4fa:	4343      	muls	r3, r0
 800b4fc:	0fdd      	lsrs	r5, r3, #31
 800b4fe:	18ed      	adds	r5, r5, r3
 800b500:	9b01      	ldr	r3, [sp, #4]
 800b502:	9802      	ldr	r0, [sp, #8]
 800b504:	3301      	adds	r3, #1
 800b506:	181b      	adds	r3, r3, r0
 800b508:	106d      	asrs	r5, r5, #1
 800b50a:	42ab      	cmp	r3, r5
 800b50c:	d900      	bls.n	800b510 <__ssputs_r+0x40>
 800b50e:	001d      	movs	r5, r3
 800b510:	0552      	lsls	r2, r2, #21
 800b512:	d529      	bpl.n	800b568 <__ssputs_r+0x98>
 800b514:	0029      	movs	r1, r5
 800b516:	0038      	movs	r0, r7
 800b518:	f7ff fa6e 	bl	800a9f8 <_malloc_r>
 800b51c:	1e06      	subs	r6, r0, #0
 800b51e:	d02d      	beq.n	800b57c <__ssputs_r+0xac>
 800b520:	9a02      	ldr	r2, [sp, #8]
 800b522:	6921      	ldr	r1, [r4, #16]
 800b524:	f7fd ffe4 	bl	80094f0 <memcpy>
 800b528:	89a2      	ldrh	r2, [r4, #12]
 800b52a:	4b19      	ldr	r3, [pc, #100]	; (800b590 <__ssputs_r+0xc0>)
 800b52c:	401a      	ands	r2, r3
 800b52e:	2380      	movs	r3, #128	; 0x80
 800b530:	4313      	orrs	r3, r2
 800b532:	81a3      	strh	r3, [r4, #12]
 800b534:	9b02      	ldr	r3, [sp, #8]
 800b536:	6126      	str	r6, [r4, #16]
 800b538:	18f6      	adds	r6, r6, r3
 800b53a:	6026      	str	r6, [r4, #0]
 800b53c:	6165      	str	r5, [r4, #20]
 800b53e:	9e01      	ldr	r6, [sp, #4]
 800b540:	1aed      	subs	r5, r5, r3
 800b542:	60a5      	str	r5, [r4, #8]
 800b544:	9b01      	ldr	r3, [sp, #4]
 800b546:	429e      	cmp	r6, r3
 800b548:	d900      	bls.n	800b54c <__ssputs_r+0x7c>
 800b54a:	9e01      	ldr	r6, [sp, #4]
 800b54c:	0032      	movs	r2, r6
 800b54e:	9903      	ldr	r1, [sp, #12]
 800b550:	6820      	ldr	r0, [r4, #0]
 800b552:	f000 fb7f 	bl	800bc54 <memmove>
 800b556:	2000      	movs	r0, #0
 800b558:	68a3      	ldr	r3, [r4, #8]
 800b55a:	1b9b      	subs	r3, r3, r6
 800b55c:	60a3      	str	r3, [r4, #8]
 800b55e:	6823      	ldr	r3, [r4, #0]
 800b560:	199b      	adds	r3, r3, r6
 800b562:	6023      	str	r3, [r4, #0]
 800b564:	b005      	add	sp, #20
 800b566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b568:	002a      	movs	r2, r5
 800b56a:	0038      	movs	r0, r7
 800b56c:	f000 fc07 	bl	800bd7e <_realloc_r>
 800b570:	1e06      	subs	r6, r0, #0
 800b572:	d1df      	bne.n	800b534 <__ssputs_r+0x64>
 800b574:	0038      	movs	r0, r7
 800b576:	6921      	ldr	r1, [r4, #16]
 800b578:	f7fe fe6c 	bl	800a254 <_free_r>
 800b57c:	230c      	movs	r3, #12
 800b57e:	2001      	movs	r0, #1
 800b580:	603b      	str	r3, [r7, #0]
 800b582:	89a2      	ldrh	r2, [r4, #12]
 800b584:	3334      	adds	r3, #52	; 0x34
 800b586:	4313      	orrs	r3, r2
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	4240      	negs	r0, r0
 800b58c:	e7ea      	b.n	800b564 <__ssputs_r+0x94>
 800b58e:	46c0      	nop			; (mov r8, r8)
 800b590:	fffffb7f 	.word	0xfffffb7f

0800b594 <_svfiprintf_r>:
 800b594:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b596:	b0a1      	sub	sp, #132	; 0x84
 800b598:	9003      	str	r0, [sp, #12]
 800b59a:	001d      	movs	r5, r3
 800b59c:	898b      	ldrh	r3, [r1, #12]
 800b59e:	000f      	movs	r7, r1
 800b5a0:	0016      	movs	r6, r2
 800b5a2:	061b      	lsls	r3, r3, #24
 800b5a4:	d511      	bpl.n	800b5ca <_svfiprintf_r+0x36>
 800b5a6:	690b      	ldr	r3, [r1, #16]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10e      	bne.n	800b5ca <_svfiprintf_r+0x36>
 800b5ac:	2140      	movs	r1, #64	; 0x40
 800b5ae:	f7ff fa23 	bl	800a9f8 <_malloc_r>
 800b5b2:	6038      	str	r0, [r7, #0]
 800b5b4:	6138      	str	r0, [r7, #16]
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d105      	bne.n	800b5c6 <_svfiprintf_r+0x32>
 800b5ba:	230c      	movs	r3, #12
 800b5bc:	9a03      	ldr	r2, [sp, #12]
 800b5be:	3801      	subs	r0, #1
 800b5c0:	6013      	str	r3, [r2, #0]
 800b5c2:	b021      	add	sp, #132	; 0x84
 800b5c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5c6:	2340      	movs	r3, #64	; 0x40
 800b5c8:	617b      	str	r3, [r7, #20]
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	ac08      	add	r4, sp, #32
 800b5ce:	6163      	str	r3, [r4, #20]
 800b5d0:	3320      	adds	r3, #32
 800b5d2:	7663      	strb	r3, [r4, #25]
 800b5d4:	3310      	adds	r3, #16
 800b5d6:	76a3      	strb	r3, [r4, #26]
 800b5d8:	9507      	str	r5, [sp, #28]
 800b5da:	0035      	movs	r5, r6
 800b5dc:	782b      	ldrb	r3, [r5, #0]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d001      	beq.n	800b5e6 <_svfiprintf_r+0x52>
 800b5e2:	2b25      	cmp	r3, #37	; 0x25
 800b5e4:	d148      	bne.n	800b678 <_svfiprintf_r+0xe4>
 800b5e6:	1bab      	subs	r3, r5, r6
 800b5e8:	9305      	str	r3, [sp, #20]
 800b5ea:	42b5      	cmp	r5, r6
 800b5ec:	d00b      	beq.n	800b606 <_svfiprintf_r+0x72>
 800b5ee:	0032      	movs	r2, r6
 800b5f0:	0039      	movs	r1, r7
 800b5f2:	9803      	ldr	r0, [sp, #12]
 800b5f4:	f7ff ff6c 	bl	800b4d0 <__ssputs_r>
 800b5f8:	3001      	adds	r0, #1
 800b5fa:	d100      	bne.n	800b5fe <_svfiprintf_r+0x6a>
 800b5fc:	e0af      	b.n	800b75e <_svfiprintf_r+0x1ca>
 800b5fe:	6963      	ldr	r3, [r4, #20]
 800b600:	9a05      	ldr	r2, [sp, #20]
 800b602:	189b      	adds	r3, r3, r2
 800b604:	6163      	str	r3, [r4, #20]
 800b606:	782b      	ldrb	r3, [r5, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d100      	bne.n	800b60e <_svfiprintf_r+0x7a>
 800b60c:	e0a7      	b.n	800b75e <_svfiprintf_r+0x1ca>
 800b60e:	2201      	movs	r2, #1
 800b610:	2300      	movs	r3, #0
 800b612:	4252      	negs	r2, r2
 800b614:	6062      	str	r2, [r4, #4]
 800b616:	a904      	add	r1, sp, #16
 800b618:	3254      	adds	r2, #84	; 0x54
 800b61a:	1852      	adds	r2, r2, r1
 800b61c:	1c6e      	adds	r6, r5, #1
 800b61e:	6023      	str	r3, [r4, #0]
 800b620:	60e3      	str	r3, [r4, #12]
 800b622:	60a3      	str	r3, [r4, #8]
 800b624:	7013      	strb	r3, [r2, #0]
 800b626:	65a3      	str	r3, [r4, #88]	; 0x58
 800b628:	4b55      	ldr	r3, [pc, #340]	; (800b780 <_svfiprintf_r+0x1ec>)
 800b62a:	2205      	movs	r2, #5
 800b62c:	0018      	movs	r0, r3
 800b62e:	7831      	ldrb	r1, [r6, #0]
 800b630:	9305      	str	r3, [sp, #20]
 800b632:	f7fd ff52 	bl	80094da <memchr>
 800b636:	1c75      	adds	r5, r6, #1
 800b638:	2800      	cmp	r0, #0
 800b63a:	d11f      	bne.n	800b67c <_svfiprintf_r+0xe8>
 800b63c:	6822      	ldr	r2, [r4, #0]
 800b63e:	06d3      	lsls	r3, r2, #27
 800b640:	d504      	bpl.n	800b64c <_svfiprintf_r+0xb8>
 800b642:	2353      	movs	r3, #83	; 0x53
 800b644:	a904      	add	r1, sp, #16
 800b646:	185b      	adds	r3, r3, r1
 800b648:	2120      	movs	r1, #32
 800b64a:	7019      	strb	r1, [r3, #0]
 800b64c:	0713      	lsls	r3, r2, #28
 800b64e:	d504      	bpl.n	800b65a <_svfiprintf_r+0xc6>
 800b650:	2353      	movs	r3, #83	; 0x53
 800b652:	a904      	add	r1, sp, #16
 800b654:	185b      	adds	r3, r3, r1
 800b656:	212b      	movs	r1, #43	; 0x2b
 800b658:	7019      	strb	r1, [r3, #0]
 800b65a:	7833      	ldrb	r3, [r6, #0]
 800b65c:	2b2a      	cmp	r3, #42	; 0x2a
 800b65e:	d016      	beq.n	800b68e <_svfiprintf_r+0xfa>
 800b660:	0035      	movs	r5, r6
 800b662:	2100      	movs	r1, #0
 800b664:	200a      	movs	r0, #10
 800b666:	68e3      	ldr	r3, [r4, #12]
 800b668:	782a      	ldrb	r2, [r5, #0]
 800b66a:	1c6e      	adds	r6, r5, #1
 800b66c:	3a30      	subs	r2, #48	; 0x30
 800b66e:	2a09      	cmp	r2, #9
 800b670:	d94e      	bls.n	800b710 <_svfiprintf_r+0x17c>
 800b672:	2900      	cmp	r1, #0
 800b674:	d111      	bne.n	800b69a <_svfiprintf_r+0x106>
 800b676:	e017      	b.n	800b6a8 <_svfiprintf_r+0x114>
 800b678:	3501      	adds	r5, #1
 800b67a:	e7af      	b.n	800b5dc <_svfiprintf_r+0x48>
 800b67c:	9b05      	ldr	r3, [sp, #20]
 800b67e:	6822      	ldr	r2, [r4, #0]
 800b680:	1ac0      	subs	r0, r0, r3
 800b682:	2301      	movs	r3, #1
 800b684:	4083      	lsls	r3, r0
 800b686:	4313      	orrs	r3, r2
 800b688:	002e      	movs	r6, r5
 800b68a:	6023      	str	r3, [r4, #0]
 800b68c:	e7cc      	b.n	800b628 <_svfiprintf_r+0x94>
 800b68e:	9b07      	ldr	r3, [sp, #28]
 800b690:	1d19      	adds	r1, r3, #4
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	9107      	str	r1, [sp, #28]
 800b696:	2b00      	cmp	r3, #0
 800b698:	db01      	blt.n	800b69e <_svfiprintf_r+0x10a>
 800b69a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b69c:	e004      	b.n	800b6a8 <_svfiprintf_r+0x114>
 800b69e:	425b      	negs	r3, r3
 800b6a0:	60e3      	str	r3, [r4, #12]
 800b6a2:	2302      	movs	r3, #2
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	6023      	str	r3, [r4, #0]
 800b6a8:	782b      	ldrb	r3, [r5, #0]
 800b6aa:	2b2e      	cmp	r3, #46	; 0x2e
 800b6ac:	d10a      	bne.n	800b6c4 <_svfiprintf_r+0x130>
 800b6ae:	786b      	ldrb	r3, [r5, #1]
 800b6b0:	2b2a      	cmp	r3, #42	; 0x2a
 800b6b2:	d135      	bne.n	800b720 <_svfiprintf_r+0x18c>
 800b6b4:	9b07      	ldr	r3, [sp, #28]
 800b6b6:	3502      	adds	r5, #2
 800b6b8:	1d1a      	adds	r2, r3, #4
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	9207      	str	r2, [sp, #28]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	db2b      	blt.n	800b71a <_svfiprintf_r+0x186>
 800b6c2:	9309      	str	r3, [sp, #36]	; 0x24
 800b6c4:	4e2f      	ldr	r6, [pc, #188]	; (800b784 <_svfiprintf_r+0x1f0>)
 800b6c6:	2203      	movs	r2, #3
 800b6c8:	0030      	movs	r0, r6
 800b6ca:	7829      	ldrb	r1, [r5, #0]
 800b6cc:	f7fd ff05 	bl	80094da <memchr>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	d006      	beq.n	800b6e2 <_svfiprintf_r+0x14e>
 800b6d4:	2340      	movs	r3, #64	; 0x40
 800b6d6:	1b80      	subs	r0, r0, r6
 800b6d8:	4083      	lsls	r3, r0
 800b6da:	6822      	ldr	r2, [r4, #0]
 800b6dc:	3501      	adds	r5, #1
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	6023      	str	r3, [r4, #0]
 800b6e2:	7829      	ldrb	r1, [r5, #0]
 800b6e4:	2206      	movs	r2, #6
 800b6e6:	4828      	ldr	r0, [pc, #160]	; (800b788 <_svfiprintf_r+0x1f4>)
 800b6e8:	1c6e      	adds	r6, r5, #1
 800b6ea:	7621      	strb	r1, [r4, #24]
 800b6ec:	f7fd fef5 	bl	80094da <memchr>
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d03c      	beq.n	800b76e <_svfiprintf_r+0x1da>
 800b6f4:	4b25      	ldr	r3, [pc, #148]	; (800b78c <_svfiprintf_r+0x1f8>)
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d125      	bne.n	800b746 <_svfiprintf_r+0x1b2>
 800b6fa:	2207      	movs	r2, #7
 800b6fc:	9b07      	ldr	r3, [sp, #28]
 800b6fe:	3307      	adds	r3, #7
 800b700:	4393      	bics	r3, r2
 800b702:	3308      	adds	r3, #8
 800b704:	9307      	str	r3, [sp, #28]
 800b706:	6963      	ldr	r3, [r4, #20]
 800b708:	9a04      	ldr	r2, [sp, #16]
 800b70a:	189b      	adds	r3, r3, r2
 800b70c:	6163      	str	r3, [r4, #20]
 800b70e:	e764      	b.n	800b5da <_svfiprintf_r+0x46>
 800b710:	4343      	muls	r3, r0
 800b712:	0035      	movs	r5, r6
 800b714:	2101      	movs	r1, #1
 800b716:	189b      	adds	r3, r3, r2
 800b718:	e7a6      	b.n	800b668 <_svfiprintf_r+0xd4>
 800b71a:	2301      	movs	r3, #1
 800b71c:	425b      	negs	r3, r3
 800b71e:	e7d0      	b.n	800b6c2 <_svfiprintf_r+0x12e>
 800b720:	2300      	movs	r3, #0
 800b722:	200a      	movs	r0, #10
 800b724:	001a      	movs	r2, r3
 800b726:	3501      	adds	r5, #1
 800b728:	6063      	str	r3, [r4, #4]
 800b72a:	7829      	ldrb	r1, [r5, #0]
 800b72c:	1c6e      	adds	r6, r5, #1
 800b72e:	3930      	subs	r1, #48	; 0x30
 800b730:	2909      	cmp	r1, #9
 800b732:	d903      	bls.n	800b73c <_svfiprintf_r+0x1a8>
 800b734:	2b00      	cmp	r3, #0
 800b736:	d0c5      	beq.n	800b6c4 <_svfiprintf_r+0x130>
 800b738:	9209      	str	r2, [sp, #36]	; 0x24
 800b73a:	e7c3      	b.n	800b6c4 <_svfiprintf_r+0x130>
 800b73c:	4342      	muls	r2, r0
 800b73e:	0035      	movs	r5, r6
 800b740:	2301      	movs	r3, #1
 800b742:	1852      	adds	r2, r2, r1
 800b744:	e7f1      	b.n	800b72a <_svfiprintf_r+0x196>
 800b746:	aa07      	add	r2, sp, #28
 800b748:	9200      	str	r2, [sp, #0]
 800b74a:	0021      	movs	r1, r4
 800b74c:	003a      	movs	r2, r7
 800b74e:	4b10      	ldr	r3, [pc, #64]	; (800b790 <_svfiprintf_r+0x1fc>)
 800b750:	9803      	ldr	r0, [sp, #12]
 800b752:	f7fc fe75 	bl	8008440 <_printf_float>
 800b756:	9004      	str	r0, [sp, #16]
 800b758:	9b04      	ldr	r3, [sp, #16]
 800b75a:	3301      	adds	r3, #1
 800b75c:	d1d3      	bne.n	800b706 <_svfiprintf_r+0x172>
 800b75e:	89bb      	ldrh	r3, [r7, #12]
 800b760:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b762:	065b      	lsls	r3, r3, #25
 800b764:	d400      	bmi.n	800b768 <_svfiprintf_r+0x1d4>
 800b766:	e72c      	b.n	800b5c2 <_svfiprintf_r+0x2e>
 800b768:	2001      	movs	r0, #1
 800b76a:	4240      	negs	r0, r0
 800b76c:	e729      	b.n	800b5c2 <_svfiprintf_r+0x2e>
 800b76e:	aa07      	add	r2, sp, #28
 800b770:	9200      	str	r2, [sp, #0]
 800b772:	0021      	movs	r1, r4
 800b774:	003a      	movs	r2, r7
 800b776:	4b06      	ldr	r3, [pc, #24]	; (800b790 <_svfiprintf_r+0x1fc>)
 800b778:	9803      	ldr	r0, [sp, #12]
 800b77a:	f7fd f927 	bl	80089cc <_printf_i>
 800b77e:	e7ea      	b.n	800b756 <_svfiprintf_r+0x1c2>
 800b780:	0800c35c 	.word	0x0800c35c
 800b784:	0800c362 	.word	0x0800c362
 800b788:	0800c366 	.word	0x0800c366
 800b78c:	08008441 	.word	0x08008441
 800b790:	0800b4d1 	.word	0x0800b4d1

0800b794 <__sfputc_r>:
 800b794:	6893      	ldr	r3, [r2, #8]
 800b796:	b510      	push	{r4, lr}
 800b798:	3b01      	subs	r3, #1
 800b79a:	6093      	str	r3, [r2, #8]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	da04      	bge.n	800b7aa <__sfputc_r+0x16>
 800b7a0:	6994      	ldr	r4, [r2, #24]
 800b7a2:	42a3      	cmp	r3, r4
 800b7a4:	db07      	blt.n	800b7b6 <__sfputc_r+0x22>
 800b7a6:	290a      	cmp	r1, #10
 800b7a8:	d005      	beq.n	800b7b6 <__sfputc_r+0x22>
 800b7aa:	6813      	ldr	r3, [r2, #0]
 800b7ac:	1c58      	adds	r0, r3, #1
 800b7ae:	6010      	str	r0, [r2, #0]
 800b7b0:	7019      	strb	r1, [r3, #0]
 800b7b2:	0008      	movs	r0, r1
 800b7b4:	bd10      	pop	{r4, pc}
 800b7b6:	f7fd fd51 	bl	800925c <__swbuf_r>
 800b7ba:	0001      	movs	r1, r0
 800b7bc:	e7f9      	b.n	800b7b2 <__sfputc_r+0x1e>

0800b7be <__sfputs_r>:
 800b7be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7c0:	0006      	movs	r6, r0
 800b7c2:	000f      	movs	r7, r1
 800b7c4:	0014      	movs	r4, r2
 800b7c6:	18d5      	adds	r5, r2, r3
 800b7c8:	42ac      	cmp	r4, r5
 800b7ca:	d101      	bne.n	800b7d0 <__sfputs_r+0x12>
 800b7cc:	2000      	movs	r0, #0
 800b7ce:	e007      	b.n	800b7e0 <__sfputs_r+0x22>
 800b7d0:	7821      	ldrb	r1, [r4, #0]
 800b7d2:	003a      	movs	r2, r7
 800b7d4:	0030      	movs	r0, r6
 800b7d6:	f7ff ffdd 	bl	800b794 <__sfputc_r>
 800b7da:	3401      	adds	r4, #1
 800b7dc:	1c43      	adds	r3, r0, #1
 800b7de:	d1f3      	bne.n	800b7c8 <__sfputs_r+0xa>
 800b7e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7e4 <_vfiprintf_r>:
 800b7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7e6:	b0a1      	sub	sp, #132	; 0x84
 800b7e8:	000f      	movs	r7, r1
 800b7ea:	0015      	movs	r5, r2
 800b7ec:	001e      	movs	r6, r3
 800b7ee:	9003      	str	r0, [sp, #12]
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	d004      	beq.n	800b7fe <_vfiprintf_r+0x1a>
 800b7f4:	6a03      	ldr	r3, [r0, #32]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d101      	bne.n	800b7fe <_vfiprintf_r+0x1a>
 800b7fa:	f7fd fc8f 	bl	800911c <__sinit>
 800b7fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b800:	07db      	lsls	r3, r3, #31
 800b802:	d405      	bmi.n	800b810 <_vfiprintf_r+0x2c>
 800b804:	89bb      	ldrh	r3, [r7, #12]
 800b806:	059b      	lsls	r3, r3, #22
 800b808:	d402      	bmi.n	800b810 <_vfiprintf_r+0x2c>
 800b80a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b80c:	f7fd fe63 	bl	80094d6 <__retarget_lock_acquire_recursive>
 800b810:	89bb      	ldrh	r3, [r7, #12]
 800b812:	071b      	lsls	r3, r3, #28
 800b814:	d502      	bpl.n	800b81c <_vfiprintf_r+0x38>
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d113      	bne.n	800b844 <_vfiprintf_r+0x60>
 800b81c:	0039      	movs	r1, r7
 800b81e:	9803      	ldr	r0, [sp, #12]
 800b820:	f7fd fd5e 	bl	80092e0 <__swsetup_r>
 800b824:	2800      	cmp	r0, #0
 800b826:	d00d      	beq.n	800b844 <_vfiprintf_r+0x60>
 800b828:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b82a:	07db      	lsls	r3, r3, #31
 800b82c:	d503      	bpl.n	800b836 <_vfiprintf_r+0x52>
 800b82e:	2001      	movs	r0, #1
 800b830:	4240      	negs	r0, r0
 800b832:	b021      	add	sp, #132	; 0x84
 800b834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b836:	89bb      	ldrh	r3, [r7, #12]
 800b838:	059b      	lsls	r3, r3, #22
 800b83a:	d4f8      	bmi.n	800b82e <_vfiprintf_r+0x4a>
 800b83c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b83e:	f7fd fe4b 	bl	80094d8 <__retarget_lock_release_recursive>
 800b842:	e7f4      	b.n	800b82e <_vfiprintf_r+0x4a>
 800b844:	2300      	movs	r3, #0
 800b846:	ac08      	add	r4, sp, #32
 800b848:	6163      	str	r3, [r4, #20]
 800b84a:	3320      	adds	r3, #32
 800b84c:	7663      	strb	r3, [r4, #25]
 800b84e:	3310      	adds	r3, #16
 800b850:	76a3      	strb	r3, [r4, #26]
 800b852:	9607      	str	r6, [sp, #28]
 800b854:	002e      	movs	r6, r5
 800b856:	7833      	ldrb	r3, [r6, #0]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d001      	beq.n	800b860 <_vfiprintf_r+0x7c>
 800b85c:	2b25      	cmp	r3, #37	; 0x25
 800b85e:	d148      	bne.n	800b8f2 <_vfiprintf_r+0x10e>
 800b860:	1b73      	subs	r3, r6, r5
 800b862:	9305      	str	r3, [sp, #20]
 800b864:	42ae      	cmp	r6, r5
 800b866:	d00b      	beq.n	800b880 <_vfiprintf_r+0x9c>
 800b868:	002a      	movs	r2, r5
 800b86a:	0039      	movs	r1, r7
 800b86c:	9803      	ldr	r0, [sp, #12]
 800b86e:	f7ff ffa6 	bl	800b7be <__sfputs_r>
 800b872:	3001      	adds	r0, #1
 800b874:	d100      	bne.n	800b878 <_vfiprintf_r+0x94>
 800b876:	e0af      	b.n	800b9d8 <_vfiprintf_r+0x1f4>
 800b878:	6963      	ldr	r3, [r4, #20]
 800b87a:	9a05      	ldr	r2, [sp, #20]
 800b87c:	189b      	adds	r3, r3, r2
 800b87e:	6163      	str	r3, [r4, #20]
 800b880:	7833      	ldrb	r3, [r6, #0]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d100      	bne.n	800b888 <_vfiprintf_r+0xa4>
 800b886:	e0a7      	b.n	800b9d8 <_vfiprintf_r+0x1f4>
 800b888:	2201      	movs	r2, #1
 800b88a:	2300      	movs	r3, #0
 800b88c:	4252      	negs	r2, r2
 800b88e:	6062      	str	r2, [r4, #4]
 800b890:	a904      	add	r1, sp, #16
 800b892:	3254      	adds	r2, #84	; 0x54
 800b894:	1852      	adds	r2, r2, r1
 800b896:	1c75      	adds	r5, r6, #1
 800b898:	6023      	str	r3, [r4, #0]
 800b89a:	60e3      	str	r3, [r4, #12]
 800b89c:	60a3      	str	r3, [r4, #8]
 800b89e:	7013      	strb	r3, [r2, #0]
 800b8a0:	65a3      	str	r3, [r4, #88]	; 0x58
 800b8a2:	4b59      	ldr	r3, [pc, #356]	; (800ba08 <_vfiprintf_r+0x224>)
 800b8a4:	2205      	movs	r2, #5
 800b8a6:	0018      	movs	r0, r3
 800b8a8:	7829      	ldrb	r1, [r5, #0]
 800b8aa:	9305      	str	r3, [sp, #20]
 800b8ac:	f7fd fe15 	bl	80094da <memchr>
 800b8b0:	1c6e      	adds	r6, r5, #1
 800b8b2:	2800      	cmp	r0, #0
 800b8b4:	d11f      	bne.n	800b8f6 <_vfiprintf_r+0x112>
 800b8b6:	6822      	ldr	r2, [r4, #0]
 800b8b8:	06d3      	lsls	r3, r2, #27
 800b8ba:	d504      	bpl.n	800b8c6 <_vfiprintf_r+0xe2>
 800b8bc:	2353      	movs	r3, #83	; 0x53
 800b8be:	a904      	add	r1, sp, #16
 800b8c0:	185b      	adds	r3, r3, r1
 800b8c2:	2120      	movs	r1, #32
 800b8c4:	7019      	strb	r1, [r3, #0]
 800b8c6:	0713      	lsls	r3, r2, #28
 800b8c8:	d504      	bpl.n	800b8d4 <_vfiprintf_r+0xf0>
 800b8ca:	2353      	movs	r3, #83	; 0x53
 800b8cc:	a904      	add	r1, sp, #16
 800b8ce:	185b      	adds	r3, r3, r1
 800b8d0:	212b      	movs	r1, #43	; 0x2b
 800b8d2:	7019      	strb	r1, [r3, #0]
 800b8d4:	782b      	ldrb	r3, [r5, #0]
 800b8d6:	2b2a      	cmp	r3, #42	; 0x2a
 800b8d8:	d016      	beq.n	800b908 <_vfiprintf_r+0x124>
 800b8da:	002e      	movs	r6, r5
 800b8dc:	2100      	movs	r1, #0
 800b8de:	200a      	movs	r0, #10
 800b8e0:	68e3      	ldr	r3, [r4, #12]
 800b8e2:	7832      	ldrb	r2, [r6, #0]
 800b8e4:	1c75      	adds	r5, r6, #1
 800b8e6:	3a30      	subs	r2, #48	; 0x30
 800b8e8:	2a09      	cmp	r2, #9
 800b8ea:	d94e      	bls.n	800b98a <_vfiprintf_r+0x1a6>
 800b8ec:	2900      	cmp	r1, #0
 800b8ee:	d111      	bne.n	800b914 <_vfiprintf_r+0x130>
 800b8f0:	e017      	b.n	800b922 <_vfiprintf_r+0x13e>
 800b8f2:	3601      	adds	r6, #1
 800b8f4:	e7af      	b.n	800b856 <_vfiprintf_r+0x72>
 800b8f6:	9b05      	ldr	r3, [sp, #20]
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	1ac0      	subs	r0, r0, r3
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	4083      	lsls	r3, r0
 800b900:	4313      	orrs	r3, r2
 800b902:	0035      	movs	r5, r6
 800b904:	6023      	str	r3, [r4, #0]
 800b906:	e7cc      	b.n	800b8a2 <_vfiprintf_r+0xbe>
 800b908:	9b07      	ldr	r3, [sp, #28]
 800b90a:	1d19      	adds	r1, r3, #4
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	9107      	str	r1, [sp, #28]
 800b910:	2b00      	cmp	r3, #0
 800b912:	db01      	blt.n	800b918 <_vfiprintf_r+0x134>
 800b914:	930b      	str	r3, [sp, #44]	; 0x2c
 800b916:	e004      	b.n	800b922 <_vfiprintf_r+0x13e>
 800b918:	425b      	negs	r3, r3
 800b91a:	60e3      	str	r3, [r4, #12]
 800b91c:	2302      	movs	r3, #2
 800b91e:	4313      	orrs	r3, r2
 800b920:	6023      	str	r3, [r4, #0]
 800b922:	7833      	ldrb	r3, [r6, #0]
 800b924:	2b2e      	cmp	r3, #46	; 0x2e
 800b926:	d10a      	bne.n	800b93e <_vfiprintf_r+0x15a>
 800b928:	7873      	ldrb	r3, [r6, #1]
 800b92a:	2b2a      	cmp	r3, #42	; 0x2a
 800b92c:	d135      	bne.n	800b99a <_vfiprintf_r+0x1b6>
 800b92e:	9b07      	ldr	r3, [sp, #28]
 800b930:	3602      	adds	r6, #2
 800b932:	1d1a      	adds	r2, r3, #4
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	9207      	str	r2, [sp, #28]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	db2b      	blt.n	800b994 <_vfiprintf_r+0x1b0>
 800b93c:	9309      	str	r3, [sp, #36]	; 0x24
 800b93e:	4d33      	ldr	r5, [pc, #204]	; (800ba0c <_vfiprintf_r+0x228>)
 800b940:	2203      	movs	r2, #3
 800b942:	0028      	movs	r0, r5
 800b944:	7831      	ldrb	r1, [r6, #0]
 800b946:	f7fd fdc8 	bl	80094da <memchr>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d006      	beq.n	800b95c <_vfiprintf_r+0x178>
 800b94e:	2340      	movs	r3, #64	; 0x40
 800b950:	1b40      	subs	r0, r0, r5
 800b952:	4083      	lsls	r3, r0
 800b954:	6822      	ldr	r2, [r4, #0]
 800b956:	3601      	adds	r6, #1
 800b958:	4313      	orrs	r3, r2
 800b95a:	6023      	str	r3, [r4, #0]
 800b95c:	7831      	ldrb	r1, [r6, #0]
 800b95e:	2206      	movs	r2, #6
 800b960:	482b      	ldr	r0, [pc, #172]	; (800ba10 <_vfiprintf_r+0x22c>)
 800b962:	1c75      	adds	r5, r6, #1
 800b964:	7621      	strb	r1, [r4, #24]
 800b966:	f7fd fdb8 	bl	80094da <memchr>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d043      	beq.n	800b9f6 <_vfiprintf_r+0x212>
 800b96e:	4b29      	ldr	r3, [pc, #164]	; (800ba14 <_vfiprintf_r+0x230>)
 800b970:	2b00      	cmp	r3, #0
 800b972:	d125      	bne.n	800b9c0 <_vfiprintf_r+0x1dc>
 800b974:	2207      	movs	r2, #7
 800b976:	9b07      	ldr	r3, [sp, #28]
 800b978:	3307      	adds	r3, #7
 800b97a:	4393      	bics	r3, r2
 800b97c:	3308      	adds	r3, #8
 800b97e:	9307      	str	r3, [sp, #28]
 800b980:	6963      	ldr	r3, [r4, #20]
 800b982:	9a04      	ldr	r2, [sp, #16]
 800b984:	189b      	adds	r3, r3, r2
 800b986:	6163      	str	r3, [r4, #20]
 800b988:	e764      	b.n	800b854 <_vfiprintf_r+0x70>
 800b98a:	4343      	muls	r3, r0
 800b98c:	002e      	movs	r6, r5
 800b98e:	2101      	movs	r1, #1
 800b990:	189b      	adds	r3, r3, r2
 800b992:	e7a6      	b.n	800b8e2 <_vfiprintf_r+0xfe>
 800b994:	2301      	movs	r3, #1
 800b996:	425b      	negs	r3, r3
 800b998:	e7d0      	b.n	800b93c <_vfiprintf_r+0x158>
 800b99a:	2300      	movs	r3, #0
 800b99c:	200a      	movs	r0, #10
 800b99e:	001a      	movs	r2, r3
 800b9a0:	3601      	adds	r6, #1
 800b9a2:	6063      	str	r3, [r4, #4]
 800b9a4:	7831      	ldrb	r1, [r6, #0]
 800b9a6:	1c75      	adds	r5, r6, #1
 800b9a8:	3930      	subs	r1, #48	; 0x30
 800b9aa:	2909      	cmp	r1, #9
 800b9ac:	d903      	bls.n	800b9b6 <_vfiprintf_r+0x1d2>
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d0c5      	beq.n	800b93e <_vfiprintf_r+0x15a>
 800b9b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b9b4:	e7c3      	b.n	800b93e <_vfiprintf_r+0x15a>
 800b9b6:	4342      	muls	r2, r0
 800b9b8:	002e      	movs	r6, r5
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	1852      	adds	r2, r2, r1
 800b9be:	e7f1      	b.n	800b9a4 <_vfiprintf_r+0x1c0>
 800b9c0:	aa07      	add	r2, sp, #28
 800b9c2:	9200      	str	r2, [sp, #0]
 800b9c4:	0021      	movs	r1, r4
 800b9c6:	003a      	movs	r2, r7
 800b9c8:	4b13      	ldr	r3, [pc, #76]	; (800ba18 <_vfiprintf_r+0x234>)
 800b9ca:	9803      	ldr	r0, [sp, #12]
 800b9cc:	f7fc fd38 	bl	8008440 <_printf_float>
 800b9d0:	9004      	str	r0, [sp, #16]
 800b9d2:	9b04      	ldr	r3, [sp, #16]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	d1d3      	bne.n	800b980 <_vfiprintf_r+0x19c>
 800b9d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b9da:	07db      	lsls	r3, r3, #31
 800b9dc:	d405      	bmi.n	800b9ea <_vfiprintf_r+0x206>
 800b9de:	89bb      	ldrh	r3, [r7, #12]
 800b9e0:	059b      	lsls	r3, r3, #22
 800b9e2:	d402      	bmi.n	800b9ea <_vfiprintf_r+0x206>
 800b9e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b9e6:	f7fd fd77 	bl	80094d8 <__retarget_lock_release_recursive>
 800b9ea:	89bb      	ldrh	r3, [r7, #12]
 800b9ec:	065b      	lsls	r3, r3, #25
 800b9ee:	d500      	bpl.n	800b9f2 <_vfiprintf_r+0x20e>
 800b9f0:	e71d      	b.n	800b82e <_vfiprintf_r+0x4a>
 800b9f2:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b9f4:	e71d      	b.n	800b832 <_vfiprintf_r+0x4e>
 800b9f6:	aa07      	add	r2, sp, #28
 800b9f8:	9200      	str	r2, [sp, #0]
 800b9fa:	0021      	movs	r1, r4
 800b9fc:	003a      	movs	r2, r7
 800b9fe:	4b06      	ldr	r3, [pc, #24]	; (800ba18 <_vfiprintf_r+0x234>)
 800ba00:	9803      	ldr	r0, [sp, #12]
 800ba02:	f7fc ffe3 	bl	80089cc <_printf_i>
 800ba06:	e7e3      	b.n	800b9d0 <_vfiprintf_r+0x1ec>
 800ba08:	0800c35c 	.word	0x0800c35c
 800ba0c:	0800c362 	.word	0x0800c362
 800ba10:	0800c366 	.word	0x0800c366
 800ba14:	08008441 	.word	0x08008441
 800ba18:	0800b7bf 	.word	0x0800b7bf

0800ba1c <__sflush_r>:
 800ba1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba1e:	898b      	ldrh	r3, [r1, #12]
 800ba20:	0005      	movs	r5, r0
 800ba22:	000c      	movs	r4, r1
 800ba24:	071a      	lsls	r2, r3, #28
 800ba26:	d45c      	bmi.n	800bae2 <__sflush_r+0xc6>
 800ba28:	684a      	ldr	r2, [r1, #4]
 800ba2a:	2a00      	cmp	r2, #0
 800ba2c:	dc04      	bgt.n	800ba38 <__sflush_r+0x1c>
 800ba2e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ba30:	2a00      	cmp	r2, #0
 800ba32:	dc01      	bgt.n	800ba38 <__sflush_r+0x1c>
 800ba34:	2000      	movs	r0, #0
 800ba36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba38:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ba3a:	2f00      	cmp	r7, #0
 800ba3c:	d0fa      	beq.n	800ba34 <__sflush_r+0x18>
 800ba3e:	2200      	movs	r2, #0
 800ba40:	2080      	movs	r0, #128	; 0x80
 800ba42:	682e      	ldr	r6, [r5, #0]
 800ba44:	602a      	str	r2, [r5, #0]
 800ba46:	001a      	movs	r2, r3
 800ba48:	0140      	lsls	r0, r0, #5
 800ba4a:	6a21      	ldr	r1, [r4, #32]
 800ba4c:	4002      	ands	r2, r0
 800ba4e:	4203      	tst	r3, r0
 800ba50:	d034      	beq.n	800babc <__sflush_r+0xa0>
 800ba52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	075b      	lsls	r3, r3, #29
 800ba58:	d506      	bpl.n	800ba68 <__sflush_r+0x4c>
 800ba5a:	6863      	ldr	r3, [r4, #4]
 800ba5c:	1ac0      	subs	r0, r0, r3
 800ba5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d001      	beq.n	800ba68 <__sflush_r+0x4c>
 800ba64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba66:	1ac0      	subs	r0, r0, r3
 800ba68:	0002      	movs	r2, r0
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	0028      	movs	r0, r5
 800ba6e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ba70:	6a21      	ldr	r1, [r4, #32]
 800ba72:	47b8      	blx	r7
 800ba74:	89a2      	ldrh	r2, [r4, #12]
 800ba76:	1c43      	adds	r3, r0, #1
 800ba78:	d106      	bne.n	800ba88 <__sflush_r+0x6c>
 800ba7a:	6829      	ldr	r1, [r5, #0]
 800ba7c:	291d      	cmp	r1, #29
 800ba7e:	d82c      	bhi.n	800bada <__sflush_r+0xbe>
 800ba80:	4b2a      	ldr	r3, [pc, #168]	; (800bb2c <__sflush_r+0x110>)
 800ba82:	410b      	asrs	r3, r1
 800ba84:	07db      	lsls	r3, r3, #31
 800ba86:	d428      	bmi.n	800bada <__sflush_r+0xbe>
 800ba88:	2300      	movs	r3, #0
 800ba8a:	6063      	str	r3, [r4, #4]
 800ba8c:	6923      	ldr	r3, [r4, #16]
 800ba8e:	6023      	str	r3, [r4, #0]
 800ba90:	04d2      	lsls	r2, r2, #19
 800ba92:	d505      	bpl.n	800baa0 <__sflush_r+0x84>
 800ba94:	1c43      	adds	r3, r0, #1
 800ba96:	d102      	bne.n	800ba9e <__sflush_r+0x82>
 800ba98:	682b      	ldr	r3, [r5, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d100      	bne.n	800baa0 <__sflush_r+0x84>
 800ba9e:	6560      	str	r0, [r4, #84]	; 0x54
 800baa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800baa2:	602e      	str	r6, [r5, #0]
 800baa4:	2900      	cmp	r1, #0
 800baa6:	d0c5      	beq.n	800ba34 <__sflush_r+0x18>
 800baa8:	0023      	movs	r3, r4
 800baaa:	3344      	adds	r3, #68	; 0x44
 800baac:	4299      	cmp	r1, r3
 800baae:	d002      	beq.n	800bab6 <__sflush_r+0x9a>
 800bab0:	0028      	movs	r0, r5
 800bab2:	f7fe fbcf 	bl	800a254 <_free_r>
 800bab6:	2000      	movs	r0, #0
 800bab8:	6360      	str	r0, [r4, #52]	; 0x34
 800baba:	e7bc      	b.n	800ba36 <__sflush_r+0x1a>
 800babc:	2301      	movs	r3, #1
 800babe:	0028      	movs	r0, r5
 800bac0:	47b8      	blx	r7
 800bac2:	1c43      	adds	r3, r0, #1
 800bac4:	d1c6      	bne.n	800ba54 <__sflush_r+0x38>
 800bac6:	682b      	ldr	r3, [r5, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d0c3      	beq.n	800ba54 <__sflush_r+0x38>
 800bacc:	2b1d      	cmp	r3, #29
 800bace:	d001      	beq.n	800bad4 <__sflush_r+0xb8>
 800bad0:	2b16      	cmp	r3, #22
 800bad2:	d101      	bne.n	800bad8 <__sflush_r+0xbc>
 800bad4:	602e      	str	r6, [r5, #0]
 800bad6:	e7ad      	b.n	800ba34 <__sflush_r+0x18>
 800bad8:	89a2      	ldrh	r2, [r4, #12]
 800bada:	2340      	movs	r3, #64	; 0x40
 800badc:	4313      	orrs	r3, r2
 800bade:	81a3      	strh	r3, [r4, #12]
 800bae0:	e7a9      	b.n	800ba36 <__sflush_r+0x1a>
 800bae2:	690e      	ldr	r6, [r1, #16]
 800bae4:	2e00      	cmp	r6, #0
 800bae6:	d0a5      	beq.n	800ba34 <__sflush_r+0x18>
 800bae8:	680f      	ldr	r7, [r1, #0]
 800baea:	600e      	str	r6, [r1, #0]
 800baec:	1bba      	subs	r2, r7, r6
 800baee:	9201      	str	r2, [sp, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	079b      	lsls	r3, r3, #30
 800baf4:	d100      	bne.n	800baf8 <__sflush_r+0xdc>
 800baf6:	694a      	ldr	r2, [r1, #20]
 800baf8:	60a2      	str	r2, [r4, #8]
 800bafa:	9b01      	ldr	r3, [sp, #4]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	dd99      	ble.n	800ba34 <__sflush_r+0x18>
 800bb00:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bb02:	0032      	movs	r2, r6
 800bb04:	001f      	movs	r7, r3
 800bb06:	0028      	movs	r0, r5
 800bb08:	9b01      	ldr	r3, [sp, #4]
 800bb0a:	6a21      	ldr	r1, [r4, #32]
 800bb0c:	47b8      	blx	r7
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	dc06      	bgt.n	800bb20 <__sflush_r+0x104>
 800bb12:	2340      	movs	r3, #64	; 0x40
 800bb14:	2001      	movs	r0, #1
 800bb16:	89a2      	ldrh	r2, [r4, #12]
 800bb18:	4240      	negs	r0, r0
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	81a3      	strh	r3, [r4, #12]
 800bb1e:	e78a      	b.n	800ba36 <__sflush_r+0x1a>
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	1836      	adds	r6, r6, r0
 800bb24:	1a1b      	subs	r3, r3, r0
 800bb26:	9301      	str	r3, [sp, #4]
 800bb28:	e7e7      	b.n	800bafa <__sflush_r+0xde>
 800bb2a:	46c0      	nop			; (mov r8, r8)
 800bb2c:	dfbffffe 	.word	0xdfbffffe

0800bb30 <_fflush_r>:
 800bb30:	690b      	ldr	r3, [r1, #16]
 800bb32:	b570      	push	{r4, r5, r6, lr}
 800bb34:	0005      	movs	r5, r0
 800bb36:	000c      	movs	r4, r1
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d102      	bne.n	800bb42 <_fflush_r+0x12>
 800bb3c:	2500      	movs	r5, #0
 800bb3e:	0028      	movs	r0, r5
 800bb40:	bd70      	pop	{r4, r5, r6, pc}
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d004      	beq.n	800bb50 <_fflush_r+0x20>
 800bb46:	6a03      	ldr	r3, [r0, #32]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d101      	bne.n	800bb50 <_fflush_r+0x20>
 800bb4c:	f7fd fae6 	bl	800911c <__sinit>
 800bb50:	220c      	movs	r2, #12
 800bb52:	5ea3      	ldrsh	r3, [r4, r2]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d0f1      	beq.n	800bb3c <_fflush_r+0xc>
 800bb58:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb5a:	07d2      	lsls	r2, r2, #31
 800bb5c:	d404      	bmi.n	800bb68 <_fflush_r+0x38>
 800bb5e:	059b      	lsls	r3, r3, #22
 800bb60:	d402      	bmi.n	800bb68 <_fflush_r+0x38>
 800bb62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb64:	f7fd fcb7 	bl	80094d6 <__retarget_lock_acquire_recursive>
 800bb68:	0028      	movs	r0, r5
 800bb6a:	0021      	movs	r1, r4
 800bb6c:	f7ff ff56 	bl	800ba1c <__sflush_r>
 800bb70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb72:	0005      	movs	r5, r0
 800bb74:	07db      	lsls	r3, r3, #31
 800bb76:	d4e2      	bmi.n	800bb3e <_fflush_r+0xe>
 800bb78:	89a3      	ldrh	r3, [r4, #12]
 800bb7a:	059b      	lsls	r3, r3, #22
 800bb7c:	d4df      	bmi.n	800bb3e <_fflush_r+0xe>
 800bb7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb80:	f7fd fcaa 	bl	80094d8 <__retarget_lock_release_recursive>
 800bb84:	e7db      	b.n	800bb3e <_fflush_r+0xe>
	...

0800bb88 <__swhatbuf_r>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	000e      	movs	r6, r1
 800bb8c:	001d      	movs	r5, r3
 800bb8e:	230e      	movs	r3, #14
 800bb90:	5ec9      	ldrsh	r1, [r1, r3]
 800bb92:	0014      	movs	r4, r2
 800bb94:	b096      	sub	sp, #88	; 0x58
 800bb96:	2900      	cmp	r1, #0
 800bb98:	da0c      	bge.n	800bbb4 <__swhatbuf_r+0x2c>
 800bb9a:	89b2      	ldrh	r2, [r6, #12]
 800bb9c:	2380      	movs	r3, #128	; 0x80
 800bb9e:	0011      	movs	r1, r2
 800bba0:	4019      	ands	r1, r3
 800bba2:	421a      	tst	r2, r3
 800bba4:	d013      	beq.n	800bbce <__swhatbuf_r+0x46>
 800bba6:	2100      	movs	r1, #0
 800bba8:	3b40      	subs	r3, #64	; 0x40
 800bbaa:	2000      	movs	r0, #0
 800bbac:	6029      	str	r1, [r5, #0]
 800bbae:	6023      	str	r3, [r4, #0]
 800bbb0:	b016      	add	sp, #88	; 0x58
 800bbb2:	bd70      	pop	{r4, r5, r6, pc}
 800bbb4:	466a      	mov	r2, sp
 800bbb6:	f000 f861 	bl	800bc7c <_fstat_r>
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	dbed      	blt.n	800bb9a <__swhatbuf_r+0x12>
 800bbbe:	23f0      	movs	r3, #240	; 0xf0
 800bbc0:	9901      	ldr	r1, [sp, #4]
 800bbc2:	021b      	lsls	r3, r3, #8
 800bbc4:	4019      	ands	r1, r3
 800bbc6:	4b03      	ldr	r3, [pc, #12]	; (800bbd4 <__swhatbuf_r+0x4c>)
 800bbc8:	18c9      	adds	r1, r1, r3
 800bbca:	424b      	negs	r3, r1
 800bbcc:	4159      	adcs	r1, r3
 800bbce:	2380      	movs	r3, #128	; 0x80
 800bbd0:	00db      	lsls	r3, r3, #3
 800bbd2:	e7ea      	b.n	800bbaa <__swhatbuf_r+0x22>
 800bbd4:	ffffe000 	.word	0xffffe000

0800bbd8 <__smakebuf_r>:
 800bbd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbda:	2602      	movs	r6, #2
 800bbdc:	898b      	ldrh	r3, [r1, #12]
 800bbde:	0005      	movs	r5, r0
 800bbe0:	000c      	movs	r4, r1
 800bbe2:	4233      	tst	r3, r6
 800bbe4:	d006      	beq.n	800bbf4 <__smakebuf_r+0x1c>
 800bbe6:	0023      	movs	r3, r4
 800bbe8:	3347      	adds	r3, #71	; 0x47
 800bbea:	6023      	str	r3, [r4, #0]
 800bbec:	6123      	str	r3, [r4, #16]
 800bbee:	2301      	movs	r3, #1
 800bbf0:	6163      	str	r3, [r4, #20]
 800bbf2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bbf4:	466a      	mov	r2, sp
 800bbf6:	ab01      	add	r3, sp, #4
 800bbf8:	f7ff ffc6 	bl	800bb88 <__swhatbuf_r>
 800bbfc:	9900      	ldr	r1, [sp, #0]
 800bbfe:	0007      	movs	r7, r0
 800bc00:	0028      	movs	r0, r5
 800bc02:	f7fe fef9 	bl	800a9f8 <_malloc_r>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	d108      	bne.n	800bc1c <__smakebuf_r+0x44>
 800bc0a:	220c      	movs	r2, #12
 800bc0c:	5ea3      	ldrsh	r3, [r4, r2]
 800bc0e:	059a      	lsls	r2, r3, #22
 800bc10:	d4ef      	bmi.n	800bbf2 <__smakebuf_r+0x1a>
 800bc12:	2203      	movs	r2, #3
 800bc14:	4393      	bics	r3, r2
 800bc16:	431e      	orrs	r6, r3
 800bc18:	81a6      	strh	r6, [r4, #12]
 800bc1a:	e7e4      	b.n	800bbe6 <__smakebuf_r+0xe>
 800bc1c:	2380      	movs	r3, #128	; 0x80
 800bc1e:	89a2      	ldrh	r2, [r4, #12]
 800bc20:	6020      	str	r0, [r4, #0]
 800bc22:	4313      	orrs	r3, r2
 800bc24:	81a3      	strh	r3, [r4, #12]
 800bc26:	9b00      	ldr	r3, [sp, #0]
 800bc28:	6120      	str	r0, [r4, #16]
 800bc2a:	6163      	str	r3, [r4, #20]
 800bc2c:	9b01      	ldr	r3, [sp, #4]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d00c      	beq.n	800bc4c <__smakebuf_r+0x74>
 800bc32:	0028      	movs	r0, r5
 800bc34:	230e      	movs	r3, #14
 800bc36:	5ee1      	ldrsh	r1, [r4, r3]
 800bc38:	f000 f832 	bl	800bca0 <_isatty_r>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	d005      	beq.n	800bc4c <__smakebuf_r+0x74>
 800bc40:	2303      	movs	r3, #3
 800bc42:	89a2      	ldrh	r2, [r4, #12]
 800bc44:	439a      	bics	r2, r3
 800bc46:	3b02      	subs	r3, #2
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	81a3      	strh	r3, [r4, #12]
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	433b      	orrs	r3, r7
 800bc50:	81a3      	strh	r3, [r4, #12]
 800bc52:	e7ce      	b.n	800bbf2 <__smakebuf_r+0x1a>

0800bc54 <memmove>:
 800bc54:	b510      	push	{r4, lr}
 800bc56:	4288      	cmp	r0, r1
 800bc58:	d902      	bls.n	800bc60 <memmove+0xc>
 800bc5a:	188b      	adds	r3, r1, r2
 800bc5c:	4298      	cmp	r0, r3
 800bc5e:	d303      	bcc.n	800bc68 <memmove+0x14>
 800bc60:	2300      	movs	r3, #0
 800bc62:	e007      	b.n	800bc74 <memmove+0x20>
 800bc64:	5c8b      	ldrb	r3, [r1, r2]
 800bc66:	5483      	strb	r3, [r0, r2]
 800bc68:	3a01      	subs	r2, #1
 800bc6a:	d2fb      	bcs.n	800bc64 <memmove+0x10>
 800bc6c:	bd10      	pop	{r4, pc}
 800bc6e:	5ccc      	ldrb	r4, [r1, r3]
 800bc70:	54c4      	strb	r4, [r0, r3]
 800bc72:	3301      	adds	r3, #1
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d1fa      	bne.n	800bc6e <memmove+0x1a>
 800bc78:	e7f8      	b.n	800bc6c <memmove+0x18>
	...

0800bc7c <_fstat_r>:
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	b570      	push	{r4, r5, r6, lr}
 800bc80:	4d06      	ldr	r5, [pc, #24]	; (800bc9c <_fstat_r+0x20>)
 800bc82:	0004      	movs	r4, r0
 800bc84:	0008      	movs	r0, r1
 800bc86:	0011      	movs	r1, r2
 800bc88:	602b      	str	r3, [r5, #0]
 800bc8a:	f7f7 fa80 	bl	800318e <_fstat>
 800bc8e:	1c43      	adds	r3, r0, #1
 800bc90:	d103      	bne.n	800bc9a <_fstat_r+0x1e>
 800bc92:	682b      	ldr	r3, [r5, #0]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d000      	beq.n	800bc9a <_fstat_r+0x1e>
 800bc98:	6023      	str	r3, [r4, #0]
 800bc9a:	bd70      	pop	{r4, r5, r6, pc}
 800bc9c:	20000a54 	.word	0x20000a54

0800bca0 <_isatty_r>:
 800bca0:	2300      	movs	r3, #0
 800bca2:	b570      	push	{r4, r5, r6, lr}
 800bca4:	4d06      	ldr	r5, [pc, #24]	; (800bcc0 <_isatty_r+0x20>)
 800bca6:	0004      	movs	r4, r0
 800bca8:	0008      	movs	r0, r1
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	f7f7 fa7d 	bl	80031aa <_isatty>
 800bcb0:	1c43      	adds	r3, r0, #1
 800bcb2:	d103      	bne.n	800bcbc <_isatty_r+0x1c>
 800bcb4:	682b      	ldr	r3, [r5, #0]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d000      	beq.n	800bcbc <_isatty_r+0x1c>
 800bcba:	6023      	str	r3, [r4, #0]
 800bcbc:	bd70      	pop	{r4, r5, r6, pc}
 800bcbe:	46c0      	nop			; (mov r8, r8)
 800bcc0:	20000a54 	.word	0x20000a54

0800bcc4 <_sbrk_r>:
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	b570      	push	{r4, r5, r6, lr}
 800bcc8:	4d06      	ldr	r5, [pc, #24]	; (800bce4 <_sbrk_r+0x20>)
 800bcca:	0004      	movs	r4, r0
 800bccc:	0008      	movs	r0, r1
 800bcce:	602b      	str	r3, [r5, #0]
 800bcd0:	f7f7 fa80 	bl	80031d4 <_sbrk>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d103      	bne.n	800bce0 <_sbrk_r+0x1c>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d000      	beq.n	800bce0 <_sbrk_r+0x1c>
 800bcde:	6023      	str	r3, [r4, #0]
 800bce0:	bd70      	pop	{r4, r5, r6, pc}
 800bce2:	46c0      	nop			; (mov r8, r8)
 800bce4:	20000a54 	.word	0x20000a54

0800bce8 <__assert_func>:
 800bce8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800bcea:	0014      	movs	r4, r2
 800bcec:	001a      	movs	r2, r3
 800bcee:	4b09      	ldr	r3, [pc, #36]	; (800bd14 <__assert_func+0x2c>)
 800bcf0:	0005      	movs	r5, r0
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	000e      	movs	r6, r1
 800bcf6:	68d8      	ldr	r0, [r3, #12]
 800bcf8:	4b07      	ldr	r3, [pc, #28]	; (800bd18 <__assert_func+0x30>)
 800bcfa:	2c00      	cmp	r4, #0
 800bcfc:	d101      	bne.n	800bd02 <__assert_func+0x1a>
 800bcfe:	4b07      	ldr	r3, [pc, #28]	; (800bd1c <__assert_func+0x34>)
 800bd00:	001c      	movs	r4, r3
 800bd02:	4907      	ldr	r1, [pc, #28]	; (800bd20 <__assert_func+0x38>)
 800bd04:	9301      	str	r3, [sp, #4]
 800bd06:	9402      	str	r4, [sp, #8]
 800bd08:	002b      	movs	r3, r5
 800bd0a:	9600      	str	r6, [sp, #0]
 800bd0c:	f000 f866 	bl	800bddc <fiprintf>
 800bd10:	f000 f874 	bl	800bdfc <abort>
 800bd14:	200001d0 	.word	0x200001d0
 800bd18:	0800c36d 	.word	0x0800c36d
 800bd1c:	0800c3a8 	.word	0x0800c3a8
 800bd20:	0800c37a 	.word	0x0800c37a

0800bd24 <_calloc_r>:
 800bd24:	b570      	push	{r4, r5, r6, lr}
 800bd26:	0c0b      	lsrs	r3, r1, #16
 800bd28:	0c15      	lsrs	r5, r2, #16
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d11e      	bne.n	800bd6c <_calloc_r+0x48>
 800bd2e:	2d00      	cmp	r5, #0
 800bd30:	d10c      	bne.n	800bd4c <_calloc_r+0x28>
 800bd32:	b289      	uxth	r1, r1
 800bd34:	b294      	uxth	r4, r2
 800bd36:	434c      	muls	r4, r1
 800bd38:	0021      	movs	r1, r4
 800bd3a:	f7fe fe5d 	bl	800a9f8 <_malloc_r>
 800bd3e:	1e05      	subs	r5, r0, #0
 800bd40:	d01b      	beq.n	800bd7a <_calloc_r+0x56>
 800bd42:	0022      	movs	r2, r4
 800bd44:	2100      	movs	r1, #0
 800bd46:	f7fd fb2f 	bl	80093a8 <memset>
 800bd4a:	e016      	b.n	800bd7a <_calloc_r+0x56>
 800bd4c:	1c2b      	adds	r3, r5, #0
 800bd4e:	1c0c      	adds	r4, r1, #0
 800bd50:	b289      	uxth	r1, r1
 800bd52:	b292      	uxth	r2, r2
 800bd54:	434a      	muls	r2, r1
 800bd56:	b2a1      	uxth	r1, r4
 800bd58:	b29c      	uxth	r4, r3
 800bd5a:	434c      	muls	r4, r1
 800bd5c:	0c13      	lsrs	r3, r2, #16
 800bd5e:	18e4      	adds	r4, r4, r3
 800bd60:	0c23      	lsrs	r3, r4, #16
 800bd62:	d107      	bne.n	800bd74 <_calloc_r+0x50>
 800bd64:	0424      	lsls	r4, r4, #16
 800bd66:	b292      	uxth	r2, r2
 800bd68:	4314      	orrs	r4, r2
 800bd6a:	e7e5      	b.n	800bd38 <_calloc_r+0x14>
 800bd6c:	2d00      	cmp	r5, #0
 800bd6e:	d101      	bne.n	800bd74 <_calloc_r+0x50>
 800bd70:	1c14      	adds	r4, r2, #0
 800bd72:	e7ed      	b.n	800bd50 <_calloc_r+0x2c>
 800bd74:	230c      	movs	r3, #12
 800bd76:	2500      	movs	r5, #0
 800bd78:	6003      	str	r3, [r0, #0]
 800bd7a:	0028      	movs	r0, r5
 800bd7c:	bd70      	pop	{r4, r5, r6, pc}

0800bd7e <_realloc_r>:
 800bd7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd80:	0007      	movs	r7, r0
 800bd82:	000e      	movs	r6, r1
 800bd84:	0014      	movs	r4, r2
 800bd86:	2900      	cmp	r1, #0
 800bd88:	d105      	bne.n	800bd96 <_realloc_r+0x18>
 800bd8a:	0011      	movs	r1, r2
 800bd8c:	f7fe fe34 	bl	800a9f8 <_malloc_r>
 800bd90:	0005      	movs	r5, r0
 800bd92:	0028      	movs	r0, r5
 800bd94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bd96:	2a00      	cmp	r2, #0
 800bd98:	d103      	bne.n	800bda2 <_realloc_r+0x24>
 800bd9a:	f7fe fa5b 	bl	800a254 <_free_r>
 800bd9e:	0025      	movs	r5, r4
 800bda0:	e7f7      	b.n	800bd92 <_realloc_r+0x14>
 800bda2:	f000 f832 	bl	800be0a <_malloc_usable_size_r>
 800bda6:	9001      	str	r0, [sp, #4]
 800bda8:	4284      	cmp	r4, r0
 800bdaa:	d803      	bhi.n	800bdb4 <_realloc_r+0x36>
 800bdac:	0035      	movs	r5, r6
 800bdae:	0843      	lsrs	r3, r0, #1
 800bdb0:	42a3      	cmp	r3, r4
 800bdb2:	d3ee      	bcc.n	800bd92 <_realloc_r+0x14>
 800bdb4:	0021      	movs	r1, r4
 800bdb6:	0038      	movs	r0, r7
 800bdb8:	f7fe fe1e 	bl	800a9f8 <_malloc_r>
 800bdbc:	1e05      	subs	r5, r0, #0
 800bdbe:	d0e8      	beq.n	800bd92 <_realloc_r+0x14>
 800bdc0:	9b01      	ldr	r3, [sp, #4]
 800bdc2:	0022      	movs	r2, r4
 800bdc4:	429c      	cmp	r4, r3
 800bdc6:	d900      	bls.n	800bdca <_realloc_r+0x4c>
 800bdc8:	001a      	movs	r2, r3
 800bdca:	0031      	movs	r1, r6
 800bdcc:	0028      	movs	r0, r5
 800bdce:	f7fd fb8f 	bl	80094f0 <memcpy>
 800bdd2:	0031      	movs	r1, r6
 800bdd4:	0038      	movs	r0, r7
 800bdd6:	f7fe fa3d 	bl	800a254 <_free_r>
 800bdda:	e7da      	b.n	800bd92 <_realloc_r+0x14>

0800bddc <fiprintf>:
 800bddc:	b40e      	push	{r1, r2, r3}
 800bdde:	b517      	push	{r0, r1, r2, r4, lr}
 800bde0:	4c05      	ldr	r4, [pc, #20]	; (800bdf8 <fiprintf+0x1c>)
 800bde2:	ab05      	add	r3, sp, #20
 800bde4:	cb04      	ldmia	r3!, {r2}
 800bde6:	0001      	movs	r1, r0
 800bde8:	6820      	ldr	r0, [r4, #0]
 800bdea:	9301      	str	r3, [sp, #4]
 800bdec:	f7ff fcfa 	bl	800b7e4 <_vfiprintf_r>
 800bdf0:	bc1e      	pop	{r1, r2, r3, r4}
 800bdf2:	bc08      	pop	{r3}
 800bdf4:	b003      	add	sp, #12
 800bdf6:	4718      	bx	r3
 800bdf8:	200001d0 	.word	0x200001d0

0800bdfc <abort>:
 800bdfc:	2006      	movs	r0, #6
 800bdfe:	b510      	push	{r4, lr}
 800be00:	f000 f836 	bl	800be70 <raise>
 800be04:	2001      	movs	r0, #1
 800be06:	f7f7 f973 	bl	80030f0 <_exit>

0800be0a <_malloc_usable_size_r>:
 800be0a:	1f0b      	subs	r3, r1, #4
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	1f18      	subs	r0, r3, #4
 800be10:	2b00      	cmp	r3, #0
 800be12:	da01      	bge.n	800be18 <_malloc_usable_size_r+0xe>
 800be14:	580b      	ldr	r3, [r1, r0]
 800be16:	18c0      	adds	r0, r0, r3
 800be18:	4770      	bx	lr

0800be1a <_raise_r>:
 800be1a:	b570      	push	{r4, r5, r6, lr}
 800be1c:	0004      	movs	r4, r0
 800be1e:	000d      	movs	r5, r1
 800be20:	291f      	cmp	r1, #31
 800be22:	d904      	bls.n	800be2e <_raise_r+0x14>
 800be24:	2316      	movs	r3, #22
 800be26:	6003      	str	r3, [r0, #0]
 800be28:	2001      	movs	r0, #1
 800be2a:	4240      	negs	r0, r0
 800be2c:	bd70      	pop	{r4, r5, r6, pc}
 800be2e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800be30:	2b00      	cmp	r3, #0
 800be32:	d004      	beq.n	800be3e <_raise_r+0x24>
 800be34:	008a      	lsls	r2, r1, #2
 800be36:	189b      	adds	r3, r3, r2
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	2a00      	cmp	r2, #0
 800be3c:	d108      	bne.n	800be50 <_raise_r+0x36>
 800be3e:	0020      	movs	r0, r4
 800be40:	f000 f832 	bl	800bea8 <_getpid_r>
 800be44:	002a      	movs	r2, r5
 800be46:	0001      	movs	r1, r0
 800be48:	0020      	movs	r0, r4
 800be4a:	f000 f81b 	bl	800be84 <_kill_r>
 800be4e:	e7ed      	b.n	800be2c <_raise_r+0x12>
 800be50:	2000      	movs	r0, #0
 800be52:	2a01      	cmp	r2, #1
 800be54:	d0ea      	beq.n	800be2c <_raise_r+0x12>
 800be56:	1c51      	adds	r1, r2, #1
 800be58:	d103      	bne.n	800be62 <_raise_r+0x48>
 800be5a:	2316      	movs	r3, #22
 800be5c:	3001      	adds	r0, #1
 800be5e:	6023      	str	r3, [r4, #0]
 800be60:	e7e4      	b.n	800be2c <_raise_r+0x12>
 800be62:	2400      	movs	r4, #0
 800be64:	0028      	movs	r0, r5
 800be66:	601c      	str	r4, [r3, #0]
 800be68:	4790      	blx	r2
 800be6a:	0020      	movs	r0, r4
 800be6c:	e7de      	b.n	800be2c <_raise_r+0x12>
	...

0800be70 <raise>:
 800be70:	b510      	push	{r4, lr}
 800be72:	4b03      	ldr	r3, [pc, #12]	; (800be80 <raise+0x10>)
 800be74:	0001      	movs	r1, r0
 800be76:	6818      	ldr	r0, [r3, #0]
 800be78:	f7ff ffcf 	bl	800be1a <_raise_r>
 800be7c:	bd10      	pop	{r4, pc}
 800be7e:	46c0      	nop			; (mov r8, r8)
 800be80:	200001d0 	.word	0x200001d0

0800be84 <_kill_r>:
 800be84:	2300      	movs	r3, #0
 800be86:	b570      	push	{r4, r5, r6, lr}
 800be88:	4d06      	ldr	r5, [pc, #24]	; (800bea4 <_kill_r+0x20>)
 800be8a:	0004      	movs	r4, r0
 800be8c:	0008      	movs	r0, r1
 800be8e:	0011      	movs	r1, r2
 800be90:	602b      	str	r3, [r5, #0]
 800be92:	f7f7 f91d 	bl	80030d0 <_kill>
 800be96:	1c43      	adds	r3, r0, #1
 800be98:	d103      	bne.n	800bea2 <_kill_r+0x1e>
 800be9a:	682b      	ldr	r3, [r5, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d000      	beq.n	800bea2 <_kill_r+0x1e>
 800bea0:	6023      	str	r3, [r4, #0]
 800bea2:	bd70      	pop	{r4, r5, r6, pc}
 800bea4:	20000a54 	.word	0x20000a54

0800bea8 <_getpid_r>:
 800bea8:	b510      	push	{r4, lr}
 800beaa:	f7f7 f90b 	bl	80030c4 <_getpid>
 800beae:	bd10      	pop	{r4, pc}

0800beb0 <_init>:
 800beb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beb2:	46c0      	nop			; (mov r8, r8)
 800beb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beb6:	bc08      	pop	{r3}
 800beb8:	469e      	mov	lr, r3
 800beba:	4770      	bx	lr

0800bebc <_fini>:
 800bebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bebe:	46c0      	nop			; (mov r8, r8)
 800bec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bec2:	bc08      	pop	{r3}
 800bec4:	469e      	mov	lr, r3
 800bec6:	4770      	bx	lr
