{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615550420422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615550420422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 17:30:20 2021 " "Processing started: Fri Mar 12 17:30:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615550420422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550420422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550420422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615550420717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615550420717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429385 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429386 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORMux-ARCH " "Found design unit 1: ORMux-ARCH" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORMux " "Found entity 1: ORMux" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429389 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429391 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDMux-ARCH " "Found design unit 1: ANDMux-ARCH" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ANDMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDMux " "Found entity 1: ANDMux" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ANDMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-ARCHGen " "Found design unit 1: Generator-ARCHGen" {  } { { "Generator.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "Generator.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTMux-ARCH " "Found design unit 1: NOTMux-ARCH" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NOTMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429395 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTMux " "Found entity 1: NOTMux" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NOTMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORMux-ARCH " "Found design unit 1: XORMux-ARCH" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/XORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429396 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORMux " "Found entity 1: XORMux" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/XORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "propogate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file propogate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Propogate-ARCHProp " "Found design unit 1: Propogate-ARCHProp" {  } { { "Propogate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Propogate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Propogate " "Found entity 1: Propogate" {  } { { "Propogate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Propogate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genandprop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genandprop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenAndProp-ARCHGaP " "Found design unit 1: GenAndProp-ARCHGaP" {  } { { "GenAndProp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429399 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenAndProp " "Found entity 1: GenAndProp" {  } { { "GenAndProp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpreprocess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderpreprocess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderPreprocess-ARCHPre " "Found design unit 1: AdderPreprocess-ARCHPre" {  } { { "AdderPreprocess.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPreprocess.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429400 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderPreprocess " "Found entity 1: AdderPreprocess" {  } { { "AdderPreprocess.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPreprocess.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429400 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" EightbitKogStonAddSub.vhd(69) " "VHDL syntax error at EightbitKogStonAddSub.vhd(69) near text \"end\";  expecting \";\"" {  } { { "EightbitKogStonAddSub.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitkogstonaddsub.vhd 0 0 " "Found 0 design units, including 0 entities, in source file eightbitkogstonaddsub.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercombine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addercombine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderCombine-ARCHComb " "Found design unit 1: AdderCombine-ARCHComb" {  } { { "AdderCombine.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderCombine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429403 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderCombine " "Found entity 1: AdderCombine" {  } { { "AdderCombine.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderCombine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderprefix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderprefix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderPrefix-ARCHPre " "Found design unit 1: AdderPrefix-ARCHPre" {  } { { "AdderPrefix.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPrefix.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429405 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderPrefix " "Found entity 1: AdderPrefix" {  } { { "AdderPrefix.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPrefix.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryHelper-ARCHCarryHelp " "Found design unit 1: CarryHelper-ARCHCarryHelp" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CarryCalc-ARCHCarry " "Found design unit 2: CarryCalc-ARCHCarry" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429406 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryHelper " "Found entity 1: CarryHelper" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429406 ""} { "Info" "ISGN_ENTITY_NAME" "2 CarryCalc " "Found entity 2: CarryCalc" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorxormux.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vectorxormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VectorXORMux2-ARCHXOR2 " "Found design unit 1: VectorXORMux2-ARCHXOR2" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VectorXORMux-ARCHXOR1 " "Found design unit 2: VectorXORMux-ARCHXOR1" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429408 ""} { "Info" "ISGN_ENTITY_NAME" "1 VectorXORMux2 " "Found entity 1: VectorXORMux2" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429408 ""} { "Info" "ISGN_ENTITY_NAME" "2 VectorXORMux " "Found entity 2: VectorXORMux" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615550429408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615550429522 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 12 17:30:29 2021 " "Processing ended: Fri Mar 12 17:30:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615550429522 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615550429522 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615550429522 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615550429522 ""}
