ISim log file
Running: C:\Users\Martina\Desktop\EV-20-Grupo2\rom_pipeline_merge\MROM_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Martina/Desktop/EV-20-Grupo2/rom_pipeline_merge/MROM_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: File MicroinstructionROM.mif referenced on C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v at line 50 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
# isim force add /MROM/Bus_B 0110000 -radix bin
# isim force add /MROM/CLK_ROM 1 -radix bin -value 0 -radix bin -time 17500 ps -repeat 35 ns
# isim force add /MROM/ROM_RESET 0 -radix bin
# run 1.00us
