/*
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
 *
 * Copyright (C) 2015 Martin Blumenstingl <martin.blumenstingl@googlemail.com>
 */

#include <dt-bindings/clock/lantiq-pmu-grx300.h>
#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/types.h>

#include "clk-xway.h"

#define GRX300_PMU(_id, _name, _func, _parent, _flags, _dev, _con) \
	PMU_GATE(GRX300_PMU_GATE_##_id, _name, _func, _parent, _flags, _dev, _con)

static unsigned long ltq_grx300_sys_recalc_rate(struct clk_hw *hw,
						unsigned long parent_rate)
{
	struct ltq_cgu_clk *cgu_clk = to_ltq_cgu_clk(hw);
	unsigned int sys_sel;
	unsigned long rate;

	sys_sel = (ltq_cgu_clk_read(cgu_clk, CGU_SYS_XRX) >> 9) & 0x3;

	switch (sys_sel){
	case 0:
		rate = CLOCK_600M;
		break;
	case 1:
		rate = CLOCK_666M;
		break;
	case 2:
		rate = CLOCK_720M;
		break;
	default:
		pr_warn("%s: Unknown sys sel: %u\n", __func__, sys_sel);
		rate = CLOCK_600M;
		break;
	}

	return rate;
}

static unsigned long ltq_grx300_cpu_recalc_rate(struct clk_hw *hw,
						unsigned long parent_rate)
{
	struct ltq_cgu_clk *cgu_clk = to_ltq_cgu_clk(hw);
	unsigned int cpu_div;
	unsigned long rate;

	cpu_div = ltq_cgu_clk_read(cgu_clk, CGU_SYS_XRX) >> 4 & 0x7;

	switch (cpu_div) {
	case 0:
		rate = parent_rate;
		break;
	case 1:
		rate = parent_rate / 2;
		break;
	case 2:
		rate = parent_rate / 4;
		break;
	default:
		pr_warn("%s: Unknown cpu div: %u\n", __func__, cpu_div);
		rate = parent_rate;
		break;
	}

	return rate;
}

unsigned long ltq_grx300_fpi_recalc_rate(struct clk_hw *hw,
					 unsigned long parent_rate)
{
	struct ltq_cgu_clk *cgu_clk = to_ltq_cgu_clk(hw);
	unsigned int fpi_div;
	unsigned long rate;

	fpi_div = ltq_cgu_clk_read(cgu_clk, CGU_SYS_XRX) & 0x7;

	switch (fpi_div) {
	case 0:
		rate = parent_rate;
		break;
	case 1:
		rate = parent_rate / 2;
		break;
	case 2:
		rate = parent_rate / 4;
		break;
	default:
		pr_warn("%s: Unknown fpi div: %u\n", __func__, fpi_div);
		rate = parent_rate;
		break;
	}

	return rate;
}

unsigned long ltq_grx300_pp32_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	struct ltq_cgu_clk *cgu_clk = to_ltq_cgu_clk(hw);
	unsigned int ppe_sel;
	unsigned long rate;

	ppe_sel = (ltq_cgu_clk_read(cgu_clk, CGU_SYS) >> 16) & 0x7;

	switch (ppe_sel) {
	case 1:
		rate = CLOCK_250M;
		break;
	case 2:
		rate = CLOCK_432M;
		break;
	case 4:
		rate = CLOCK_400M;
		break;
	default:
		pr_warn("%s: Unknown ppe sel: %u\n", __func__, ppe_sel);
		rate = CLOCK_250M;
		break;
	}

	return rate;
}

const struct clk_ops grx300_sys_clk_ops = {
	.recalc_rate = ltq_grx300_sys_recalc_rate,
};

const struct clk_ops grx300_cpu_clk_ops = {
	.recalc_rate = ltq_grx300_cpu_recalc_rate,
};

const struct clk_ops grx300_fpi_clk_ops = {
	.recalc_rate = ltq_grx300_fpi_recalc_rate,
};

const struct clk_ops grx300_pp32_clk_ops = {
	.recalc_rate = ltq_grx300_pp32_recalc_rate,
};

static void __init grx300_cgu_clocks_init_dt(struct device_node *np)
{
	struct ltq_cgu_clocks cgu_clocks = {};
	struct clk *sys_clk;

	ltq_xway_cgu_init_dt(np);

	ltq_xrx_cgu_select_gphy_clk_input(np);

	sys_clk = ltq_cgu_register_clk("sys", NULL, &grx300_sys_clk_ops);
	if (clk_register_clkdev(sys_clk, "sys", NULL))
		pr_err("%s: Failed to register the sys clkdev\n", __func__);

	cgu_clocks.cpu_clk = ltq_cgu_register_clk("cpu", "sys",
						  &grx300_cpu_clk_ops);
	cgu_clocks.fpi_clk = ltq_cgu_register_clk("fpi", "sys",
						  &grx300_fpi_clk_ops);
	cgu_clocks.io_clk = cgu_clocks.fpi_clk; /* FPI clock is used for IO */
	cgu_clocks.pp32_clk = ltq_cgu_register_clk("pp32", NULL,
						   &grx300_pp32_clk_ops);

	ltq_cgu_clk_of_add_provider(np, &cgu_clocks);
}

CLK_OF_DECLARE(cgu_grx300, "lantiq,grx300-cgu", grx300_cgu_clocks_init_dt);

void grx300_cgu_clocks_init_compat(struct device_node *np)
{
	grx300_cgu_clocks_init_dt(np);
}

static struct ltq_xway_pmu_gate grx300_pmu_gates[] __initdata = {
	GRX300_PMU(DFEV0, "dfev0", 2, NULL, 0, NULL, NULL),
	GRX300_PMU(DFEV1, "dfev1", 3, NULL, 0, NULL, NULL),
	GRX300_PMU(DMA, "dma", 5, NULL, 0, "1e104100.dma", NULL),
	GRX300_PMU(USB0_CTRL, "usb0_ctrl", 6, NULL, 0, "1e101000.usb", "ctl"),
	GRX300_PMU(USIF, "usif", 7, NULL, 0, "1da00000.usif", NULL),
	GRX300_PMU(SPI, "spi", 8, NULL, 0, "1e100800.spi", NULL),
	GRX300_PMU(EBU, "ebu", 10, NULL, CLK_IGNORE_UNUSED, "1e105300.ebu", NULL),
	GRX300_PMU(STP, "ledc", 11, NULL, 0, "1e100bb0.stp", NULL),
	GRX300_PMU(GPTC, "gptu", 12, NULL, 0, "1e100a00.gptu", NULL),
	GRX300_PMU(UART1, "serial1", 17, NULL, CLK_IGNORE_UNUSED, "1e100c00.serial", NULL),
	GRX300_PMU(DEU, "deu", 20, NULL, 0, "1e103100.deu", NULL),
	GRX300_PMU(PPE_TC, "ppe_tc", 21, NULL, 0, NULL, NULL),
	GRX300_PMU(PPE_EMA, "ppe_ema", 22, NULL, 0, NULL, NULL),
	GRX300_PMU(PPE_DPLUS, "ppe_dplus", 23, NULL, 0, "1e108000.eth", "ppe_dplus"),
	GRX300_PMU(TDM, "tdm", 25, NULL, 0, NULL, NULL),
	GRX300_PMU(USB1_CTRL, "usb1_ctrl", 27, NULL, 0, "1e106000.usb", "ctl"),
	GRX300_PMU(SWITCH, "switch", 28, NULL, 0, "1e108000.eth", "switch"),
	GRX300_PMU(PCIE0_CTRL, "pcie0_ctrl", 33, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE1_CTRL, "pcie1_ctrl", 34, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE0_PDI, "pcie0_pdi", 36, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE0_MSI, "pcie0_msi", 37, NULL, 0, NULL, NULL),
	GRX300_PMU(DDR_CKE, "ddr_cke", 38, NULL, CLK_IGNORE_UNUSED, NULL, NULL),
	GRX300_PMU(PCIE1_PDI, "pcie1_pdi", 52, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE1_MSI, "pcie1_phy", 53, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE2_CTRL, "pcie2_ctrl", 57, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE2_PDI, "pcie2_pdi", 58, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE2_MSI, "pcie2_msi", 59, NULL, 0, NULL, NULL),
	GRX300_PMU(USB0_PHY, "usb0_phy", 64, NULL, 0, "1e101000.usb", "phy"),
	GRX300_PMU(USB1_PHY, "usb1_phy", 65, NULL, 0, "1e106000.usb", "phy"),
	GRX300_PMU(PCIE0_PHY, "pcie0_phy", 72, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE1_PHY, "pcie1_phy", 73, NULL, 0, NULL, NULL),
	GRX300_PMU(PCIE2_PHY, "pcie2_phy", 74, NULL, 0, NULL, NULL),
	GRX300_PMU(DCDC_2V5, "dcdc_2v5", 81, NULL, CLK_IGNORE_UNUSED, NULL, NULL),
	GRX300_PMU(DCDC_1VX, "dcdc_1vx", 82, NULL, CLK_IGNORE_UNUSED, NULL, NULL),
	GRX300_PMU(DCDC_1V0, "dcdc_1v0", 83, NULL, CLK_IGNORE_UNUSED, NULL, NULL),
};

static void __init grx300_pmu_clk_gates_init_dt(struct device_node *np)
{
	ltq_xway_pmu_register_gates(np,
				    grx300_pmu_gates,
				    ARRAY_SIZE(grx300_pmu_gates),
				    &xrx300_pmu_clk_gate_ops);
}

CLK_OF_DECLARE(pmu_grx300, "lantiq,grx300-pmu", grx300_pmu_clk_gates_init_dt);

void grx300_pmu_clocks_init_compat(struct device_node *np)
{
	grx300_pmu_clk_gates_init_dt(np);
}
