verilog xil_defaultlib --include "E:/vivado/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/a342/MJ_OBUFGDS.v" \
"../../../bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/sim/design_1_MJ_OBUFGDS_0_0.v" \
"../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/b1d5/MJ_IBUFG_DS.v" \
"../../../bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/sim/design_1_MJ_IBUFG_DS_0_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/c768/ADS4249_Decode.v" \
"../../../bd/design_1/ip/design_1_ADS4249_Decode_0_1/sim/design_1_ADS4249_Decode_0_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "E:/vivado/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "E:/vivado/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_2/sim/design_1_fifo_generator_0_2.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_2_0/sim/design_1_fifo_generator_2_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_2_1/sim/design_1_fifo_generator_2_1.v" \
"../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/0696/MJ_inputclk_ds_gbuf.v" \
"../../../bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/sim/design_1_MJ_inputclk_ds_gbuf_0_0.v" \
"../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/49e2/mj_not.v" \
"../../../bd/design_1/ip/design_1_mj_not_0_0/sim/design_1_mj_not_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ipshared/9a4c/hdl/count.v" \
"../../../bd/design_1/ipshared/9a4c/hdl/count_ip_v1_0_S0_AXI.v" \
"../../../bd/design_1/ipshared/9a4c/hdl/count_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_count_ip_0_2/sim/design_1_count_ip_0_2.v" \
"../../../bd/design_1/ipshared/98c0/src/CNTtest.v" \
"../../../bd/design_1/ip/design_1_CNTtest_0_1/sim/design_1_CNTtest_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s01_data_fifo_0/sim/design_1_s01_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
