{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651433113190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433113194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:25:13 2022 " "Processing started: Sun May 01 14:25:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433113194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433113194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433113194 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651433114213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121473 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121564 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121564 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121564 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121564 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121638 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121648 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_007 " "Found entity 2: final_project_soc_mm_interconnect_0_router_007" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121657 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_003 " "Found entity 2: final_project_soc_mm_interconnect_0_router_003" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121663 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121673 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433121682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121685 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_usb_rst " "Found entity 1: final_project_soc_usb_rst" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_usb_gpx " "Found entity 1: final_project_soc_usb_gpx" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_timer " "Found entity 1: final_project_soc_timer" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_timer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_spi_0 " "Found entity 1: final_project_soc_spi_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121776 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121776 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_vg92 " "Found entity 3: final_project_soc_sdram_pll_altpll_vg92" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121776 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121787 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0 " "Found entity 1: final_project_soc_nios2_gen2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433121796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433121796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_ic_data_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: final_project_soc_nios2_gen2_0_cpu_ic_tag_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_gen2_0_cpu_bht_module " "Found entity 3: final_project_soc_nios2_gen2_0_cpu_bht_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: final_project_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: final_project_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: final_project_soc_nios2_gen2_0_cpu_dc_tag_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: final_project_soc_nios2_gen2_0_cpu_dc_data_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: final_project_soc_nios2_gen2_0_cpu_dc_victim_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "22 final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "23 final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "24 final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "25 final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "26 final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: final_project_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""} { "Info" "ISGN_ENTITY_NAME" "27 final_project_soc_nios2_gen2_0_cpu " "Found entity 27: final_project_soc_nios2_gen2_0_cpu" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_mult_cell " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_mult_cell" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_leds_pio " "Found entity 1: final_project_soc_leds_pio" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_keycode " "Found entity 1: final_project_soc_keycode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_keycode.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_key " "Found entity 1: final_project_soc_key" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_key.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122420 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122420 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122420 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122420 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart " "Found entity 5: final_project_soc_jtag_uart" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_hex_digits_pio " "Found entity 1: final_project_soc_hex_digits_pio" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/vga_pixel_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/vga_pixel_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651433122455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h final_project.sv(121) " "Verilog HDL Implicit Net warning at final_project.sv(121): created implicit net for \"Reset_h\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122459 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651433122483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651433122483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651433122483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651433122484 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_spi_0.v(411) " "Verilog HDL or VHDL warning at final_project_soc_spi_0.v(411): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 411 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651433122485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651433122608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h final_project.sv(121) " "Verilog HDL or VHDL warning at final_project.sv(121): object \"Reset_h\" assigned a value but never read" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433122608 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "final_project.sv" "hex_driver4" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:u0 " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:u0\"" {  } { { "final_project.sv" "u0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "vga_pixel_controller_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(112) " "Verilog HDL assignment warning at vga_pixel_interface.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(113) " "Verilog HDL assignment warning at vga_pixel_interface.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_pixel_interface.sv(116) " "Verilog HDL assignment warning at vga_pixel_interface.sv(116): truncated value with size 32 to match size of target (15)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_pixel_interface.sv(119) " "Verilog HDL assignment warning at vga_pixel_interface.sv(119): truncated value with size 32 to match size of target (2)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(125) " "Verilog HDL assignment warning at vga_pixel_interface.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(126) " "Verilog HDL assignment warning at vga_pixel_interface.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122675 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(134) " "Verilog HDL assignment warning at vga_pixel_interface.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122676 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(135) " "Verilog HDL assignment warning at vga_pixel_interface.sv(135): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122676 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(136) " "Verilog HDL assignment warning at vga_pixel_interface.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122676 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control " "Elaborating entity \"vga_controller\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "vga_control" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122696 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433122696 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "ram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "final_project_soc/synthesis/submodules/ram.v" "altsyncram_component" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433122812 ""}  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433122812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3n1 " "Found entity 1: altsyncram_v3n1" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433122901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433122901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3n1 final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated " "Elaborating entity \"altsyncram_v3n1\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433122904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_v3n1.tdf" "decode2" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_aj9:rden_decode_b " "Elaborating entity \"decode_aj9\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_aj9:rden_decode_b\"" {  } { { "db/altsyncram_v3n1.tdf" "rden_decode_b" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3b " "Found entity 1: mux_e3b" {  } { { "db/mux_e3b.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mux_e3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3b final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|mux_e3b:mux3 " "Elaborating entity \"mux_e3b\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|mux_e3b:mux3\"" {  } { { "db/altsyncram_v3n1.tdf" "mux3" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_hex_digits_pio final_project_soc:u0\|final_project_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_soc_hex_digits_pio\" for hierarchy \"final_project_soc:u0\|final_project_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "hex_digits_pio" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart " "Elaborating entity \"final_project_soc_jtag_uart\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_scfifo_w final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_scfifo_w\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "the_final_project_soc_jtag_uart_scfifo_w" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "wfifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123331 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433123331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433123594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433123594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_scfifo_r final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_r:the_final_project_soc_jtag_uart_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_scfifo_r\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_r:the_final_project_soc_jtag_uart_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "the_final_project_soc_jtag_uart_scfifo_r" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "final_project_soc_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433123917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433123917 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433123917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_key final_project_soc:u0\|final_project_soc_key:key " "Elaborating entity \"final_project_soc_key\" for hierarchy \"final_project_soc:u0\|final_project_soc_key:key\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "key" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_keycode final_project_soc:u0\|final_project_soc_keycode:keycode " "Elaborating entity \"final_project_soc_keycode\" for hierarchy \"final_project_soc:u0\|final_project_soc_keycode:keycode\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "keycode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_leds_pio final_project_soc:u0\|final_project_soc_leds_pio:leds_pio " "Elaborating entity \"final_project_soc_leds_pio\" for hierarchy \"final_project_soc:u0\|final_project_soc_leds_pio:leds_pio\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "leds_pio" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_soc_nios2_gen2_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_gen2_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_test_bench final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ic_data_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433124917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433124917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ic_tag_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433124979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433125040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433125040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_bht_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_bht_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_bht" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433125157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433125157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_a_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433125275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433125275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_b_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_mult_cell final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433125442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433125442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433125998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433126895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_tag_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_rtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433129394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433129394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_data_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433129511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433129511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_victim_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433129631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433129631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_break final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433129992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_im final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_ocimem final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433130313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433130313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_tck final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:u0\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:u0\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_vg92 final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_vg92\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_spi_0 final_project_soc:u0\|final_project_soc_spi_0:spi_0 " "Elaborating entity \"final_project_soc_spi_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_spi_0:spi_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "spi_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:u0\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_timer final_project_soc:u0\|final_project_soc_timer:timer " "Elaborating entity \"final_project_soc_timer\" for hierarchy \"final_project_soc:u0\|final_project_soc_timer:timer\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "timer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_usb_gpx final_project_soc:u0\|final_project_soc_usb_gpx:usb_gpx " "Elaborating entity \"final_project_soc_usb_gpx\" for hierarchy \"final_project_soc:u0\|final_project_soc_usb_gpx:usb_gpx\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "usb_gpx" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_usb_rst final_project_soc:u0\|final_project_soc_usb_rst:usb_rst " "Elaborating entity \"final_project_soc_usb_rst\" for hierarchy \"final_project_soc:u0\|final_project_soc_usb_rst:usb_rst\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "usb_rst" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433130727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pixel_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pixel_controller_0_avl_mm_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "vga_pixel_controller_0_avl_mm_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "usb_irq_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433131927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433132263 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433132263 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433132263 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_005 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:u0\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:u0\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_002" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433132574 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651433133904 "|final_project|final_project_soc:u0|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651433134564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.01.14:25:37 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.05.01.14:25:37 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433137308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433140307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433140401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433146712 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651433147398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147773 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433147824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433147824 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a128 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a129 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a130 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a131 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a132 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a133 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a134 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a135 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a136 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a137 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a138 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a139 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a140 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a141 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a142 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a143 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a144 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a145 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a146 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a147 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a148 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a149 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a150 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a151 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a152 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a153 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a154 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a155 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a156 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a157 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a158 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a159 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a160 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a161 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a162 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a163 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a164 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a165 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a166 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a167 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a168 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a169 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a170 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a171 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a172 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a173 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a174 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a175 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a176 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a177 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a178 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a179 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a180 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a181 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a182 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a183 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a184 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a185 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a186 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a187 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a188 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a189 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a190 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a191 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a192 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a193 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a194 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a195 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a196 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a197 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a198 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a199 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a200 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a201 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a202 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a203 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a204 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a205 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a206 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a207 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a208 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a209 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a210 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a211 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a212 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a213 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a214 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a215 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a216 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a217 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a218 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a219 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a220 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a221 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a222 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a223 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a224 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a225 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a226 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a227 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a228 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a229 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a230 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a231 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a232 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a233 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a234 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a235 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a236 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a237 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a238 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a239 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a240 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a241 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a242 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a243 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a244 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a245 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a246 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a247 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a248 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a249 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a250 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a251 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8836 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a252 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a253 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a254 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a255 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433149026 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651433149026 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651433149026 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651433150583 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651433150583 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod1\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "Mod1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433152534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod0\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "Mod0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433152534 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433152534 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433152534 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433152534 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651433152534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433152595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1 " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152595 ""}  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433152595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nl " "Found entity 1: lpm_divide_3nl" {  } { { "db/lpm_divide_3nl.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/lpm_divide_3nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433152640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433152640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433152667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433152667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433152702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433152702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433152766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433152766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433152822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433152822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433152852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152852 ""}  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433152852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433152986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433152986 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433152986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433153035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433153035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433153074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433153074 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433153074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433153127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433153127 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1651433153967 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1651433153967 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1651433154005 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1651433154005 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1651433154005 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1651433154005 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1651433154005 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651433154022 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651433154163 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651433154163 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651433154163 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651433154163 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_RESET_N VCC pin " "The pin \"ARDUINO_RESET_N\" is fed by VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651433154164 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651433154164 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 352 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7658 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 308 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 243 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 398 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 253 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5910 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7667 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5829 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_timer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_timer.v" 181 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651433154186 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651433154187 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433155597 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433155597 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433155597 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433155597 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433155597 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651433155597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433155597 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651433155597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433155883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "305 " "305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651433158289 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_10_result_int\[0\]~18 " "Logic cell \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_10_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eke.tdf" "add_sub_10_result_int\[0\]~18" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433158322 ""} { "Info" "ISCL_SCL_CELL_NAME" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_9_result_int\[1\]~12 " "Logic cell \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_9_result_int\[1\]~12\"" {  } { { "db/alt_u_div_eke.tdf" "add_sub_9_result_int\[1\]~12" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433158322 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651433158322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433158523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651433158769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651433158769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433158905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433159212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651433159212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433159954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651433162809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433162809 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433163268 "|final_project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651433163268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7869 " "Implemented 7869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7335 " "Implemented 7335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_RAMS" "381 " "Implemented 381 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651433163268 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651433163268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651433163268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433163352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:26:03 2022 " "Processing ended: Sun May 01 14:26:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433163352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433163352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433163352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433163352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651433164541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433164546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:26:04 2022 " "Processing started: Sun May 01 14:26:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433164546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651433164546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651433164546 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651433164658 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1651433164658 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1651433164659 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1651433164816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651433164859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651433164883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651433164883 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651433164923 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651433164923 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651433164923 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651433165073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651433165080 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651433165542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651433165542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 22367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651433165554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 22369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651433165554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 22371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651433165554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 22373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651433165554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651433165554 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651433165555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651433165555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651433165555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651433165555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651433165558 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651433165944 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433167119 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651433167119 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651433167193 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651433167204 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651433167211 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project.sdc " "Reading SDC File: 'final_project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651433167239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 9 ADC_CLK_10 port " "Ignored filter at final_project.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651433167240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_project.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at final_project.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167240 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 11 MAX10_CLK2_50 port " "Ignored filter at final_project.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651433167240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_project.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at final_project.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167240 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final_project.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651433167241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_project.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at final_project.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167241 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167241 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651433167243 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651433167243 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1651433167243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651433167243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 48 clk_dram_ext clock " "Ignored filter at final_project.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651433167243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_project.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at final_project.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167243 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_project.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at final_project.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167243 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final_project.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651433167244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path final_project.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at final_project.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167244 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path final_project.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at final_project.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167244 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167244 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167245 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433167245 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651433167245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Node: final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] is being clocked by final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651433167262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651433167262 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651433167268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651433167268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651433167332 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651433167334 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651433167334 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651433167334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Destination node final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 6398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 22348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 21441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv  " "Automatically promoted node final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv~0 " "Destination node final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv~0" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 13188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 6398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 21687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 21526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167804 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 21548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 7669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node final_project_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 7669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node final_project_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 9118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|active_cs_n~0 " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|active_cs_n~0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 9378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|active_cs_n~1 " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|active_cs_n~1" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 9379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[0\] " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[0\]" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[2\] " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[2\]" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[1\] " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|i_refs\[1\]" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram:sdram\|active_rnw~5 " "Destination node final_project_soc:u0\|final_project_soc_sdram:sdram\|active_rnw~5" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 13105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 6600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651433167805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 12447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651433167805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651433167805 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 2140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651433167805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651433168704 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651433168711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651433168711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651433168720 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651433168741 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651433168742 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651433168742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651433168742 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651433168755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651433169736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651433169744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651433169744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651433169744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651433169744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651433169744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651433169744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651433169744 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 150 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 294 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 287 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 174 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651433169901 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651433170290 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651433170290 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651433170291 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651433170300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651433172107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651433173205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651433173262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651433185452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651433185452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651433186780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651433191164 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651433191164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651433194513 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651433194513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651433194517 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.37 " "Total time spent on timing analysis during the Fitter is 5.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651433194760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651433194813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651433195909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651433195912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651433197375 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651433198884 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651433199548 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651433199588 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651433199588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651433199904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6777 " "Peak virtual memory: 6777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433201222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:26:41 2022 " "Processing ended: Sun May 01 14:26:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433201222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433201222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433201222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651433201222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651433202134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433202138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:26:42 2022 " "Processing started: Sun May 01 14:26:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433202138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651433202138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651433202138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651433204098 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651433204176 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1651433204230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433204458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:26:44 2022 " "Processing ended: Sun May 01 14:26:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433204458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433204458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433204458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651433204458 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651433205100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651433205560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433205565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:26:45 2022 " "Processing started: Sun May 01 14:26:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433205565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651433205565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651433205565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651433205662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651433206197 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1651433206197 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1651433206420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433206444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433206444 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651433206865 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651433206865 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651433206932 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651433206943 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651433206950 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project.sdc " "Reading SDC File: 'final_project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651433206967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 9 ADC_CLK_10 port " "Ignored filter at final_project.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_project.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at final_project.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206968 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 11 MAX10_CLK2_50 port " "Ignored filter at final_project.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_project.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at final_project.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206969 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206969 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final_project.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_project.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at final_project.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206969 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206969 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651433206970 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651433206970 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433206970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1651433206970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 48 clk_dram_ext clock " "Ignored filter at final_project.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_project.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at final_project.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206971 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_project.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at final_project.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206971 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final_project.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path final_project.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at final_project.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206971 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path final_project.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at final_project.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206972 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206972 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206972 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_project.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at final_project.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651433206972 ""}  } { { "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651433206972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Node: final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] is being clocked by final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651433206992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651433206992 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651433206998 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651433206998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433207040 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651433207042 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651433207054 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651433207108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.883 " "Worst-case setup slack is 6.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.883               0.000 MAX10_CLK1_50  " "    6.883               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.554               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    7.554               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.840               0.000 altera_reserved_tck  " "   44.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433207137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 MAX10_CLK1_50  " "    0.235               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.325               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433207164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.328 " "Worst-case recovery slack is 13.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.328               0.000 MAX10_CLK1_50  " "   13.328               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.621               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.621               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.572               0.000 altera_reserved_tck  " "   47.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433207174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.403 " "Worst-case removal slack is 1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.403               0.000 altera_reserved_tck  " "    1.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.904               0.000 MAX10_CLK1_50  " "    2.904               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.232               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.232               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433207184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.490 " "Worst-case minimum pulse width slack is 9.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 MAX10_CLK1_50  " "    9.490               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.620               0.000 altera_reserved_tck  " "   49.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433207194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433207194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.817 ns " "Worst Case Available Settling Time: 32.817 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433207215 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433207215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651433207218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651433207246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651433208797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Node: final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] is being clocked by final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651433209067 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651433209067 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651433209073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651433209073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433209074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.898 " "Worst-case setup slack is 7.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.898               0.000 MAX10_CLK1_50  " "    7.898               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.438               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.438               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.253               0.000 altera_reserved_tck  " "   45.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 MAX10_CLK1_50  " "    0.236               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.292               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.844 " "Worst-case recovery slack is 13.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.844               0.000 MAX10_CLK1_50  " "   13.844               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.171               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.171               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.733               0.000 altera_reserved_tck  " "   47.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.259 " "Worst-case removal slack is 1.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 altera_reserved_tck  " "    1.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.625               0.000 MAX10_CLK1_50  " "    2.625               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.805               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.805               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.514 " "Worst-case minimum pulse width slack is 9.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.514               0.000 MAX10_CLK1_50  " "    9.514               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209208 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.362 ns " "Worst Case Available Settling Time: 33.362 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209230 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433209230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651433209233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Node: final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv " "Register final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|red\[1\] is being clocked by final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651433209473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651433209473 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651433209479 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651433209479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433209479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.308 " "Worst-case setup slack is 14.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.308               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.308               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.334               0.000 MAX10_CLK1_50  " "   14.334               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.092               0.000 altera_reserved_tck  " "   48.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 MAX10_CLK1_50  " "    0.089               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.142               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.716 " "Worst-case recovery slack is 16.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.716               0.000 MAX10_CLK1_50  " "   16.716               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.966               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   16.966               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.130               0.000 altera_reserved_tck  " "   49.130               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.595 " "Worst-case removal slack is 0.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 altera_reserved_tck  " "    0.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 MAX10_CLK1_50  " "    1.409               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.003               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.399 " "Worst-case minimum pulse width slack is 9.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.399               0.000 MAX10_CLK1_50  " "    9.399               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.412               0.000 altera_reserved_tck  " "   49.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651433209565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651433209565 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.350" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.859 ns " "Worst Case Available Settling Time: 36.859 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651433209587 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651433209587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651433210370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651433210372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 44 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433210458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:26:50 2022 " "Processing ended: Sun May 01 14:26:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433210458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433210458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433210458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651433210458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651433211384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433211388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:26:51 2022 " "Processing started: Sun May 01 14:26:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433211388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651433211388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651433211388 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651433212391 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651433212391 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651433212655 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651433212656 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651433212916 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651433212917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433212999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 01 14:26:52 2022 " "Processing ended: Sun May 01 14:26:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433212999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433212999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433212999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651433212999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 347 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 347 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651433213637 ""}
