============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:03:58 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-14 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[13]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     286            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     286            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     179                  
      Launch Clock:-       0                  
         Data Path:-     193                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in2/q_reg[13]/CK        -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2/q_reg[13]/Q         -       CK->Q  F     DFFRHQX4LVT       6 10.3    15    42      42    (-,-) 
  add_102_37_g490__8246/Y -       B->Y   R     NOR2X2LVT         3  5.1    28    19      61    (-,-) 
  add_102_37_g436__6417/Y -       A1N->Y R     AOI2BB1X2LVT      2  3.1    19    22      83    (-,-) 
  add_102_37_g417__1705/Y -       A1N->Y R     AOI2BB1X1LVT      1  2.7    28    24     106    (-,-) 
  add_102_37_g413__3680/Y -       B0->Y  F     OAI21X2LVT        1  2.5    20    17     124    (-,-) 
  add_102_37_g391__5115/Y -       B0->Y  R     AOI21X2LVT        1  2.3    19    15     138    (-,-) 
  add_102_37_g382__3680/Y -       B->Y   F     CLKXOR2X1LVT      1  3.7    18    31     170    (-,-) 
  g1124__4319/Y           -       B->Y   R     NAND2X4LVT        1  3.7    15     8     178    (-,-) 
  g1041__8428/Y           -       D->Y   F     NAND4X4LVT        1  2.0    27    16     193    (-,-) 
  out/q_reg[15]/D         <<<     -      F     DFFRHQX1LVT       1    -     -     0     193    (-,-) 
#----------------------------------------------------------------------------------------------------

