0.7
2020.2
Nov  8 2024
22:36:57
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/CSSTE.v,1763104585,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/Counter_x.v,,CSSTE,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ADC_32.v,1758531385,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ALU.v,,ADC_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ALU.v,1759222651,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Add_32.v,,ALU,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Add_32.v,1762488211,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/And32.v,,Add_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/And32.v,1758531516,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/CSSTE.v,,And_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/DataPath.v,1763101157,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v,,DataPath,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ImmGen.v,1762487201,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/MIO_BUS.v,,ImmGen,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX2T1_32.v,1758467520,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX4T1_32.v,1762489154,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX8T1_32.v,,MUX4T1_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX8T1_32.v,1762485301,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/Multi_8CH32.v,,MUX8T1_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Nor_32.v,1758531625,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Or_32.v,,Nor_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Or_32.v,1758531574,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Or_bit_32.v,,Or_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Or_bit_32.v,1758532177,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/RAM_B.v,,Or_bit_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/REG_32.v,1762500141,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Register_32M32b.v,,REG_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Register_32M32b.v,1763101253,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/SAnti_jitter.v,,Register_32M32b,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/SignalExt_1T32.v,1758532507,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Srl_32.v,,SignalExt_1T32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Srl_32.v,1758531910,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VGA.v,,Srl_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Xor_32.v,1758531774,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/clk_div.v,,Xor_32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/ROM_D1/sim/ROM_D1.v,1763091794,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ADC_32.v,,ROM_D1,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/ROM_D_0_5/sim/ROM_D_0.v,1763452795,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ADC_32.v,,ROM_D_0,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v,1763087358,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v,,dispsync,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v,1763087358,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v,,MC_14495,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v,1763087358,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/sim/Seg7_Dev_0.v,,Seg7_Dev,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/sim/Seg7_Dev_0.v,1763087358,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/ROM_D_0_5/sim/ROM_D_0.v,,Seg7_Dev_0,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sim_1/new/CSSTE_testbench.v,1763455921,verilog,,,,CSSTE_testbench,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sim_1/new/MySCPU_Testbench.v,1763092491,verilog,,,,MySCPU_Testbench,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sources_1/new/MySCPU.v,1763093040,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Nor_32.v,,SCPU_Test,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sources_1/new/RAM_B1.v,1763089023,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/REG_32.v,,RAM_B1,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/Counter_x.v,1709104350,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/DataPath.v,,Counter_x,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/MIO_BUS.v,1709104910,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/MUX2T1_32.v,,MIO_BUS,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/Multi_8CH32.v,1709105660,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Nor_32.v,,Multi_8CH32,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/RAM_B.v,1709107068,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/REG_32.v,,RAM_B,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/SAnti_jitter.v,1709184520,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/SCPU/SCPU.v,,SAnti_jitter,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/SPIO.v,1709469090,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/SignalExt_1T32.v,,SPIO,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v,1709185156,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/ImmGen.v,,Hex2Ascii,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VGA.v,1763101045,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaController.v,,VGA,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaController.v,1709184964,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDebugger.v,,VgaController,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDebugger.v,1709185066,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDisplay.v,,VgaDebugger,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDisplay.v,1762498633,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/DataPath/Xor_32.v,,VgaDisplay,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/clk_div.v,1709102328,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sim_1/new/CSSTE_testbench.v,,clk_div,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/SCPU/SCPU.v,1763101131,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/ctrl/SCPU_ctrl.v,,SCPU,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/ctrl/SCPU_ctrl.v,1763041872,verilog,,D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/OExp02-IP2SOCReferrence/IP/SPIO.v,,SCPU_ctrl,,,,,,,,
