#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12683f3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12682ea30 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
P_0x12680fdb0 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x12680fdf0 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001111>;
v0x126851230_0 .array/port v0x126851230, 0;
L_0x12685d5c0 .functor BUFZ 16, v0x126851230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_1 .array/port v0x126851230, 1;
L_0x12685d630 .functor BUFZ 16, v0x126851230_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_2 .array/port v0x126851230, 2;
L_0x12685d6a0 .functor BUFZ 16, v0x126851230_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_3 .array/port v0x126851230, 3;
L_0x12685d710 .functor BUFZ 16, v0x126851230_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_4 .array/port v0x126851230, 4;
L_0x12685d780 .functor BUFZ 16, v0x126851230_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_5 .array/port v0x126851230, 5;
L_0x12685d7f0 .functor BUFZ 16, v0x126851230_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_6 .array/port v0x126851230, 6;
L_0x12685d860 .functor BUFZ 16, v0x126851230_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_7 .array/port v0x126851230, 7;
L_0x12685d910 .functor BUFZ 16, v0x126851230_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_8 .array/port v0x126851230, 8;
L_0x12685d980 .functor BUFZ 16, v0x126851230_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_9 .array/port v0x126851230, 9;
L_0x12685da40 .functor BUFZ 16, v0x126851230_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_10 .array/port v0x126851230, 10;
L_0x12685dad0 .functor BUFZ 16, v0x126851230_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_11 .array/port v0x126851230, 11;
L_0x12685dbc0 .functor BUFZ 16, v0x126851230_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_12 .array/port v0x126851230, 12;
L_0x12685dc50 .functor BUFZ 16, v0x126851230_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_13 .array/port v0x126851230, 13;
L_0x12685dd50 .functor BUFZ 16, v0x126851230_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_14 .array/port v0x126851230, 14;
L_0x12685dde0 .functor BUFZ 16, v0x126851230_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x126851230_15 .array/port v0x126851230, 15;
L_0x12685dce0 .functor BUFZ 16, v0x126851230_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1268589e0_0 .var "clk", 0 0;
v0x126858b70_0 .net "r0", 15 0, L_0x12685d5c0;  1 drivers
v0x126858c00_0 .net "r1", 15 0, L_0x12685d630;  1 drivers
v0x126858c90_0 .net "r10", 15 0, L_0x12685dad0;  1 drivers
v0x126858d20_0 .net "r11", 15 0, L_0x12685dbc0;  1 drivers
v0x126858db0_0 .net "r12", 15 0, L_0x12685dc50;  1 drivers
v0x126858e60_0 .net "r13", 15 0, L_0x12685dd50;  1 drivers
v0x126858f10_0 .net "r14", 15 0, L_0x12685dde0;  1 drivers
v0x126858fc0_0 .net "r15", 15 0, L_0x12685dce0;  1 drivers
v0x1268590d0_0 .net "r2", 15 0, L_0x12685d6a0;  1 drivers
v0x126859180_0 .net "r3", 15 0, L_0x12685d710;  1 drivers
v0x126859230_0 .net "r4", 15 0, L_0x12685d780;  1 drivers
v0x1268592e0_0 .net "r5", 15 0, L_0x12685d7f0;  1 drivers
v0x126859390_0 .net "r6", 15 0, L_0x12685d860;  1 drivers
v0x126859440_0 .net "r7", 15 0, L_0x12685d910;  1 drivers
v0x1268594f0_0 .net "r8", 15 0, L_0x12685d980;  1 drivers
v0x1268595a0_0 .net "r9", 15 0, L_0x12685da40;  1 drivers
v0x126859730_0 .var "reset", 0 0;
S_0x12682eba0 .scope module, "DUT" "cpu" 3 16, 4 7 0, S_0x12682ea30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x12680f830 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x12680f870 .param/l "DMEM_DEPTH" 0 4 12, +C4<00000000000000000000000100000000>;
P_0x12680f8b0 .param/l "IMEM_DEPTH" 0 4 11, +C4<00000000000000000000000100000000>;
P_0x12680f8f0 .param/l "REGADDR_W" 0 4 10, +C4<00000000000000000000000000000100>;
P_0x12680f930 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000001111>;
L_0x1268597c0 .functor NOT 1, v0x12684a830_0, C4<0>, C4<0>, C4<0>;
L_0x126859850 .functor AND 1, v0x12684e060_0, L_0x1268597c0, C4<1>, C4<1>;
L_0x126859940 .functor BUFZ 1, v0x12684a8d0_0, C4<0>, C4<0>, C4<0>;
L_0x126859a30 .functor OR 1, v0x12684e0f0_0, v0x12684a8d0_0, C4<0>, C4<0>;
L_0x126859ae0 .functor NOT 1, v0x12684a830_0, C4<0>, C4<0>, C4<0>;
L_0x126859b80 .functor AND 1, v0x12684df90_0, L_0x126859ae0, C4<1>, C4<1>;
L_0x126859c70 .functor NOT 1, L_0x126859b80, C4<0>, C4<0>, C4<0>;
L_0x12685b860 .functor OR 1, L_0x126859a30, v0x12684a830_0, C4<0>, C4<0>;
v0x1268547d0_0 .net *"_ivl_0", 0 0, L_0x1268597c0;  1 drivers
L_0x128050058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126854870_0 .net/2u *"_ivl_26", 2 0, L_0x128050058;  1 drivers
v0x126854910_0 .net *"_ivl_29", 8 0, L_0x12685aa10;  1 drivers
v0x1268549b0_0 .net *"_ivl_30", 11 0, L_0x12685aab0;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126854a60_0 .net *"_ivl_35", 2 0, L_0x1280500a0;  1 drivers
L_0x128050178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x126854b50_0 .net/2u *"_ivl_40", 1 0, L_0x128050178;  1 drivers
v0x126854c00_0 .net *"_ivl_42", 0 0, L_0x12685b990;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126854ca0_0 .net/2u *"_ivl_44", 1 0, L_0x1280501c0;  1 drivers
v0x126854d50_0 .net *"_ivl_46", 0 0, L_0x12685bad0;  1 drivers
v0x126854e60_0 .net *"_ivl_48", 15 0, L_0x12685bb70;  1 drivers
L_0x128050208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x126854f00_0 .net/2u *"_ivl_52", 1 0, L_0x128050208;  1 drivers
v0x126854fb0_0 .net *"_ivl_54", 0 0, L_0x12685bde0;  1 drivers
L_0x128050250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126855050_0 .net/2u *"_ivl_56", 1 0, L_0x128050250;  1 drivers
v0x126855100_0 .net *"_ivl_58", 0 0, L_0x12685c000;  1 drivers
v0x1268551a0_0 .net *"_ivl_60", 15 0, L_0x12685c0a0;  1 drivers
L_0x128050298 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x126855250_0 .net/2u *"_ivl_66", 1 0, L_0x128050298;  1 drivers
v0x126855300_0 .net *"_ivl_68", 0 0, L_0x12685c4b0;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126855490_0 .net/2u *"_ivl_70", 1 0, L_0x1280502e0;  1 drivers
v0x126855520_0 .net *"_ivl_72", 0 0, L_0x12685c5d0;  1 drivers
v0x1268555b0_0 .net *"_ivl_74", 15 0, L_0x12685c3d0;  1 drivers
L_0x128050328 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x126855660_0 .net/2u *"_ivl_78", 1 0, L_0x128050328;  1 drivers
v0x126855710_0 .net *"_ivl_8", 0 0, L_0x126859ae0;  1 drivers
v0x1268557c0_0 .net *"_ivl_80", 0 0, L_0x12685c940;  1 drivers
L_0x128050370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126855860_0 .net/2u *"_ivl_82", 1 0, L_0x128050370;  1 drivers
v0x126855910_0 .net *"_ivl_84", 0 0, L_0x12685ca60;  1 drivers
v0x1268559b0_0 .net *"_ivl_86", 15 0, L_0x12685cc10;  1 drivers
L_0x128050448 .functor BUFT 1, C4<000000000000001>, C4<0>, C4<0>, C4<0>;
v0x126855a60_0 .net/2u *"_ivl_92", 14 0, L_0x128050448;  1 drivers
v0x126855b10_0 .net *"_ivl_94", 14 0, L_0x12685d2b0;  1 drivers
v0x126855bc0_0 .net "alu_in1", 15 0, L_0x12685c7a0;  1 drivers
v0x126855c80_0 .net "alu_in2", 15 0, L_0x12685c330;  1 drivers
v0x126855d10_0 .net "alu_in2_reg", 15 0, L_0x12685cdb0;  1 drivers
v0x126855da0_0 .net "alu_op", 1 0, v0x12684a650_0;  1 drivers
v0x126855e30_0 .net "alu_src", 0 0, v0x12684a6e0_0;  1 drivers
v0x1268553d0_0 .net "branch", 0 0, v0x12684a780_0;  1 drivers
v0x126856100_0 .net "clk", 0 0, v0x1268589e0_0;  1 drivers
v0x126856190_0 .net "ex_alu_result", 15 0, v0x12684a100_0;  1 drivers
v0x126856260_0 .net "ex_forw_A", 15 0, L_0x12685bcc0;  1 drivers
v0x1268562f0_0 .net "ex_forw_B", 15 0, L_0x12685c1d0;  1 drivers
v0x126856380_0 .net "forwardA", 1 0, v0x12684d4a0_0;  1 drivers
v0x126856410_0 .net "forwardB", 1 0, v0x12684d530_0;  1 drivers
v0x1268564a0_0 .net "halt", 0 0, v0x12684a830_0;  1 drivers
v0x126856550_0 .net "id_ex_alu_op", 1 0, v0x12684ea90_0;  1 drivers
v0x126856620_0 .net "id_ex_alu_src", 0 0, v0x12684eb20_0;  1 drivers
v0x1268566b0_0 .net "id_ex_branch", 0 0, v0x12684ebb0_0;  1 drivers
v0x126856780_0 .net "id_ex_flush", 0 0, L_0x126859a30;  1 drivers
v0x126856810_0 .net "id_ex_imm_ext", 15 0, v0x12684ec40_0;  1 drivers
v0x1268568a0_0 .net "id_ex_mem_read", 0 0, v0x12684ed10_0;  1 drivers
v0x126856930_0 .net "id_ex_mem_write", 0 0, v0x12684ede0_0;  1 drivers
v0x126856a00_0 .net "id_ex_pc", 14 0, v0x12684ee70_0;  1 drivers
v0x126856ad0_0 .net "id_ex_rd", 3 0, v0x12684ef00_0;  1 drivers
v0x126856b60_0 .net "id_ex_reg_data1", 15 0, v0x12684f010_0;  1 drivers
v0x126856bf0_0 .net "id_ex_reg_data2", 15 0, v0x12684f0a0_0;  1 drivers
v0x126856ca0_0 .net "id_ex_reg_write", 0 0, v0x12684f140_0;  1 drivers
v0x126856d70_0 .net "id_ex_rs", 3 0, v0x12684f1d0_0;  1 drivers
v0x126856e40_0 .net "id_ex_rt", 3 0, v0x12684f280_0;  1 drivers
v0x126856f10_0 .net "id_imm6", 5 0, L_0x12685a5b0;  1 drivers
v0x126856fa0_0 .net "id_imm_ext", 15 0, L_0x12685a970;  1 drivers
v0x126857070_0 .net "id_jump_target", 14 0, L_0x12685ab90;  1 drivers
v0x126857100_0 .net "id_opcode", 2 0, L_0x12685a0f0;  1 drivers
v0x126857190_0 .net "id_rd", 3 0, L_0x12685a210;  1 drivers
v0x126857240_0 .net "id_reg_data1", 15 0, L_0x12685b1f0;  1 drivers
v0x126857310_0 .net "id_reg_data2", 15 0, L_0x12685b6c0;  1 drivers
v0x1268573f0_0 .net "id_rs", 3 0, L_0x12685a2f0;  1 drivers
v0x126857480_0 .net "id_rt", 3 0, L_0x12685a490;  1 drivers
v0x126857510_0 .net "if_id_flush", 0 0, L_0x126859940;  1 drivers
v0x126855ec0_0 .net "if_id_instr", 14 0, v0x126851d30_0;  1 drivers
v0x126855f70_0 .net "if_id_pc", 14 0, v0x126851dc0_0;  1 drivers
v0x1268575a0_0 .net "if_id_write", 0 0, v0x12684df90_0;  1 drivers
v0x126857630_0 .net "instr", 14 0, L_0x126859f60;  1 drivers
v0x1268576c0_0 .net "ldpc", 0 0, v0x12684a8d0_0;  1 drivers
v0x126857750_0 .net "mem_alu_result", 15 0, v0x12684c790_0;  1 drivers
v0x1268577e0_0 .net "mem_branch", 0 0, v0x12684c830_0;  1 drivers
v0x126857870_0 .net "mem_mem_read", 0 0, v0x12684c8d0_0;  1 drivers
v0x126857900_0 .net "mem_mem_write", 0 0, v0x12684c980_0;  1 drivers
v0x1268579d0_0 .net "mem_pc", 14 0, v0x12684ca10_0;  1 drivers
v0x126857a60_0 .net "mem_rd", 3 0, v0x12684caa0_0;  1 drivers
v0x126857af0_0 .net "mem_read", 0 0, v0x12684a9b0_0;  1 drivers
v0x126857bc0_0 .net "mem_read_data", 15 0, L_0x12685d0b0;  1 drivers
v0x126857ca0_0 .net "mem_reg_write", 0 0, v0x12684cb30_0;  1 drivers
v0x126857d30_0 .net "mem_write", 0 0, v0x12684aa50_0;  1 drivers
v0x126857e00_0 .net "mem_write_data", 15 0, v0x12684cbd0_0;  1 drivers
v0x126857ed0_0 .net "pc_current", 14 0, v0x126854520_0;  1 drivers
v0x126857f60_0 .net "pc_next", 14 0, L_0x12685d520;  1 drivers
v0x126857ff0_0 .net "pc_write", 0 0, v0x12684e060_0;  1 drivers
v0x1268580a0_0 .net "real_id_ex_flush", 0 0, L_0x12685b860;  1 drivers
v0x126858150_0 .net "real_if_id_stall", 0 0, L_0x126859c70;  1 drivers
v0x126858200_0 .net "real_if_id_write", 0 0, L_0x126859b80;  1 drivers
v0x126858290_0 .net "real_pc_write", 0 0, L_0x126859850;  1 drivers
v0x126858340_0 .net "reg_write", 0 0, v0x12684aba0_0;  1 drivers
v0x126858410_0 .net "reset", 0 0, v0x126859730_0;  1 drivers
v0x1268584a0_0 .net "stall", 0 0, v0x12684e0f0_0;  1 drivers
v0x126858530_0 .net "wb_alu_result", 15 0, v0x126853d00_0;  1 drivers
v0x1268585e0_0 .net "wb_mem_to_reg", 0 0, v0x126853d90_0;  1 drivers
v0x126858690_0 .net "wb_rd", 3 0, v0x126853ea0_0;  1 drivers
v0x126858720_0 .net "wb_read_data", 15 0, v0x126853f30_0;  1 drivers
v0x1268587d0_0 .net "wb_reg_write", 0 0, v0x126853fc0_0;  1 drivers
v0x126858860_0 .net "wb_write_data", 15 0, L_0x12685acc0;  1 drivers
v0x126858910_0 .net "zero_flag", 0 0, L_0x12685cb40;  1 drivers
L_0x12685a010 .part v0x126854520_0, 0, 8;
L_0x12685a0f0 .part v0x126851d30_0, 12, 3;
L_0x12685a210 .part v0x126851d30_0, 8, 4;
L_0x12685a2f0 .part v0x126851d30_0, 4, 4;
L_0x12685a490 .part v0x126851d30_0, 0, 4;
L_0x12685a5b0 .part v0x126851d30_0, 0, 6;
L_0x12685aa10 .part v0x126851d30_0, 0, 9;
L_0x12685aab0 .concat [ 9 3 0 0], L_0x12685aa10, L_0x128050058;
L_0x12685ab90 .concat [ 12 3 0 0], L_0x12685aab0, L_0x1280500a0;
L_0x12685acc0 .functor MUXZ 16, v0x126853d00_0, v0x126853f30_0, v0x126853d90_0, C4<>;
L_0x12685b990 .cmp/eq 2, v0x12684d4a0_0, L_0x128050178;
L_0x12685bad0 .cmp/eq 2, v0x12684d4a0_0, L_0x1280501c0;
L_0x12685bb70 .functor MUXZ 16, v0x12684f010_0, L_0x12685acc0, L_0x12685bad0, C4<>;
L_0x12685bcc0 .functor MUXZ 16, L_0x12685bb70, v0x12684c790_0, L_0x12685b990, C4<>;
L_0x12685bde0 .cmp/eq 2, v0x12684d530_0, L_0x128050208;
L_0x12685c000 .cmp/eq 2, v0x12684d530_0, L_0x128050250;
L_0x12685c0a0 .functor MUXZ 16, v0x12684f0a0_0, L_0x12685acc0, L_0x12685c000, C4<>;
L_0x12685c1d0 .functor MUXZ 16, L_0x12685c0a0, v0x12684c790_0, L_0x12685bde0, C4<>;
L_0x12685c330 .functor MUXZ 16, L_0x12685c1d0, v0x12684ec40_0, v0x12684eb20_0, C4<>;
L_0x12685c4b0 .cmp/eq 2, v0x12684d4a0_0, L_0x128050298;
L_0x12685c5d0 .cmp/eq 2, v0x12684d4a0_0, L_0x1280502e0;
L_0x12685c3d0 .functor MUXZ 16, v0x12684f010_0, L_0x12685acc0, L_0x12685c5d0, C4<>;
L_0x12685c7a0 .functor MUXZ 16, L_0x12685c3d0, v0x12684c790_0, L_0x12685c4b0, C4<>;
L_0x12685c940 .cmp/eq 2, v0x12684d530_0, L_0x128050328;
L_0x12685ca60 .cmp/eq 2, v0x12684d530_0, L_0x128050370;
L_0x12685cc10 .functor MUXZ 16, v0x12684f0a0_0, L_0x12685acc0, L_0x12685ca60, C4<>;
L_0x12685cdb0 .functor MUXZ 16, L_0x12685cc10, v0x12684c790_0, L_0x12685c940, C4<>;
L_0x12685d1d0 .part v0x12684c790_0, 0, 8;
L_0x12685d2b0 .arith/sum 15, v0x126854520_0, L_0x128050448;
L_0x12685d520 .functor MUXZ 15, L_0x12685d2b0, L_0x12685ab90, v0x12684a8d0_0, C4<>;
S_0x12680f970 .scope module, "ALU_I" "alu" 4 241, 5 7 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x126830f30 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000010000>;
L_0x1280503b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1268285e0_0 .net/2u *"_ivl_0", 15 0, L_0x1280503b8;  1 drivers
v0x126849ee0_0 .net "a", 15 0, L_0x12685c7a0;  alias, 1 drivers
v0x126849f90_0 .net "alu_op", 1 0, v0x12684ea90_0;  alias, 1 drivers
v0x12684a050_0 .net "b", 15 0, L_0x12685c330;  alias, 1 drivers
v0x12684a100_0 .var "result", 15 0;
v0x12684a1f0_0 .net "zero", 0 0, L_0x12685cb40;  alias, 1 drivers
E_0x12682f890 .event anyedge, v0x126849f90_0, v0x126849ee0_0, v0x12684a050_0;
L_0x12685cb40 .cmp/eq 16, v0x12684a100_0, L_0x1280503b8;
S_0x12684a310 .scope module, "CONTROL" "control" 4 90, 6 1 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "ldpc";
    .port_info 9 /OUTPUT 1 "halt";
v0x12684a650_0 .var "alu_op", 1 0;
v0x12684a6e0_0 .var "alu_src", 0 0;
v0x12684a780_0 .var "branch", 0 0;
v0x12684a830_0 .var "halt", 0 0;
v0x12684a8d0_0 .var "ldpc", 0 0;
v0x12684a9b0_0 .var "mem_read", 0 0;
v0x12684aa50_0 .var "mem_write", 0 0;
v0x12684aaf0_0 .net "opcode", 2 0, L_0x12685a0f0;  alias, 1 drivers
v0x12684aba0_0 .var "reg_write", 0 0;
v0x12684acb0_0 .net "zero", 0 0, L_0x12685cb40;  alias, 1 drivers
E_0x12684a610 .event anyedge, v0x12684aaf0_0, v0x12684a1f0_0;
S_0x12684adf0 .scope module, "DMEM" "data_mem" 4 291, 7 6 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x12684af80 .param/l "ADDR_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x12684afc0 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x12684b000 .param/str "MEMFILE" 0 7 9, "IDM/data_init.hex";
v0x12684b2f0_0 .net *"_ivl_0", 15 0, L_0x12685cf30;  1 drivers
v0x12684b3b0_0 .net *"_ivl_2", 9 0, L_0x12685cfd0;  1 drivers
L_0x128050400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12684b450_0 .net *"_ivl_5", 1 0, L_0x128050400;  1 drivers
o0x128018640 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x12684b4e0_0 name=_ivl_6
v0x12684b570_0 .net "addr", 7 0, L_0x12685d1d0;  1 drivers
v0x12684b640_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x12684b6e0_0 .net "mem_read", 0 0, v0x12684c8d0_0;  alias, 1 drivers
v0x12684b780_0 .net "mem_write", 0 0, v0x12684c980_0;  alias, 1 drivers
v0x12684b820 .array "memory", 255 0, 15 0;
v0x12684b930_0 .net "read_data", 15 0, L_0x12685d0b0;  alias, 1 drivers
v0x12684b9d0_0 .net "write_data", 15 0, v0x12684cbd0_0;  alias, 1 drivers
E_0x12684b2a0 .event posedge, v0x12684b640_0;
L_0x12685cf30 .array/port v0x12684b820, L_0x12685cfd0;
L_0x12685cfd0 .concat [ 8 2 0 0], L_0x12685d1d0, L_0x128050400;
L_0x12685d0b0 .functor MUXZ 16, o0x128018640, L_0x12685cf30, v0x12684c8d0_0, C4<>;
S_0x12684bb10 .scope module, "EX_MEM" "ex_mem" 4 259, 8 1 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ex_reg_write";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /INPUT 1 "ex_mem_write";
    .port_info 5 /INPUT 1 "ex_branch";
    .port_info 6 /INPUT 15 "ex_pc";
    .port_info 7 /INPUT 16 "ex_alu_result";
    .port_info 8 /INPUT 16 "ex_reg_data2";
    .port_info 9 /INPUT 4 "ex_rd";
    .port_info 10 /OUTPUT 1 "mem_reg_write";
    .port_info 11 /OUTPUT 1 "mem_mem_read";
    .port_info 12 /OUTPUT 1 "mem_mem_write";
    .port_info 13 /OUTPUT 1 "mem_branch";
    .port_info 14 /OUTPUT 15 "mem_pc";
    .port_info 15 /OUTPUT 16 "mem_alu_result";
    .port_info 16 /OUTPUT 16 "mem_write_data";
    .port_info 17 /OUTPUT 4 "mem_rd";
P_0x12684bcd0 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x12684bd10 .param/l "PC_WIDTH" 0 8 2, +C4<00000000000000000000000000001111>;
P_0x12684bd50 .param/l "REGADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x12684c160_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x12684c220_0 .net "ex_alu_result", 15 0, v0x12684a100_0;  alias, 1 drivers
v0x12684c2b0_0 .net "ex_branch", 0 0, v0x12684ebb0_0;  alias, 1 drivers
v0x12684c340_0 .net "ex_mem_read", 0 0, v0x12684ed10_0;  alias, 1 drivers
v0x12684c3d0_0 .net "ex_mem_write", 0 0, v0x12684ede0_0;  alias, 1 drivers
v0x12684c470_0 .net "ex_pc", 14 0, v0x12684ee70_0;  alias, 1 drivers
v0x12684c520_0 .net "ex_rd", 3 0, v0x12684ef00_0;  alias, 1 drivers
v0x12684c5d0_0 .net "ex_reg_data2", 15 0, L_0x12685cdb0;  alias, 1 drivers
v0x12684c680_0 .net "ex_reg_write", 0 0, v0x12684f140_0;  alias, 1 drivers
v0x12684c790_0 .var "mem_alu_result", 15 0;
v0x12684c830_0 .var "mem_branch", 0 0;
v0x12684c8d0_0 .var "mem_mem_read", 0 0;
v0x12684c980_0 .var "mem_mem_write", 0 0;
v0x12684ca10_0 .var "mem_pc", 14 0;
v0x12684caa0_0 .var "mem_rd", 3 0;
v0x12684cb30_0 .var "mem_reg_write", 0 0;
v0x12684cbd0_0 .var "mem_write_data", 15 0;
v0x12684cd90_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
E_0x12684c110 .event posedge, v0x12684cd90_0, v0x12684b640_0;
S_0x12684cf50 .scope module, "FORWARD_UNIT" "forward" 4 198, 9 1 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ex_mem_reg_write";
    .port_info 1 /INPUT 4 "ex_mem_rd";
    .port_info 2 /INPUT 1 "wb_reg_write";
    .port_info 3 /INPUT 4 "wb_rd";
    .port_info 4 /INPUT 4 "id_ex_rs";
    .port_info 5 /INPUT 4 "id_ex_rt";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
P_0x12684bed0 .param/l "REGADDR_WIDTH" 0 9 2, +C4<00000000000000000000000000000100>;
v0x12684d340_0 .net "ex_mem_rd", 3 0, v0x12684caa0_0;  alias, 1 drivers
v0x12684d410_0 .net "ex_mem_reg_write", 0 0, v0x12684cb30_0;  alias, 1 drivers
v0x12684d4a0_0 .var "forwardA", 1 0;
v0x12684d530_0 .var "forwardB", 1 0;
v0x12684d5c0_0 .net "id_ex_rs", 3 0, v0x12684f1d0_0;  alias, 1 drivers
v0x12684d690_0 .net "id_ex_rt", 3 0, v0x12684f280_0;  alias, 1 drivers
v0x12684d730_0 .net "wb_rd", 3 0, v0x126853ea0_0;  alias, 1 drivers
v0x12684d7e0_0 .net "wb_reg_write", 0 0, v0x126853fc0_0;  alias, 1 drivers
E_0x12684d2d0/0 .event anyedge, v0x12684cb30_0, v0x12684caa0_0, v0x12684d5c0_0, v0x12684d7e0_0;
E_0x12684d2d0/1 .event anyedge, v0x12684d730_0, v0x12684d690_0;
E_0x12684d2d0 .event/or E_0x12684d2d0/0, E_0x12684d2d0/1;
S_0x12684d940 .scope module, "HAZARD_UNIT" "hazard" 4 186, 10 1 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "id_ex_mem_read";
    .port_info 1 /INPUT 4 "id_ex_rd";
    .port_info 2 /INPUT 4 "if_id_rs";
    .port_info 3 /INPUT 4 "if_id_rt";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "pc_write";
    .port_info 6 /OUTPUT 1 "if_id_write";
P_0x12684d1d0 .param/l "REGADDR_WIDTH" 0 10 2, +C4<00000000000000000000000000000100>;
v0x12684dd20_0 .net "id_ex_mem_read", 0 0, v0x12684ed10_0;  alias, 1 drivers
v0x12684dde0_0 .net "id_ex_rd", 3 0, v0x12684ef00_0;  alias, 1 drivers
v0x12684de70_0 .net "if_id_rs", 3 0, L_0x12685a2f0;  alias, 1 drivers
v0x12684df00_0 .net "if_id_rt", 3 0, L_0x12685a490;  alias, 1 drivers
v0x12684df90_0 .var "if_id_write", 0 0;
v0x12684e060_0 .var "pc_write", 0 0;
v0x12684e0f0_0 .var "stall", 0 0;
E_0x12684dcb0 .event anyedge, v0x12684c340_0, v0x12684c520_0, v0x12684de70_0, v0x12684df00_0;
S_0x12684e240 .scope module, "ID_EX" "id_ex" 4 148, 11 5 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "id_reg_write";
    .port_info 4 /INPUT 1 "id_mem_read";
    .port_info 5 /INPUT 1 "id_mem_write";
    .port_info 6 /INPUT 2 "id_alu_op";
    .port_info 7 /INPUT 1 "id_alu_src";
    .port_info 8 /INPUT 1 "id_branch";
    .port_info 9 /INPUT 15 "id_pc";
    .port_info 10 /INPUT 16 "id_read_data1";
    .port_info 11 /INPUT 16 "id_read_data2";
    .port_info 12 /INPUT 16 "id_imm";
    .port_info 13 /INPUT 4 "id_rs";
    .port_info 14 /INPUT 4 "id_rt";
    .port_info 15 /INPUT 4 "id_rd";
    .port_info 16 /OUTPUT 1 "ex_reg_write";
    .port_info 17 /OUTPUT 1 "ex_mem_read";
    .port_info 18 /OUTPUT 1 "ex_mem_write";
    .port_info 19 /OUTPUT 2 "ex_alu_op";
    .port_info 20 /OUTPUT 1 "ex_alu_src";
    .port_info 21 /OUTPUT 1 "ex_branch";
    .port_info 22 /OUTPUT 15 "ex_pc";
    .port_info 23 /OUTPUT 16 "ex_reg_data1";
    .port_info 24 /OUTPUT 16 "ex_reg_data2";
    .port_info 25 /OUTPUT 16 "ex_imm_ext";
    .port_info 26 /OUTPUT 4 "ex_rs";
    .port_info 27 /OUTPUT 4 "ex_rt";
    .port_info 28 /OUTPUT 4 "ex_rd";
P_0x12684e400 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x12684e440 .param/l "PC_WIDTH" 0 11 6, +C4<00000000000000000000000000001111>;
P_0x12684e480 .param/l "REGADDR_WIDTH" 0 11 8, +C4<00000000000000000000000000000100>;
v0x12684e9b0_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x12684ea90_0 .var "ex_alu_op", 1 0;
v0x12684eb20_0 .var "ex_alu_src", 0 0;
v0x12684ebb0_0 .var "ex_branch", 0 0;
v0x12684ec40_0 .var "ex_imm_ext", 15 0;
v0x12684ed10_0 .var "ex_mem_read", 0 0;
v0x12684ede0_0 .var "ex_mem_write", 0 0;
v0x12684ee70_0 .var "ex_pc", 14 0;
v0x12684ef00_0 .var "ex_rd", 3 0;
v0x12684f010_0 .var "ex_reg_data1", 15 0;
v0x12684f0a0_0 .var "ex_reg_data2", 15 0;
v0x12684f140_0 .var "ex_reg_write", 0 0;
v0x12684f1d0_0 .var "ex_rs", 3 0;
v0x12684f280_0 .var "ex_rt", 3 0;
v0x12684f330_0 .net "flush", 0 0, L_0x12685b860;  alias, 1 drivers
v0x12684f3c0_0 .net "id_alu_op", 1 0, v0x12684a650_0;  alias, 1 drivers
v0x12684f480_0 .net "id_alu_src", 0 0, v0x12684a6e0_0;  alias, 1 drivers
v0x12684f630_0 .net "id_branch", 0 0, v0x12684a780_0;  alias, 1 drivers
v0x12684f6c0_0 .net "id_imm", 15 0, L_0x12685a970;  alias, 1 drivers
v0x12684f750_0 .net "id_mem_read", 0 0, v0x12684a9b0_0;  alias, 1 drivers
v0x12684f7e0_0 .net "id_mem_write", 0 0, v0x12684aa50_0;  alias, 1 drivers
v0x12684f870_0 .net "id_pc", 14 0, v0x126851dc0_0;  alias, 1 drivers
v0x12684f900_0 .net "id_rd", 3 0, L_0x12685a210;  alias, 1 drivers
v0x12684f990_0 .net "id_read_data1", 15 0, L_0x12685b1f0;  alias, 1 drivers
v0x12684fa30_0 .net "id_read_data2", 15 0, L_0x12685b6c0;  alias, 1 drivers
v0x12684fae0_0 .net "id_reg_write", 0 0, v0x12684aba0_0;  alias, 1 drivers
v0x12684fb90_0 .net "id_rs", 3 0, L_0x12685a2f0;  alias, 1 drivers
v0x12684fc40_0 .net "id_rt", 3 0, L_0x12685a490;  alias, 1 drivers
v0x12684fcf0_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
S_0x126850040 .scope module, "ID_REGFILE" "regfile" 4 122, 12 5 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read_reg1";
    .port_info 3 /INPUT 4 "read_reg2";
    .port_info 4 /OUTPUT 16 "read_data1";
    .port_info 5 /OUTPUT 16 "read_data2";
    .port_info 6 /INPUT 4 "write_reg";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /INPUT 1 "reg_write";
P_0x126850200 .param/l "DATA_WIDTH" 0 12 6, +C4<00000000000000000000000000010000>;
P_0x126850240 .param/l "NUM_REGS" 0 12 8, +C4<000000000000000000000000000000010000>;
P_0x126850280 .param/l "REGADDR_WIDTH" 0 12 7, +C4<00000000000000000000000000000100>;
L_0x12685af80 .functor AND 1, v0x126853fc0_0, L_0x12685ae60, C4<1>, C4<1>;
L_0x12685b3b0 .functor AND 1, v0x126853fc0_0, L_0x12685b310, C4<1>, C4<1>;
v0x126850780_0 .net *"_ivl_0", 0 0, L_0x12685ae60;  1 drivers
v0x126850810_0 .net *"_ivl_12", 0 0, L_0x12685b310;  1 drivers
v0x1268508a0_0 .net *"_ivl_15", 0 0, L_0x12685b3b0;  1 drivers
v0x126850930_0 .net *"_ivl_16", 15 0, L_0x12685b460;  1 drivers
v0x1268509c0_0 .net *"_ivl_18", 5 0, L_0x12685b500;  1 drivers
L_0x128050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126850a60_0 .net *"_ivl_21", 1 0, L_0x128050130;  1 drivers
v0x126850b10_0 .net *"_ivl_3", 0 0, L_0x12685af80;  1 drivers
v0x126850bb0_0 .net *"_ivl_4", 15 0, L_0x12685b070;  1 drivers
v0x126850c60_0 .net *"_ivl_6", 5 0, L_0x12685b110;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126850d70_0 .net *"_ivl_9", 1 0, L_0x1280500e8;  1 drivers
v0x126850e20_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x126850eb0_0 .net "read_data1", 15 0, L_0x12685b1f0;  alias, 1 drivers
v0x126850f70_0 .net "read_data2", 15 0, L_0x12685b6c0;  alias, 1 drivers
v0x126851000_0 .net "read_reg1", 3 0, L_0x12685a2f0;  alias, 1 drivers
v0x1268510d0_0 .net "read_reg2", 3 0, L_0x12685a490;  alias, 1 drivers
v0x1268511a0_0 .net "reg_write", 0 0, v0x126853fc0_0;  alias, 1 drivers
v0x126851230 .array "regs", 15 0, 15 0;
v0x126851490_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
v0x126851560_0 .net "write_data", 15 0, L_0x12685acc0;  alias, 1 drivers
v0x126851610_0 .net "write_reg", 3 0, v0x126853ea0_0;  alias, 1 drivers
L_0x12685ae60 .cmp/eq 4, v0x126853ea0_0, L_0x12685a2f0;
L_0x12685b070 .array/port v0x126851230, L_0x12685b110;
L_0x12685b110 .concat [ 4 2 0 0], L_0x12685a2f0, L_0x1280500e8;
L_0x12685b1f0 .functor MUXZ 16, L_0x12685b070, L_0x12685acc0, L_0x12685af80, C4<>;
L_0x12685b310 .cmp/eq 4, v0x126853ea0_0, L_0x12685a490;
L_0x12685b460 .array/port v0x126851230, L_0x12685b500;
L_0x12685b500 .concat [ 4 2 0 0], L_0x12685a490, L_0x128050130;
L_0x12685b6c0 .functor MUXZ 16, L_0x12685b460, L_0x12685acc0, L_0x12685b3b0, C4<>;
S_0x126850530 .scope begin, "$unm_blk_36" "$unm_blk_36" 12 32, 12 32 0, S_0x126850040;
 .timescale -9 -12;
v0x1268506f0_0 .var/i "i", 31 0;
S_0x126851780 .scope module, "IF_ID" "if_id" 4 58, 13 5 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 15 "if_pc";
    .port_info 5 /INPUT 15 "if_instr";
    .port_info 6 /OUTPUT 15 "id_pc";
    .port_info 7 /OUTPUT 15 "id_instr";
P_0x126851970 .param/l "INSTR_WIDTH" 0 13 7, +C4<00000000000000000000000000001111>;
P_0x1268519b0 .param/l "PC_WIDTH" 0 13 6, +C4<00000000000000000000000000001111>;
v0x126851bf0_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x126851c90_0 .net "flush", 0 0, L_0x126859940;  alias, 1 drivers
v0x126851d30_0 .var "id_instr", 14 0;
v0x126851dc0_0 .var "id_pc", 14 0;
v0x126851e70_0 .net "if_instr", 14 0, L_0x126859f60;  alias, 1 drivers
v0x126851f50_0 .net "if_pc", 14 0, v0x126854520_0;  alias, 1 drivers
v0x126852000_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
v0x126852090_0 .net "stall", 0 0, L_0x126859c70;  alias, 1 drivers
S_0x1268521f0 .scope module, "IMEM" "instr_mem" 4 48, 14 8 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 15 "instr";
P_0x1268523b0 .param/l "ADDR_WIDTH" 0 14 9, +C4<00000000000000000000000000001000>;
P_0x1268523f0 .param/l "DATA_WIDTH" 0 14 10, +C4<00000000000000000000000000001111>;
P_0x126852430 .param/str "MEMFILE" 0 14 11, "IDM/instr_init.hex";
L_0x126859f60 .functor BUFZ 15, L_0x126859da0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x126852880_0 .net *"_ivl_0", 14 0, L_0x126859da0;  1 drivers
v0x126852940_0 .net *"_ivl_2", 9 0, L_0x126859e40;  1 drivers
L_0x128050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1268529e0_0 .net *"_ivl_5", 1 0, L_0x128050010;  1 drivers
v0x126852a70_0 .net "addr", 7 0, L_0x12685a010;  1 drivers
v0x126852b00_0 .net "instr", 14 0, L_0x126859f60;  alias, 1 drivers
v0x126852bd0 .array "mem", 255 0, 14 0;
L_0x126859da0 .array/port v0x126852bd0, L_0x126859e40;
L_0x126859e40 .concat [ 8 2 0 0], L_0x12685a010, L_0x128050010;
S_0x1268525f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 14 21, 14 21 0, S_0x1268521f0;
 .timescale -9 -12;
v0x1268527c0_0 .var/i "i", 31 0;
S_0x126852c80 .scope module, "IMM_GEN" "imm_gen" 4 82, 15 5 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "imm_in";
    .port_info 1 /OUTPUT 16 "imm_out";
P_0x126852e40 .param/l "IN_WIDTH" 0 15 6, +C4<00000000000000000000000000000110>;
P_0x126852e80 .param/l "OUT_WIDTH" 0 15 7, +C4<00000000000000000000000000010000>;
v0x126853030_0 .net *"_ivl_1", 0 0, L_0x12685a650;  1 drivers
v0x1268530f0_0 .net *"_ivl_2", 9 0, L_0x12685a6f0;  1 drivers
v0x126853190_0 .net "imm_in", 5 0, L_0x12685a5b0;  alias, 1 drivers
v0x126853220_0 .net "imm_out", 15 0, L_0x12685a970;  alias, 1 drivers
L_0x12685a650 .part L_0x12685a5b0, 5, 1;
LS_0x12685a6f0_0_0 .concat [ 1 1 1 1], L_0x12685a650, L_0x12685a650, L_0x12685a650, L_0x12685a650;
LS_0x12685a6f0_0_4 .concat [ 1 1 1 1], L_0x12685a650, L_0x12685a650, L_0x12685a650, L_0x12685a650;
LS_0x12685a6f0_0_8 .concat [ 1 1 0 0], L_0x12685a650, L_0x12685a650;
L_0x12685a6f0 .concat [ 4 4 2 0], LS_0x12685a6f0_0_0, LS_0x12685a6f0_0_4, LS_0x12685a6f0_0_8;
L_0x12685a970 .concat [ 6 10 0 0], L_0x12685a5b0, L_0x12685a6f0;
S_0x1268532c0 .scope module, "MEM_WB" "mem_wb" 4 304, 16 5 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_reg_write";
    .port_info 3 /INPUT 1 "mem_mem_read";
    .port_info 4 /INPUT 16 "mem_read_data";
    .port_info 5 /INPUT 16 "mem_alu_result";
    .port_info 6 /INPUT 4 "mem_rd";
    .port_info 7 /OUTPUT 1 "wb_reg_write";
    .port_info 8 /OUTPUT 1 "wb_mem_to_reg";
    .port_info 9 /OUTPUT 16 "wb_read_data";
    .port_info 10 /OUTPUT 16 "wb_alu_result";
    .port_info 11 /OUTPUT 4 "wb_rd";
P_0x126853480 .param/l "DATA_WIDTH" 0 16 6, +C4<00000000000000000000000000010000>;
P_0x1268534c0 .param/l "REGADDR_WIDTH" 0 16 7, +C4<00000000000000000000000000000100>;
v0x1268537c0_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x126853850_0 .net "mem_alu_result", 15 0, v0x12684c790_0;  alias, 1 drivers
v0x1268538f0_0 .net "mem_mem_read", 0 0, v0x12684c8d0_0;  alias, 1 drivers
v0x126853980_0 .net "mem_rd", 3 0, v0x12684caa0_0;  alias, 1 drivers
v0x126853a50_0 .net "mem_read_data", 15 0, L_0x12685d0b0;  alias, 1 drivers
v0x126853b20_0 .net "mem_reg_write", 0 0, v0x12684cb30_0;  alias, 1 drivers
v0x126853bf0_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
v0x126853d00_0 .var "wb_alu_result", 15 0;
v0x126853d90_0 .var "wb_mem_to_reg", 0 0;
v0x126853ea0_0 .var "wb_rd", 3 0;
v0x126853f30_0 .var "wb_read_data", 15 0;
v0x126853fc0_0 .var "wb_reg_write", 0 0;
S_0x126854140 .scope module, "PC" "pc" 4 35, 17 6 0, S_0x12682eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 15 "pc_in";
    .port_info 4 /OUTPUT 15 "pc_out";
P_0x126854300 .param/l "WIDTH" 0 17 7, +C4<00000000000000000000000000001111>;
v0x126854400_0 .net "clk", 0 0, v0x1268589e0_0;  alias, 1 drivers
v0x126854490_0 .net "pc_in", 14 0, L_0x12685d520;  alias, 1 drivers
v0x126854520_0 .var "pc_out", 14 0;
v0x1268545f0_0 .net "pc_write", 0 0, L_0x126859850;  alias, 1 drivers
v0x126854680_0 .net "reset", 0 0, v0x126859730_0;  alias, 1 drivers
    .scope S_0x126854140;
T_0 ;
    %wait E_0x12684c110;
    %load/vec4 v0x126854680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x126854520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1268545f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x126854490_0;
    %assign/vec4 v0x126854520_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1268521f0;
T_1 ;
    %fork t_1, S_0x1268525f0;
    %jmp t_0;
    .scope S_0x1268525f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1268527c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1268527c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 15;
    %ix/getv/s 4, v0x1268527c0_0;
    %store/vec4a v0x126852bd0, 4, 0;
    %load/vec4 v0x1268527c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1268527c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 14 25 "$readmemh", P_0x126852430, v0x126852bd0 {0 0 0};
    %end;
    .scope S_0x1268521f0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x126851780;
T_2 ;
    %wait E_0x12684c110;
    %load/vec4 v0x126852000_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x126851c90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x126851dc0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x126851d30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x126852090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x126851f50_0;
    %assign/vec4 v0x126851dc0_0, 0;
    %load/vec4 v0x126851e70_0;
    %assign/vec4 v0x126851d30_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12684a310;
T_3 ;
    %wait E_0x12684a610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a830_0, 0, 1;
    %load/vec4 v0x12684aaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684aa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684aba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684a8d0_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684a830_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684a6e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12684a650_0, 0, 2;
    %load/vec4 v0x12684acb0_0;
    %store/vec4 v0x12684a780_0, 0, 1;
    %load/vec4 v0x12684acb0_0;
    %store/vec4 v0x12684a8d0_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x126850040;
T_4 ;
    %wait E_0x12684c110;
    %load/vec4 v0x126851490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_3, S_0x126850530;
    %jmp t_2;
    .scope S_0x126850530;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1268506f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x1268506f0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1268506f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126851230, 0, 4;
    %load/vec4 v0x1268506f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1268506f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x126850040;
t_2 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1268511a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x126851560_0;
    %load/vec4 v0x126851610_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126851230, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12684e240;
T_5 ;
    %wait E_0x12684c110;
    %load/vec4 v0x12684fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ed10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ede0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12684ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ebb0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x12684ee70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684f010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684f0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684ec40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684f280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684ef00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12684f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ed10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ede0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684ebb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12684ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684eb20_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x12684ee70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684f010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684f0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684ec40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684f280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684ef00_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12684fae0_0;
    %assign/vec4 v0x12684f140_0, 0;
    %load/vec4 v0x12684f750_0;
    %assign/vec4 v0x12684ed10_0, 0;
    %load/vec4 v0x12684f7e0_0;
    %assign/vec4 v0x12684ede0_0, 0;
    %load/vec4 v0x12684f3c0_0;
    %assign/vec4 v0x12684ea90_0, 0;
    %load/vec4 v0x12684f480_0;
    %assign/vec4 v0x12684eb20_0, 0;
    %load/vec4 v0x12684f630_0;
    %assign/vec4 v0x12684ebb0_0, 0;
    %load/vec4 v0x12684f870_0;
    %assign/vec4 v0x12684ee70_0, 0;
    %load/vec4 v0x12684f990_0;
    %assign/vec4 v0x12684f010_0, 0;
    %load/vec4 v0x12684fa30_0;
    %assign/vec4 v0x12684f0a0_0, 0;
    %load/vec4 v0x12684f6c0_0;
    %assign/vec4 v0x12684ec40_0, 0;
    %load/vec4 v0x12684fb90_0;
    %assign/vec4 v0x12684f1d0_0, 0;
    %load/vec4 v0x12684fc40_0;
    %assign/vec4 v0x12684f280_0, 0;
    %load/vec4 v0x12684f900_0;
    %assign/vec4 v0x12684ef00_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12684d940;
T_6 ;
    %wait E_0x12684dcb0;
    %load/vec4 v0x12684dd20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x12684dde0_0;
    %load/vec4 v0x12684de70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_6.3, 4;
    %load/vec4 v0x12684dde0_0;
    %load/vec4 v0x12684df00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.3;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684df90_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12684e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684e060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12684df90_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12684cf50;
T_7 ;
    %wait E_0x12684d2d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12684d4a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12684d530_0, 0, 2;
    %load/vec4 v0x12684d410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x12684d340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x12684d340_0;
    %load/vec4 v0x12684d5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12684d4a0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12684d7e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v0x12684d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x12684d730_0;
    %load/vec4 v0x12684d5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12684d4a0_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %load/vec4 v0x12684d410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v0x12684d340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x12684d340_0;
    %load/vec4 v0x12684d690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12684d530_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x12684d7e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v0x12684d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x12684d730_0;
    %load/vec4 v0x12684d690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12684d530_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12680f970;
T_8 ;
    %wait E_0x12682f890;
    %load/vec4 v0x126849f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12684a100_0, 0, 16;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x126849ee0_0;
    %load/vec4 v0x12684a050_0;
    %add;
    %store/vec4 v0x12684a100_0, 0, 16;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x126849ee0_0;
    %load/vec4 v0x12684a050_0;
    %xor;
    %store/vec4 v0x12684a100_0, 0, 16;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x12684a050_0;
    %store/vec4 v0x12684a100_0, 0, 16;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x126849ee0_0;
    %load/vec4 v0x12684a050_0;
    %sub;
    %store/vec4 v0x12684a100_0, 0, 16;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12684bb10;
T_9 ;
    %wait E_0x12684c110;
    %load/vec4 v0x12684cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684cb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12684c830_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x12684ca10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684c790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12684cbd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12684caa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12684c680_0;
    %assign/vec4 v0x12684cb30_0, 0;
    %load/vec4 v0x12684c340_0;
    %assign/vec4 v0x12684c8d0_0, 0;
    %load/vec4 v0x12684c3d0_0;
    %assign/vec4 v0x12684c980_0, 0;
    %load/vec4 v0x12684c2b0_0;
    %assign/vec4 v0x12684c830_0, 0;
    %load/vec4 v0x12684c470_0;
    %assign/vec4 v0x12684ca10_0, 0;
    %load/vec4 v0x12684c220_0;
    %assign/vec4 v0x12684c790_0, 0;
    %load/vec4 v0x12684c5d0_0;
    %assign/vec4 v0x12684cbd0_0, 0;
    %load/vec4 v0x12684c520_0;
    %assign/vec4 v0x12684caa0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12684adf0;
T_10 ;
    %vpi_call/w 7 24 "$readmemh", P_0x12684b000, v0x12684b820 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12684adf0;
T_11 ;
    %wait E_0x12684b2a0;
    %load/vec4 v0x12684b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12684b9d0_0;
    %load/vec4 v0x12684b570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12684b820, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1268532c0;
T_12 ;
    %wait E_0x12684c110;
    %load/vec4 v0x126853bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126853fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126853d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x126853f30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x126853d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x126853ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x126853b20_0;
    %assign/vec4 v0x126853fc0_0, 0;
    %load/vec4 v0x1268538f0_0;
    %assign/vec4 v0x126853d90_0, 0;
    %load/vec4 v0x126853a50_0;
    %assign/vec4 v0x126853f30_0, 0;
    %load/vec4 v0x126853850_0;
    %assign/vec4 v0x126853d00_0, 0;
    %load/vec4 v0x126853980_0;
    %assign/vec4 v0x126853ea0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12682ea30;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x1268589e0_0;
    %inv;
    %store/vec4 v0x1268589e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12682ea30;
T_14 ;
    %vpi_call/w 3 44 "$dumpfile", "tb_cpu.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12682ea30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1268589e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126859730_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126859730_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x12682ea30;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 59 "$display", "Final register values:" {0 0 0};
    %vpi_call/w 3 60 "$display", "r0: %d", v0x126858b70_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "r1: %d", v0x126858c00_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "r2: %d", v0x1268590d0_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "r3: %d", v0x126859180_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "r4: %d", v0x126859230_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "r5: %d", v0x1268592e0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "r6: %d", v0x126859390_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "r7: %d", v0x126859440_0 {0 0 0};
    %vpi_call/w 3 68 "$display", "r8 : %d", v0x1268594f0_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "r9 : %d", v0x1268595a0_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "r10: %d", v0x126858c90_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "r11: %d", v0x126858d20_0 {0 0 0};
    %vpi_call/w 3 72 "$display", "r12: %d", v0x126858db0_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "r13: %d", v0x126858e60_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "r14: %d", v0x126858f10_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "r15: %d", v0x126858fc0_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "TLS/tb_cpu.v";
    "TLS/cpu.v";
    "ALU/ALU.v";
    "CCU/control.v";
    "IDM/data_mem.v";
    "PIP/ex_mem.v";
    "HFU/forward.v";
    "HFU/hazard.v";
    "PIP/id_ex.v";
    "REG/regfile.v";
    "PIP/if_id.v";
    "IDM/instr_mem.v";
    "IMGEN/imm_gen.v";
    "PIP/mem_wb.v";
    "BPC/pc.v";
