{
    "title": "RISCV Pipeline CPU",
    "team": [
        {
            "name": "Vindula Rathnayake",
            "email": "e16319@eng.pdn.ac.lk",
            "eNumber": "E/16/319",
            "github_profile":"https://github.com/VindulaNR",
            "linkedin_profile":"https://www.linkedin.com/in/vindula-rathnayake-b32a72179/"
        },
        {
            "name": "Subhash Rathnayke",
            "email": "e16320@eng.pdn.ac.lk",
            "eNumber": "E/16/320",
            "github_profile":"#",
            "linkedin_profile":"#",
            "website": "#"
        }
    ],
    "supervisors": [
        {
            "name": "Dr. Isuru Navinna",
            "email": "isurunawinne@eng.pdn.ac.lk",
            "linkedin_profile":"https://www.linkedin.com/in/isuru-nawinne-73302833/",
            "researchgate_profile":"https://www.researchgate.net/profile/Isuru-Nawinne"
        },
        {
            "name": "Dr. Mahanama wickramasinghe",
            "email": "mahanamaw@eng.pdn.ac.lk",
            "linkedin_profile":"https://www.linkedin.com/in/mahanama"            
        }
    ],
    "tags": ["Verilog", "Computer Architecture"]
}
