IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 is missing.
IPA summary for Lin_schm_read_msr/36 is missing.

Flattening functions:
Overall time estimate: 0.000000 weighted by profile: 0.000000

Deciding on inlining of small functions.  Starting with size 0.
node context cache: 0 hits, 0 misses, 0 initializations

Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:

Deciding on functions to be inlined into all callers and removing useless speculations:
Overall time estimate: 0.000000 weighted by profile: 0.000000

Why inlining failed?
function not considered for inlining              :       18 calls, 18.000000 freq, 0 count
function body not available                       :       36 calls, 36.000000 freq, 0 count
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 is missing.
IPA summary for SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 is missing.
IPA summary for SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 is missing.
IPA summary for Lin_schm_read_msr/36 is missing.
Symbol table:

Sys_GetCoreID/73 (Sys_GetCoreID) @0dad2b60
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags:
  Called by: SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 
  Calls: 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0dad2620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0dad2380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0dad2000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0dacca80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0dacc1c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0daccd20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0dacc9a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0dacc700
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0dacc380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0dacc0e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0dac7c40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0dac7620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0dac7e00
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0dac7b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0dac77e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0dac7540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0dac71c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0dab1c40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0dab1380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0dab1ee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0dab1b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0dab18c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0dab1540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0dab12a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0daacd20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0daac700
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0daacee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0daacc40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0daac8c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0daac620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0daac2a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0daac000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db4f620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db4fee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db4fb60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db4f8c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
Lin_schm_read_msr/36 (Lin_schm_read_msr) @0db4f540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 
  Calls: 
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0db4ce58
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0db4cdc8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0db4cd38
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0db4cca8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0db4cc18
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0db4cb88
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0db4caf8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0db4ca68
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0db4c9d8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0db4c948
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0db4c8b8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0db4c828
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0db4c798
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0db4c708
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0db4c678
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0db4c5e8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0db4c558
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0db4c4c8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0db4c438
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0db4c3a8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0db4c318
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0db4c288
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0db4c1f8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0db4c168
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0db4c0d8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0db4c048
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0db45f78
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0db45ee8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0db45e58
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0db45dc8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0db45d38
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0db45ca8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db45c18
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db45b88
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db45af8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db45a68
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) 
  Availability: available
  Varpool flags:

;; Function Lin_schm_read_msr (Lin_schm_read_msr, funcdef_no=0, decl_uid=5472, cgraph_uid=1, symbol_order=36)

Lin_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5643;
  uint32 _2;

  <bb 2> :
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_1);
  _2 = reg_tmp_1;

  <bb 3> :
<L0>:
  return _2;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08, funcdef_no=1, decl_uid=5364, cgraph_uid=2, symbol_order=37)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08, funcdef_no=2, decl_uid=5366, cgraph_uid=3, symbol_order=38)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09, funcdef_no=3, decl_uid=5368, cgraph_uid=4, symbol_order=39)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09, funcdef_no=4, decl_uid=5370, cgraph_uid=5, symbol_order=40)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10, funcdef_no=5, decl_uid=5372, cgraph_uid=6, symbol_order=41)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10, funcdef_no=6, decl_uid=5374, cgraph_uid=7, symbol_order=42)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11, funcdef_no=7, decl_uid=5376, cgraph_uid=8, symbol_order=43)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11, funcdef_no=8, decl_uid=5378, cgraph_uid=9, symbol_order=44)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13, funcdef_no=9, decl_uid=5380, cgraph_uid=10, symbol_order=45)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13, funcdef_no=10, decl_uid=5382, cgraph_uid=11, symbol_order=46)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15, funcdef_no=11, decl_uid=5384, cgraph_uid=12, symbol_order=47)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15, funcdef_no=12, decl_uid=5386, cgraph_uid=13, symbol_order=48)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16, funcdef_no=13, decl_uid=5388, cgraph_uid=14, symbol_order=49)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16, funcdef_no=14, decl_uid=5390, cgraph_uid=15, symbol_order=50)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17, funcdef_no=15, decl_uid=5392, cgraph_uid=16, symbol_order=51)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17, funcdef_no=16, decl_uid=5394, cgraph_uid=17, symbol_order=52)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18, funcdef_no=17, decl_uid=5396, cgraph_uid=18, symbol_order=53)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18, funcdef_no=18, decl_uid=5398, cgraph_uid=19, symbol_order=54)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19, funcdef_no=19, decl_uid=5400, cgraph_uid=20, symbol_order=55)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19, funcdef_no=20, decl_uid=5402, cgraph_uid=21, symbol_order=56)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20, funcdef_no=21, decl_uid=5404, cgraph_uid=22, symbol_order=57)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20, funcdef_no=22, decl_uid=5406, cgraph_uid=23, symbol_order=58)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21, funcdef_no=23, decl_uid=5408, cgraph_uid=24, symbol_order=59)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21, funcdef_no=24, decl_uid=5410, cgraph_uid=25, symbol_order=60)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22, funcdef_no=25, decl_uid=5412, cgraph_uid=26, symbol_order=61)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22, funcdef_no=26, decl_uid=5414, cgraph_uid=27, symbol_order=62)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23, funcdef_no=27, decl_uid=5416, cgraph_uid=28, symbol_order=63)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23, funcdef_no=28, decl_uid=5418, cgraph_uid=29, symbol_order=64)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24, funcdef_no=29, decl_uid=5420, cgraph_uid=30, symbol_order=65)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24, funcdef_no=30, decl_uid=5422, cgraph_uid=31, symbol_order=66)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25, funcdef_no=31, decl_uid=5424, cgraph_uid=32, symbol_order=67)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25, funcdef_no=32, decl_uid=5426, cgraph_uid=33, symbol_order=68)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26, funcdef_no=33, decl_uid=5428, cgraph_uid=34, symbol_order=69)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26, funcdef_no=34, decl_uid=5430, cgraph_uid=35, symbol_order=70)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}



;; Function SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27, funcdef_no=35, decl_uid=5432, cgraph_uid=36, symbol_order=71)

SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _5;
  return;

}



;; Function SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27, funcdef_no=36, decl_uid=5434, cgraph_uid=37, symbol_order=72)

SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


