# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Add_3.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/Projects/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Inst_Decoder.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Inst_Reg.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Mux_2_3.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Mux_2_4.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Mux_8_4.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Nanoprocessor.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/PC.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Program_Rom.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Reg_Bank.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab_9_10.srcs/sim_1/imports/Lab10/Lab10.srcs/sim_1/new/TB_Nanoprocessor.vhd" \

# Do not sort compile order
nosort
