<?xml version="1.0" encoding="UTF-8"?>
<pinplan
 variation_name="fifo_0"
 megafunction_name="FIFO"
 intended_family="Agilex 7"
 specifies="all_ports">
 <global>
  <pin name="data[31..0]" direction="input" scope="external" />
  <pin name="wrreq" direction="input" scope="external" />
  <pin name="rdreq" direction="input" scope="external" />
  <pin name="clock" direction="input" scope="external" />
  <pin name="q[31..0]" direction="output" scope="external" />
  <pin name="usedw[7..0]" direction="output" scope="external" />
  <pin name="full" direction="output" scope="external" />
  <pin name="empty" direction="output" scope="external" />
 </global>
</pinplan>
