
*** Running vivado
    with args -log dma_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 403.820 ; gain = 193.500
INFO: [Synth 8-638] synthesizing module 'dma_system_ila_0' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/synth/dma_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_2508' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/hdl/bd_2508.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_2508_g_inst_0' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/synth/bd_2508_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2508_g_inst_0_gigantic_mux' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/bd_2508_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_g_inst_0_gigantic_mux' (1#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/bd_2508_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_g_inst_0' (2#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/synth/bd_2508_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2508_ila_lib_0' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/synth/bd_2508_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_ila_lib_0' (48#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/synth/bd_2508_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_2508' (49#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/hdl/bd_2508.v:13]
INFO: [Synth 8-256] done synthesizing module 'dma_system_ila_0' (50#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/synth/dma_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 710.152 ; gain = 499.832
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 710.152 ; gain = 499.832
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 816.328 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:23 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:23 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    24|
|2     |CFGLUT5  |    69|
|3     |LUT1     |    15|
|4     |LUT2     |    48|
|5     |LUT3     |   104|
|6     |LUT4     |   123|
|7     |LUT5     |   106|
|8     |LUT6     |   347|
|9     |MUXF7    |    16|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |SRL16E   |    44|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1148|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 816.328 ; gain = 606.008
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 816.328 ; gain = 502.012
