// Generated by CIRCT firtool-1.62.0
module comp(
  input         clock,
                reset,
  input  [31:0] io_a,
                io_b,
  output [63:0] io_c
);

  reg [31:0] io_c_REG;
  reg [31:0] io_c_REG_1;
  reg [63:0] io_c_REG_2;
  always @(posedge clock) begin
    io_c_REG <= io_a;
    io_c_REG_1 <= io_b;
    io_c_REG_2 <= {32'h0, io_c_REG} * {32'h0, io_c_REG_1};
  end // always @(posedge)
  assign io_c = io_c_REG_2;
endmodule

