{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765378473256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765378473256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 11:54:33 2025 " "Processing started: Wed Dec 10 11:54:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765378473256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378473256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378473257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765378473886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765378473886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "simple_dual_port_ram_single_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_single_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fimprocesso fimProcesso CPU.v(52) " "Verilog HDL Declaration information at CPU.v(52): object \"fimprocesso\" differs only in case from object \"fimProcesso\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765378485721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485722 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "MEMInstrucoes.v(43) " "Verilog HDL Event Control warning at MEMInstrucoes.v(43): event expression contains \"\|\" or \"\|\|\"" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 43 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1765378485724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMInstrucoes " "Found entity 1: MEMInstrucoes" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecomparacao.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecomparacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeComparacao " "Found entity 1: unidadeDeComparacao" {  } { { "unidadeDeComparacao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "MemoriaDados.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MemoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasaida.v 1 1 " "Found 1 design units, including 1 entities, in source file entradasaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 EntradaSaida " "Found entity 1: EntradaSaida" {  } { { "EntradaSaida.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDesvio " "Found entity 1: muxDesvio" {  } { { "muxDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/muxDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysete.v 1 1 " "Found 1 design units, including 1 entities, in source file displaysete.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaySete " "Found entity 1: displaySete" {  } { { "displaySete.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/displaySete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paradasistema.v 1 1 " "Found 1 design units, including 1 entities, in source file paradasistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParadaSistema " "Found entity 1: ParadaSistema" {  } { { "ParadaSistema.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable.v 1 1 " "Found 1 design units, including 1 entities, in source file monostable.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "monostable.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/monostable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsoBotao " "Found entity 1: pulsoBotao" {  } { { "pulsoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/pulsoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncebuton.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncebuton.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBouncebuton " "Found entity 1: DeBouncebuton" {  } { { "DeBouncebuton.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBouncebuton.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratamentobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratamentobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratamentoBotao " "Found entity 1: tratamentoBotao" {  } { { "tratamentoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/tratamentoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_dual_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gerenciador_memoria " "Found entity 1: Gerenciador_memoria" {  } { { "Gerenciador_memoria.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Gerenciador_memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Escalonador.v(32) " "Verilog HDL information at Escalonador.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765378485795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escalonador " "Found entity 1: Escalonador" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correcaodesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file correcaodesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 correcaoDesvio " "Found entity 1: correcaoDesvio" {  } { { "correcaoDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485798 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "ContadorDeQuantum.v(19) " "Verilog HDL Event Control warning at ContadorDeQuantum.v(19): event expression contains \"\|\" or \"\|\|\"" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 19 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1765378485801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordequantum.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordequantum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDeQuantum " "Found entity 1: ContadorDeQuantum" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enderecorelativo.v 1 1 " "Found 1 design units, including 1 entities, in source file enderecorelativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnderecoRelativo " "Found entity 1: EnderecoRelativo" {  } { { "EnderecoRelativo.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378485805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "biosEmExecucao CPU.v(71) " "Verilog HDL Implicit Net warning at CPU.v(71): created implicit net for \"biosEmExecucao\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378485805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(68) " "Verilog HDL Instantiation warning at CPU.v(68): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1765378485805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765378485951 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "InstrucaIO CPU.v(60) " "Verilog HDL warning at CPU.v(60): object InstrucaIO used but never assigned" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1765378485953 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode CPU.v(156) " "Verilog HDL Always Construct warning at CPU.v(156): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378485959 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ulaOP CPU.v(301) " "Verilog HDL Always Construct warning at CPU.v(301): variable \"ulaOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378485960 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regHI CPU.v(299) " "Verilog HDL Always Construct warning at CPU.v(299): inferring latch(es) for variable \"regHI\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378485961 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regLO CPU.v(299) " "Verilog HDL Always Construct warning at CPU.v(299): inferring latch(es) for variable \"regLO\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378485961 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regHI CPU.v(310) " "Verilog HDL Always Construct warning at CPU.v(310): variable \"regHI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378485961 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regLO CPU.v(311) " "Verilog HDL Always Construct warning at CPU.v(311): variable \"regLO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378485961 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valueULA CPU.v(318) " "Verilog HDL Always Construct warning at CPU.v(318): variable \"valueULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378485961 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrucaIO 0 CPU.v(60) " "Net \"InstrucaIO\" at CPU.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765378485963 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[0\] CPU.v(301) " "Inferred latch for \"regLO\[0\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[1\] CPU.v(301) " "Inferred latch for \"regLO\[1\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[2\] CPU.v(301) " "Inferred latch for \"regLO\[2\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[3\] CPU.v(301) " "Inferred latch for \"regLO\[3\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[4\] CPU.v(301) " "Inferred latch for \"regLO\[4\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[5\] CPU.v(301) " "Inferred latch for \"regLO\[5\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485964 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[6\] CPU.v(301) " "Inferred latch for \"regLO\[6\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[7\] CPU.v(301) " "Inferred latch for \"regLO\[7\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[8\] CPU.v(301) " "Inferred latch for \"regLO\[8\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[9\] CPU.v(301) " "Inferred latch for \"regLO\[9\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[10\] CPU.v(301) " "Inferred latch for \"regLO\[10\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[11\] CPU.v(301) " "Inferred latch for \"regLO\[11\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[12\] CPU.v(301) " "Inferred latch for \"regLO\[12\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[13\] CPU.v(301) " "Inferred latch for \"regLO\[13\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[14\] CPU.v(301) " "Inferred latch for \"regLO\[14\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[15\] CPU.v(301) " "Inferred latch for \"regLO\[15\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[16\] CPU.v(301) " "Inferred latch for \"regLO\[16\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[17\] CPU.v(301) " "Inferred latch for \"regLO\[17\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[18\] CPU.v(301) " "Inferred latch for \"regLO\[18\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[19\] CPU.v(301) " "Inferred latch for \"regLO\[19\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[20\] CPU.v(301) " "Inferred latch for \"regLO\[20\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[21\] CPU.v(301) " "Inferred latch for \"regLO\[21\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485965 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[22\] CPU.v(301) " "Inferred latch for \"regLO\[22\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[23\] CPU.v(301) " "Inferred latch for \"regLO\[23\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[24\] CPU.v(301) " "Inferred latch for \"regLO\[24\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[25\] CPU.v(301) " "Inferred latch for \"regLO\[25\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[26\] CPU.v(301) " "Inferred latch for \"regLO\[26\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[27\] CPU.v(301) " "Inferred latch for \"regLO\[27\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[28\] CPU.v(301) " "Inferred latch for \"regLO\[28\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[29\] CPU.v(301) " "Inferred latch for \"regLO\[29\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[30\] CPU.v(301) " "Inferred latch for \"regLO\[30\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[31\] CPU.v(301) " "Inferred latch for \"regLO\[31\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[0\] CPU.v(301) " "Inferred latch for \"regHI\[0\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[1\] CPU.v(301) " "Inferred latch for \"regHI\[1\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[2\] CPU.v(301) " "Inferred latch for \"regHI\[2\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[3\] CPU.v(301) " "Inferred latch for \"regHI\[3\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485966 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[4\] CPU.v(301) " "Inferred latch for \"regHI\[4\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[5\] CPU.v(301) " "Inferred latch for \"regHI\[5\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[6\] CPU.v(301) " "Inferred latch for \"regHI\[6\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[7\] CPU.v(301) " "Inferred latch for \"regHI\[7\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[8\] CPU.v(301) " "Inferred latch for \"regHI\[8\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[9\] CPU.v(301) " "Inferred latch for \"regHI\[9\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[10\] CPU.v(301) " "Inferred latch for \"regHI\[10\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[11\] CPU.v(301) " "Inferred latch for \"regHI\[11\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[12\] CPU.v(301) " "Inferred latch for \"regHI\[12\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[13\] CPU.v(301) " "Inferred latch for \"regHI\[13\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[14\] CPU.v(301) " "Inferred latch for \"regHI\[14\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[15\] CPU.v(301) " "Inferred latch for \"regHI\[15\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[16\] CPU.v(301) " "Inferred latch for \"regHI\[16\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485967 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[17\] CPU.v(301) " "Inferred latch for \"regHI\[17\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[18\] CPU.v(301) " "Inferred latch for \"regHI\[18\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[19\] CPU.v(301) " "Inferred latch for \"regHI\[19\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[20\] CPU.v(301) " "Inferred latch for \"regHI\[20\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[21\] CPU.v(301) " "Inferred latch for \"regHI\[21\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[22\] CPU.v(301) " "Inferred latch for \"regHI\[22\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[23\] CPU.v(301) " "Inferred latch for \"regHI\[23\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[24\] CPU.v(301) " "Inferred latch for \"regHI\[24\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[25\] CPU.v(301) " "Inferred latch for \"regHI\[25\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[26\] CPU.v(301) " "Inferred latch for \"regHI\[26\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[27\] CPU.v(301) " "Inferred latch for \"regHI\[27\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[28\] CPU.v(301) " "Inferred latch for \"regHI\[28\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[29\] CPU.v(301) " "Inferred latch for \"regHI\[29\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[30\] CPU.v(301) " "Inferred latch for \"regHI\[30\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[31\] CPU.v(301) " "Inferred latch for \"regHI\[31\]\" at CPU.v(301)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378485968 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378486004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMInstrucoes MEMInstrucoes:inst " "Elaborating entity \"MEMInstrucoes\" for hierarchy \"MEMInstrucoes:inst\"" {  } { { "CPU.v" "inst" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378486007 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[3000..914\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[3000..914\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765378486492 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[899..611\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[899..611\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765378486492 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[599..311\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[599..311\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765378486492 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[299..245\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[299..245\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765378486492 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "biosEmExecucao MEMInstrucoes.v(11) " "Output port \"biosEmExecucao\" at MEMInstrucoes.v(11) has no driver" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765378486543 "|CPU|MEMInstrucoes:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDeQuantum ContadorDeQuantum:quantum " "Elaborating entity \"ContadorDeQuantum\" for hierarchy \"ContadorDeQuantum:quantum\"" {  } { { "CPU.v" "quantum" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:uco " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:uco\"" {  } { { "CPU.v" "uco" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487368 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "UnidadeDeControle.v(911) " "Verilog HDL Case Statement warning at UnidadeDeControle.v(911): case item expression covers a value already covered by a previous case item" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 911 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UnidadeDeControle.v(28) " "Verilog HDL Case Statement warning at UnidadeDeControle.v(28): incomplete case statement has no default case item" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escritaRegControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"escritaRegControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"jumpControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DesvioControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"DesvioControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"branchControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"memControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entradaSaidaControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"entradaSaidaControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mudaProcesso UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"mudaProcesso\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fimprocesso UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"fimprocesso\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intrucaoIOContexto UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"intrucaoIOContexto\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encerrarBios UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"encerrarBios\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"ledControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comandoIN UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"comandoIN\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comandoOUT UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"comandoOUT\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valueULA UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"valueULA\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "linkControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"linkControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaOP UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"ulaOP\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchTipo UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"branchTipo\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dadoRegControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"dadoRegControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HILOcontrol UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"HILOcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILOcontrol UnidadeDeControle.v(25) " "Inferred latch for \"HILOcontrol\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487369 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[2\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[2\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchTipo UnidadeDeControle.v(25) " "Inferred latch for \"branchTipo\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[2\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[2\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[3\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[3\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[4\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[4\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linkControl UnidadeDeControle.v(25) " "Inferred latch for \"linkControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueULA UnidadeDeControle.v(25) " "Inferred latch for \"valueULA\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comandoOUT UnidadeDeControle.v(25) " "Inferred latch for \"comandoOUT\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487370 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comandoIN UnidadeDeControle.v(25) " "Inferred latch for \"comandoIN\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487371 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledControl UnidadeDeControle.v(25) " "Inferred latch for \"ledControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487371 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encerrarBios\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"encerrarBios\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487371 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encerrarBios\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"encerrarBios\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487371 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intrucaoIOContexto UnidadeDeControle.v(25) " "Inferred latch for \"intrucaoIOContexto\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487371 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fimprocesso UnidadeDeControle.v(25) " "Inferred latch for \"fimprocesso\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mudaProcesso UnidadeDeControle.v(25) " "Inferred latch for \"mudaProcesso\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status UnidadeDeControle.v(25) " "Inferred latch for \"status\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entradaSaidaControl\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"entradaSaidaControl\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entradaSaidaControl\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"entradaSaidaControl\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memControl UnidadeDeControle.v(25) " "Inferred latch for \"memControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchControl UnidadeDeControle.v(25) " "Inferred latch for \"branchControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesvioControl UnidadeDeControle.v(25) " "Inferred latch for \"DesvioControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpControl UnidadeDeControle.v(25) " "Inferred latch for \"jumpControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487376 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escritaRegControl UnidadeDeControle.v(25) " "Inferred latch for \"escritaRegControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487377 "|CPU|UnidadeDeControle:uco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParadaSistema ParadaSistema:mest " "Elaborating entity \"ParadaSistema\" for hierarchy \"ParadaSistema:mest\"" {  } { { "CPU.v" "mest" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487378 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estadoAtual ParadaSistema.v(12) " "Verilog HDL Always Construct warning at ParadaSistema.v(12): variable \"estadoAtual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ParadaSistema.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378487380 "|CPU|ParadaSistema:mest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:br " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:br\"" {  } { { "CPU.v" "br" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487389 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(24) " "Verilog HDL Case Statement warning at ULA.v(24): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"saidaULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaHI ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"saidaHI\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaLO ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"saidaLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[0\] ULA.v(24) " "Inferred latch for \"saidaLO\[0\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[1\] ULA.v(24) " "Inferred latch for \"saidaLO\[1\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[2\] ULA.v(24) " "Inferred latch for \"saidaLO\[2\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[3\] ULA.v(24) " "Inferred latch for \"saidaLO\[3\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[4\] ULA.v(24) " "Inferred latch for \"saidaLO\[4\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[5\] ULA.v(24) " "Inferred latch for \"saidaLO\[5\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[6\] ULA.v(24) " "Inferred latch for \"saidaLO\[6\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[7\] ULA.v(24) " "Inferred latch for \"saidaLO\[7\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[8\] ULA.v(24) " "Inferred latch for \"saidaLO\[8\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[9\] ULA.v(24) " "Inferred latch for \"saidaLO\[9\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[10\] ULA.v(24) " "Inferred latch for \"saidaLO\[10\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487392 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[11\] ULA.v(24) " "Inferred latch for \"saidaLO\[11\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[12\] ULA.v(24) " "Inferred latch for \"saidaLO\[12\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[13\] ULA.v(24) " "Inferred latch for \"saidaLO\[13\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[14\] ULA.v(24) " "Inferred latch for \"saidaLO\[14\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[15\] ULA.v(24) " "Inferred latch for \"saidaLO\[15\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[16\] ULA.v(24) " "Inferred latch for \"saidaLO\[16\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[17\] ULA.v(24) " "Inferred latch for \"saidaLO\[17\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[18\] ULA.v(24) " "Inferred latch for \"saidaLO\[18\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[19\] ULA.v(24) " "Inferred latch for \"saidaLO\[19\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[20\] ULA.v(24) " "Inferred latch for \"saidaLO\[20\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[21\] ULA.v(24) " "Inferred latch for \"saidaLO\[21\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[22\] ULA.v(24) " "Inferred latch for \"saidaLO\[22\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[23\] ULA.v(24) " "Inferred latch for \"saidaLO\[23\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[24\] ULA.v(24) " "Inferred latch for \"saidaLO\[24\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[25\] ULA.v(24) " "Inferred latch for \"saidaLO\[25\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[26\] ULA.v(24) " "Inferred latch for \"saidaLO\[26\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[27\] ULA.v(24) " "Inferred latch for \"saidaLO\[27\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[28\] ULA.v(24) " "Inferred latch for \"saidaLO\[28\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[29\] ULA.v(24) " "Inferred latch for \"saidaLO\[29\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487393 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[30\] ULA.v(24) " "Inferred latch for \"saidaLO\[30\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[31\] ULA.v(24) " "Inferred latch for \"saidaLO\[31\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[0\] ULA.v(24) " "Inferred latch for \"saidaHI\[0\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[1\] ULA.v(24) " "Inferred latch for \"saidaHI\[1\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[2\] ULA.v(24) " "Inferred latch for \"saidaHI\[2\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[3\] ULA.v(24) " "Inferred latch for \"saidaHI\[3\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[4\] ULA.v(24) " "Inferred latch for \"saidaHI\[4\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[5\] ULA.v(24) " "Inferred latch for \"saidaHI\[5\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[6\] ULA.v(24) " "Inferred latch for \"saidaHI\[6\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[7\] ULA.v(24) " "Inferred latch for \"saidaHI\[7\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[8\] ULA.v(24) " "Inferred latch for \"saidaHI\[8\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[9\] ULA.v(24) " "Inferred latch for \"saidaHI\[9\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[10\] ULA.v(24) " "Inferred latch for \"saidaHI\[10\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[11\] ULA.v(24) " "Inferred latch for \"saidaHI\[11\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[12\] ULA.v(24) " "Inferred latch for \"saidaHI\[12\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[13\] ULA.v(24) " "Inferred latch for \"saidaHI\[13\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[14\] ULA.v(24) " "Inferred latch for \"saidaHI\[14\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[15\] ULA.v(24) " "Inferred latch for \"saidaHI\[15\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[16\] ULA.v(24) " "Inferred latch for \"saidaHI\[16\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[17\] ULA.v(24) " "Inferred latch for \"saidaHI\[17\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487394 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[18\] ULA.v(24) " "Inferred latch for \"saidaHI\[18\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[19\] ULA.v(24) " "Inferred latch for \"saidaHI\[19\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[20\] ULA.v(24) " "Inferred latch for \"saidaHI\[20\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[21\] ULA.v(24) " "Inferred latch for \"saidaHI\[21\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[22\] ULA.v(24) " "Inferred latch for \"saidaHI\[22\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[23\] ULA.v(24) " "Inferred latch for \"saidaHI\[23\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[24\] ULA.v(24) " "Inferred latch for \"saidaHI\[24\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[25\] ULA.v(24) " "Inferred latch for \"saidaHI\[25\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[26\] ULA.v(24) " "Inferred latch for \"saidaHI\[26\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[27\] ULA.v(24) " "Inferred latch for \"saidaHI\[27\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[28\] ULA.v(24) " "Inferred latch for \"saidaHI\[28\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[29\] ULA.v(24) " "Inferred latch for \"saidaHI\[29\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[30\] ULA.v(24) " "Inferred latch for \"saidaHI\[30\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[31\] ULA.v(24) " "Inferred latch for \"saidaHI\[31\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[0\] ULA.v(24) " "Inferred latch for \"saidaULA\[0\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[1\] ULA.v(24) " "Inferred latch for \"saidaULA\[1\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[2\] ULA.v(24) " "Inferred latch for \"saidaULA\[2\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[3\] ULA.v(24) " "Inferred latch for \"saidaULA\[3\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[4\] ULA.v(24) " "Inferred latch for \"saidaULA\[4\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487395 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[5\] ULA.v(24) " "Inferred latch for \"saidaULA\[5\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[6\] ULA.v(24) " "Inferred latch for \"saidaULA\[6\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[7\] ULA.v(24) " "Inferred latch for \"saidaULA\[7\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[8\] ULA.v(24) " "Inferred latch for \"saidaULA\[8\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[9\] ULA.v(24) " "Inferred latch for \"saidaULA\[9\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[10\] ULA.v(24) " "Inferred latch for \"saidaULA\[10\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[11\] ULA.v(24) " "Inferred latch for \"saidaULA\[11\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[12\] ULA.v(24) " "Inferred latch for \"saidaULA\[12\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[13\] ULA.v(24) " "Inferred latch for \"saidaULA\[13\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[14\] ULA.v(24) " "Inferred latch for \"saidaULA\[14\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[15\] ULA.v(24) " "Inferred latch for \"saidaULA\[15\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[16\] ULA.v(24) " "Inferred latch for \"saidaULA\[16\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[17\] ULA.v(24) " "Inferred latch for \"saidaULA\[17\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[18\] ULA.v(24) " "Inferred latch for \"saidaULA\[18\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[19\] ULA.v(24) " "Inferred latch for \"saidaULA\[19\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[20\] ULA.v(24) " "Inferred latch for \"saidaULA\[20\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[21\] ULA.v(24) " "Inferred latch for \"saidaULA\[21\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[22\] ULA.v(24) " "Inferred latch for \"saidaULA\[22\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[23\] ULA.v(24) " "Inferred latch for \"saidaULA\[23\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487396 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[24\] ULA.v(24) " "Inferred latch for \"saidaULA\[24\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[25\] ULA.v(24) " "Inferred latch for \"saidaULA\[25\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[26\] ULA.v(24) " "Inferred latch for \"saidaULA\[26\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[27\] ULA.v(24) " "Inferred latch for \"saidaULA\[27\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[28\] ULA.v(24) " "Inferred latch for \"saidaULA\[28\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[29\] ULA.v(24) " "Inferred latch for \"saidaULA\[29\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[30\] ULA.v(24) " "Inferred latch for \"saidaULA\[30\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[31\] ULA.v(24) " "Inferred latch for \"saidaULA\[31\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487397 "|CPU|ULA:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeComparacao unidadeDeComparacao:compara " "Elaborating entity \"unidadeDeComparacao\" for hierarchy \"unidadeDeComparacao:compara\"" {  } { { "CPU.v" "compara" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487398 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "branchTipo unidadeDeComparacao.v(10) " "Verilog HDL Always Construct warning at unidadeDeComparacao.v(10): variable \"branchTipo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeComparacao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378487399 "|CPU|unidadeDeComparacao:compara"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:muxRegistro " "Elaborating entity \"mux6\" for hierarchy \"mux6:muxRegistro\"" {  } { { "CPU.v" "muxRegistro" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:mem " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:mem\"" {  } { { "CPU.v" "mem" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradaSaida EntradaSaida:IO " "Elaborating entity \"EntradaSaida\" for hierarchy \"EntradaSaida:IO\"" {  } { { "CPU.v" "IO" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD EntradaSaida:IO\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"EntradaSaida:IO\|BCD:bcd\"" {  } { { "EntradaSaida.v" "bcd" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487408 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controlesaida BCD.v(11) " "Verilog HDL Always Construct warning at BCD.v(11): variable \"controlesaida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(24) " "Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unidade BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"unidade\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezena BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"dezena\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centena BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"centena\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[0\] BCD.v(11) " "Inferred latch for \"centena\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[1\] BCD.v(11) " "Inferred latch for \"centena\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[2\] BCD.v(11) " "Inferred latch for \"centena\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[3\] BCD.v(11) " "Inferred latch for \"centena\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[0\] BCD.v(11) " "Inferred latch for \"dezena\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[1\] BCD.v(11) " "Inferred latch for \"dezena\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[2\] BCD.v(11) " "Inferred latch for \"dezena\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[3\] BCD.v(11) " "Inferred latch for \"dezena\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[0\] BCD.v(11) " "Inferred latch for \"unidade\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[1\] BCD.v(11) " "Inferred latch for \"unidade\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[2\] BCD.v(11) " "Inferred latch for \"unidade\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[3\] BCD.v(11) " "Inferred latch for \"unidade\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378487410 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:deb " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:deb\"" {  } { { "CPU.v" "deb" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySete displaySete:displayUnidade " "Elaborating entity \"displaySete\" for hierarchy \"displaySete:displayUnidade\"" {  } { { "CPU.v" "displayUnidade" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378487413 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simple_dual_port_ram_dual_clock:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simple_dual_port_ram_dual_clock:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765378541880 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765378541880 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765378541880 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:alu\|Mod0\"" {  } { { "ULA.v" "Mod0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765378541881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:alu\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765378541881 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:alu\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765378541881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765378541881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378541966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378541967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765378541967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_divide:Mod0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378542073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ULA:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542073 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765378542073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378542412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542412 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765378542412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378542484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765378542484 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765378542484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765378542533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378542533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765378543783 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1765378543852 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1765378543852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|status " "Latch UnidadeDeControle:uco\|status has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543891 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "Latch UnidadeDeControle:uco\|entradaSaidaControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543891 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|entradaSaidaControl\[1\] " "Latch UnidadeDeControle:uco\|entradaSaidaControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543891 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|DesvioControl " "Latch UnidadeDeControle:uco\|DesvioControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|comandoOUT " "Latch UnidadeDeControle:uco\|comandoOUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|fimprocesso " "Latch UnidadeDeControle:uco\|fimprocesso has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[0\] " "Latch ULA:alu\|saidaULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[3\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[3\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[0\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[1\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543892 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|HILOcontrol " "Latch UnidadeDeControle:uco\|HILOcontrol has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543893 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[2\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543893 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|escritaRegControl " "Latch UnidadeDeControle:uco\|escritaRegControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543893 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[31\] " "Latch ULA:alu\|saidaULA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543893 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[30\] " "Latch ULA:alu\|saidaULA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543893 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[29\] " "Latch ULA:alu\|saidaULA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543894 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[28\] " "Latch ULA:alu\|saidaULA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543894 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[27\] " "Latch ULA:alu\|saidaULA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543894 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[26\] " "Latch ULA:alu\|saidaULA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543894 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[25\] " "Latch ULA:alu\|saidaULA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543894 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[24\] " "Latch ULA:alu\|saidaULA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[23\] " "Latch ULA:alu\|saidaULA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[22\] " "Latch ULA:alu\|saidaULA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[21\] " "Latch ULA:alu\|saidaULA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[20\] " "Latch ULA:alu\|saidaULA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[19\] " "Latch ULA:alu\|saidaULA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543895 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[18\] " "Latch ULA:alu\|saidaULA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543896 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[17\] " "Latch ULA:alu\|saidaULA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543896 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[16\] " "Latch ULA:alu\|saidaULA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543896 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[15\] " "Latch ULA:alu\|saidaULA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543896 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[14\] " "Latch ULA:alu\|saidaULA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543896 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[13\] " "Latch ULA:alu\|saidaULA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[12\] " "Latch ULA:alu\|saidaULA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[11\] " "Latch ULA:alu\|saidaULA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[10\] " "Latch ULA:alu\|saidaULA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[9\] " "Latch ULA:alu\|saidaULA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[8\] " "Latch ULA:alu\|saidaULA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[7\] " "Latch ULA:alu\|saidaULA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543897 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[6\] " "Latch ULA:alu\|saidaULA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[5\] " "Latch ULA:alu\|saidaULA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[4\] " "Latch ULA:alu\|saidaULA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[3\] " "Latch ULA:alu\|saidaULA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[2\] " "Latch ULA:alu\|saidaULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[1\] " "Latch ULA:alu\|saidaULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|branchControl " "Latch UnidadeDeControle:uco\|branchControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543898 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|branchTipo " "Latch UnidadeDeControle:uco\|branchTipo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|jumpControl " "Latch UnidadeDeControle:uco\|jumpControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[0\] " "Latch UnidadeDeControle:uco\|ulaOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[1\] " "Latch UnidadeDeControle:uco\|ulaOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|valueULA " "Latch UnidadeDeControle:uco\|valueULA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[3\] " "Latch UnidadeDeControle:uco\|ulaOP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[2\] " "Latch UnidadeDeControle:uco\|ulaOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543899 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|memControl " "Latch UnidadeDeControle:uco\|memControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765378543900 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765378543900 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uniProc\[5\] GND " "Pin \"uniProc\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765378547808 "|CPU|uniProc[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765378547808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765378548307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg " "Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378556919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765378557333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765378557333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6837 " "Implemented 6837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765378557813 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765378557813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6756 " "Implemented 6756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765378557813 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765378557813 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765378557813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765378557813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765378557861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 11:55:57 2025 " "Processing ended: Wed Dec 10 11:55:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765378557861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765378557861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765378557861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765378557861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765378559456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765378559456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 11:55:58 2025 " "Processing started: Wed Dec 10 11:55:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765378559456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765378559456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765378559456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765378559650 ""}
{ "Info" "0" "" "Project  = processadorAOC" {  } {  } 0 0 "Project  = processadorAOC" 0 0 "Fitter" 0 0 1765378559651 ""}
{ "Info" "0" "" "Revision = processadorAOC" {  } {  } 0 0 "Revision = processadorAOC" 0 0 "Fitter" 0 0 1765378559651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765378559789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765378559789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processadorAOC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processadorAOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765378559837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765378559901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765378559901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765378560316 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765378560324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765378560593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765378560593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765378560609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765378560609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765378560609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765378560609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765378560609 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765378560609 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765378560613 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765378561888 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "194 " "The Timing Analyzer is analyzing 194 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1765378563970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765378563976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765378563976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~13  from: datac  to: combout " "Cell: inst\|Mux0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~8  from: dataa  to: combout " "Cell: inst\|Mux0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~15  from: dataa  to: combout " "Cell: inst\|Mux1~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~16  from: dataa  to: combout " "Cell: inst\|Mux1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~18  from: dataa  to: combout " "Cell: inst\|Mux1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~19  from: datac  to: combout " "Cell: inst\|Mux1~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~20  from: datac  to: combout " "Cell: inst\|Mux1~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~23  from: datad  to: combout " "Cell: inst\|Mux1~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~24  from: datac  to: combout " "Cell: inst\|Mux1~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~26  from: datac  to: combout " "Cell: inst\|Mux1~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~2  from: dataa  to: combout " "Cell: inst\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~3  from: datad  to: combout " "Cell: inst\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~5  from: dataa  to: combout " "Cell: inst\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~6  from: datad  to: combout " "Cell: inst\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~7  from: datad  to: combout " "Cell: inst\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~19  from: datac  to: combout " "Cell: inst\|Mux2~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~23  from: datac  to: combout " "Cell: inst\|Mux2~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~27  from: datac  to: combout " "Cell: inst\|Mux2~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~19  from: datac  to: combout " "Cell: inst\|Mux3~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~24  from: datac  to: combout " "Cell: inst\|Mux3~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~26  from: dataa  to: combout " "Cell: inst\|Mux3~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~28  from: datac  to: combout " "Cell: inst\|Mux3~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~2  from: dataa  to: combout " "Cell: inst\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~4  from: dataa  to: combout " "Cell: inst\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datac  to: combout " "Cell: inst\|Mux4~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datad  to: combout " "Cell: inst\|Mux4~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~12  from: dataa  to: combout " "Cell: inst\|Mux4~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~13  from: dataa  to: combout " "Cell: inst\|Mux4~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~14  from: dataa  to: combout " "Cell: inst\|Mux4~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~16  from: dataa  to: combout " "Cell: inst\|Mux4~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~17  from: datac  to: combout " "Cell: inst\|Mux4~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~18  from: dataa  to: combout " "Cell: inst\|Mux4~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~22  from: dataa  to: combout " "Cell: inst\|Mux4~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~25  from: datac  to: combout " "Cell: inst\|Mux4~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~29  from: datac  to: combout " "Cell: inst\|Mux4~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~4  from: dataa  to: combout " "Cell: inst\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~7  from: dataa  to: combout " "Cell: inst\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~21  from: datac  to: combout " "Cell: inst\|Mux5~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~25  from: datac  to: combout " "Cell: inst\|Mux5~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~29  from: datac  to: combout " "Cell: inst\|Mux5~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~2  from: dataa  to: combout " "Cell: inst\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~3  from: datad  to: combout " "Cell: inst\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~5  from: dataa  to: combout " "Cell: inst\|Mux5~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datac  to: combout " "Cell: uco\|WideOr10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datad  to: combout " "Cell: uco\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: dataa  to: combout " "Cell: uco\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datab  to: combout " "Cell: uco\|WideOr10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datac  to: combout " "Cell: uco\|WideOr10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: dataa  to: combout " "Cell: uco\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datab  to: combout " "Cell: uco\|WideOr13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datac  to: combout " "Cell: uco\|WideOr13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datad  to: combout " "Cell: uco\|WideOr13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: dataa  to: combout " "Cell: uco\|WideOr19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datab  to: combout " "Cell: uco\|WideOr19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datac  to: combout " "Cell: uco\|WideOr19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datad  to: combout " "Cell: uco\|WideOr19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: dataa  to: combout " "Cell: uco\|WideOr19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: datab  to: combout " "Cell: uco\|WideOr19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: dataa  to: combout " "Cell: uco\|WideOr26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datab  to: combout " "Cell: uco\|WideOr26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datac  to: combout " "Cell: uco\|WideOr26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: dataa  to: combout " "Cell: uco\|WideOr35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datab  to: combout " "Cell: uco\|WideOr35~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datac  to: combout " "Cell: uco\|WideOr35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: dataa  to: combout " "Cell: uco\|WideOr37~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datab  to: combout " "Cell: uco\|WideOr37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datac  to: combout " "Cell: uco\|WideOr37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datad  to: combout " "Cell: uco\|WideOr37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: dataa  to: combout " "Cell: uco\|WideOr37~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datac  to: combout " "Cell: uco\|WideOr37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: dataa  to: combout " "Cell: uco\|WideOr44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datab  to: combout " "Cell: uco\|WideOr44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datac  to: combout " "Cell: uco\|WideOr44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765378564029 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1765378564029 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765378564089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765378564091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765378564094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564809 ""}  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:comb_3\|clock_out  " "Automatically promoted node clock_divider:comb_3\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[1\] " "Destination node pc\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[2\] " "Destination node pc\[2\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[3\] " "Destination node pc\[3\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[4\] " "Destination node pc\[4\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[5\] " "Destination node pc\[5\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[6\] " "Destination node pc\[6\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[7\] " "Destination node pc\[7\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[8\] " "Destination node pc\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[9\] " "Destination node pc\[9\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[10\] " "Destination node pc\[10\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765378564809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1765378564809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765378564809 ""}  } { { "clock_divider.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ContadorDeQuantum:quantum\|always0~0  " "Automatically promoted node ContadorDeQuantum:quantum\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564809 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always4~0  " "Automatically promoted node always4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564809 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 10512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal9~0  " "Automatically promoted node Equal9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564810 ""}  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 301 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:alu\|Mux32~0  " "Automatically promoted node ULA:alu\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564810 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 10511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD:bcd\|Equal0~0  " "Automatically promoted node BCD:bcd\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564810 ""}  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControle:uco\|WideOr13~4  " "Automatically promoted node UnidadeDeControle:uco\|WideOr13~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564810 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 5691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControle:uco\|WideOr37~3  " "Automatically promoted node UnidadeDeControle:uco\|WideOr37~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765378564810 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 7124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765378564810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765378565711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765378565717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765378565718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765378565726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765378565742 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765378565760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765378566713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765378566719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765378566719 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "biosEmExecucao " "Node \"biosEmExecucao\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "biosEmExecucao" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765378567994 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765378567994 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765378567994 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765378568006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765378572483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765378575571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765378575658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765378618228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:43 " "Fitter placement operations ending: elapsed time is 00:00:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765378618228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765378619546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765378641347 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765378641347 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1765378706080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765379303598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765379303598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:20 " "Fitter routing operations ending: elapsed time is 00:11:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765379303604 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.26 " "Total time spent on timing analysis during the Fitter is 26.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765379303853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765379303896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765379304887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765379304890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765379305843 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765379307760 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765379309231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.fit.smsg " "Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765379309580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5495 " "Peak virtual memory: 5495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765379310824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 12:08:30 2025 " "Processing ended: Wed Dec 10 12:08:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765379310824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:32 " "Elapsed time: 00:12:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765379310824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:12 " "Total CPU time (on all processors): 00:13:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765379310824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765379310824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765379312094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765379312094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 12:08:31 2025 " "Processing started: Wed Dec 10 12:08:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765379312094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765379312094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765379312094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765379312634 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765379315357 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765379315465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765379315796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 12:08:35 2025 " "Processing ended: Wed Dec 10 12:08:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765379315796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765379315796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765379315796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765379315796 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765379316774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765379317679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765379317680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 12:08:37 2025 " "Processing started: Wed Dec 10 12:08:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765379317680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765379317680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorAOC -c processadorAOC " "Command: quartus_sta processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765379317680 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765379317885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765379318245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765379318245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379318306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379318306 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "194 " "The Timing Analyzer is analyzing 194 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1765379318931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765379319058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379319059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out " "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[0\] pc\[0\] " "create_clock -period 1.000 -name pc\[0\] pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[0\] UnidadeDeControle:uco\|ulaOP\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[0\] UnidadeDeControle:uco\|ulaOP\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765379319081 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765379319081 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~13  from: datad  to: combout " "Cell: inst\|Mux0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~8  from: datab  to: combout " "Cell: inst\|Mux0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~15  from: datad  to: combout " "Cell: inst\|Mux1~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~16  from: datad  to: combout " "Cell: inst\|Mux1~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~18  from: datad  to: combout " "Cell: inst\|Mux1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~19  from: datad  to: combout " "Cell: inst\|Mux1~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~20  from: datad  to: combout " "Cell: inst\|Mux1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~23  from: datad  to: combout " "Cell: inst\|Mux1~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~24  from: datad  to: combout " "Cell: inst\|Mux1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~26  from: datac  to: combout " "Cell: inst\|Mux1~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~2  from: dataa  to: combout " "Cell: inst\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~3  from: datab  to: combout " "Cell: inst\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~5  from: dataa  to: combout " "Cell: inst\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~6  from: datad  to: combout " "Cell: inst\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~7  from: datad  to: combout " "Cell: inst\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~19  from: dataa  to: combout " "Cell: inst\|Mux2~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~23  from: datad  to: combout " "Cell: inst\|Mux2~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~27  from: datad  to: combout " "Cell: inst\|Mux2~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~19  from: dataa  to: combout " "Cell: inst\|Mux3~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~24  from: datac  to: combout " "Cell: inst\|Mux3~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~26  from: datad  to: combout " "Cell: inst\|Mux3~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~28  from: datad  to: combout " "Cell: inst\|Mux3~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~2  from: dataa  to: combout " "Cell: inst\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~4  from: datad  to: combout " "Cell: inst\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datac  to: combout " "Cell: inst\|Mux4~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datad  to: combout " "Cell: inst\|Mux4~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~12  from: datad  to: combout " "Cell: inst\|Mux4~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~13  from: datac  to: combout " "Cell: inst\|Mux4~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~14  from: datad  to: combout " "Cell: inst\|Mux4~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~16  from: datad  to: combout " "Cell: inst\|Mux4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~17  from: datad  to: combout " "Cell: inst\|Mux4~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~18  from: datad  to: combout " "Cell: inst\|Mux4~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~22  from: datab  to: combout " "Cell: inst\|Mux4~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~25  from: datad  to: combout " "Cell: inst\|Mux4~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~29  from: datad  to: combout " "Cell: inst\|Mux4~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~4  from: datab  to: combout " "Cell: inst\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~7  from: dataa  to: combout " "Cell: inst\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~21  from: dataa  to: combout " "Cell: inst\|Mux5~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~25  from: datac  to: combout " "Cell: inst\|Mux5~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~29  from: datad  to: combout " "Cell: inst\|Mux5~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~2  from: datac  to: combout " "Cell: inst\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~3  from: datac  to: combout " "Cell: inst\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~5  from: dataa  to: combout " "Cell: inst\|Mux5~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datab  to: combout " "Cell: uco\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datad  to: combout " "Cell: uco\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: dataa  to: combout " "Cell: uco\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datac  to: combout " "Cell: uco\|WideOr10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datad  to: combout " "Cell: uco\|WideOr10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: dataa  to: combout " "Cell: uco\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datab  to: combout " "Cell: uco\|WideOr13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datac  to: combout " "Cell: uco\|WideOr13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datad  to: combout " "Cell: uco\|WideOr13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: dataa  to: combout " "Cell: uco\|WideOr19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datab  to: combout " "Cell: uco\|WideOr19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datac  to: combout " "Cell: uco\|WideOr19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datad  to: combout " "Cell: uco\|WideOr19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: dataa  to: combout " "Cell: uco\|WideOr19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: datac  to: combout " "Cell: uco\|WideOr19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: dataa  to: combout " "Cell: uco\|WideOr26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datac  to: combout " "Cell: uco\|WideOr26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datad  to: combout " "Cell: uco\|WideOr26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: dataa  to: combout " "Cell: uco\|WideOr35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datab  to: combout " "Cell: uco\|WideOr35~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datac  to: combout " "Cell: uco\|WideOr35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: dataa  to: combout " "Cell: uco\|WideOr37~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datab  to: combout " "Cell: uco\|WideOr37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datac  to: combout " "Cell: uco\|WideOr37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datad  to: combout " "Cell: uco\|WideOr37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datac  to: combout " "Cell: uco\|WideOr37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datad  to: combout " "Cell: uco\|WideOr37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: dataa  to: combout " "Cell: uco\|WideOr44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datab  to: combout " "Cell: uco\|WideOr44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datac  to: combout " "Cell: uco\|WideOr44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379319107 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765379319107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765379319127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765379319130 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1765379319132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765379319149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765379320916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765379320916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -137.756 " "Worst-case setup slack is -137.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -137.756           -6092.612 UnidadeDeControle:uco\|ulaOP\[1\]  " " -137.756           -6092.612 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -136.086           -5769.487 UnidadeDeControle:uco\|ulaOP\[0\]  " " -136.086           -5769.487 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.255            -408.477 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -35.255            -408.477 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.531          -16381.848 clock_divider:comb_3\|clock_out  " "  -16.531          -16381.848 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.184            -192.020 pc\[0\]  " "  -12.184            -192.020 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.740            -171.396 clock  " "  -10.740            -171.396 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.901            -596.229 reset  " "   -9.901            -596.229 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379320920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379320920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.689 " "Worst-case hold slack is -6.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.689             -65.307 pc\[0\]  " "   -6.689             -65.307 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739             -73.516 reset  " "   -3.739             -73.516 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.339             -79.432 UnidadeDeControle:uco\|ulaOP\[0\]  " "   -3.339             -79.432 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666             -37.469 clock_divider:comb_3\|clock_out  " "   -2.666             -37.469 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130             -42.927 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -2.130             -42.927 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.478               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 clock  " "    0.543               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379321132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.561 " "Worst-case recovery slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561             -66.672 clock_divider:comb_3\|clock_out  " "   -3.561             -66.672 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379321135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.896 " "Worst-case removal slack is 0.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 clock_divider:comb_3\|clock_out  " "    0.896               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379321138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.081 " "Worst-case minimum pulse width slack is -4.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.081           -1254.245 pc\[0\]  " "   -4.081           -1254.245 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 reset  " "   -3.000             -86.525 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.581 clock  " "   -3.000             -72.581 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1535.575 clock_divider:comb_3\|clock_out  " "   -1.285           -1535.575 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 UnidadeDeControle:uco\|ulaOP\[0\]  " "    0.392               0.000 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.410               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.448               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379321141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379321141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765379323792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765379323827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765379324859 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~13  from: datad  to: combout " "Cell: inst\|Mux0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~8  from: datab  to: combout " "Cell: inst\|Mux0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~15  from: datad  to: combout " "Cell: inst\|Mux1~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~16  from: datad  to: combout " "Cell: inst\|Mux1~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~18  from: datad  to: combout " "Cell: inst\|Mux1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~19  from: datad  to: combout " "Cell: inst\|Mux1~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~20  from: datad  to: combout " "Cell: inst\|Mux1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~23  from: datad  to: combout " "Cell: inst\|Mux1~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~24  from: datad  to: combout " "Cell: inst\|Mux1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~26  from: datac  to: combout " "Cell: inst\|Mux1~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~2  from: dataa  to: combout " "Cell: inst\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~3  from: datab  to: combout " "Cell: inst\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~5  from: dataa  to: combout " "Cell: inst\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~6  from: datad  to: combout " "Cell: inst\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~7  from: datad  to: combout " "Cell: inst\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~19  from: dataa  to: combout " "Cell: inst\|Mux2~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~23  from: datad  to: combout " "Cell: inst\|Mux2~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~27  from: datad  to: combout " "Cell: inst\|Mux2~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~19  from: dataa  to: combout " "Cell: inst\|Mux3~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~24  from: datac  to: combout " "Cell: inst\|Mux3~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~26  from: datad  to: combout " "Cell: inst\|Mux3~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~28  from: datad  to: combout " "Cell: inst\|Mux3~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~2  from: dataa  to: combout " "Cell: inst\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~4  from: datad  to: combout " "Cell: inst\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datac  to: combout " "Cell: inst\|Mux4~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datad  to: combout " "Cell: inst\|Mux4~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~12  from: datad  to: combout " "Cell: inst\|Mux4~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~13  from: datac  to: combout " "Cell: inst\|Mux4~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~14  from: datad  to: combout " "Cell: inst\|Mux4~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~16  from: datad  to: combout " "Cell: inst\|Mux4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~17  from: datad  to: combout " "Cell: inst\|Mux4~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~18  from: datad  to: combout " "Cell: inst\|Mux4~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~22  from: datab  to: combout " "Cell: inst\|Mux4~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~25  from: datad  to: combout " "Cell: inst\|Mux4~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~29  from: datad  to: combout " "Cell: inst\|Mux4~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~4  from: datab  to: combout " "Cell: inst\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~7  from: dataa  to: combout " "Cell: inst\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~21  from: dataa  to: combout " "Cell: inst\|Mux5~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~25  from: datac  to: combout " "Cell: inst\|Mux5~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~29  from: datad  to: combout " "Cell: inst\|Mux5~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~2  from: datac  to: combout " "Cell: inst\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~3  from: datac  to: combout " "Cell: inst\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~5  from: dataa  to: combout " "Cell: inst\|Mux5~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datab  to: combout " "Cell: uco\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datad  to: combout " "Cell: uco\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: dataa  to: combout " "Cell: uco\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datac  to: combout " "Cell: uco\|WideOr10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datad  to: combout " "Cell: uco\|WideOr10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: dataa  to: combout " "Cell: uco\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datab  to: combout " "Cell: uco\|WideOr13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datac  to: combout " "Cell: uco\|WideOr13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datad  to: combout " "Cell: uco\|WideOr13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: dataa  to: combout " "Cell: uco\|WideOr19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datab  to: combout " "Cell: uco\|WideOr19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datac  to: combout " "Cell: uco\|WideOr19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datad  to: combout " "Cell: uco\|WideOr19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: dataa  to: combout " "Cell: uco\|WideOr19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: datac  to: combout " "Cell: uco\|WideOr19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: dataa  to: combout " "Cell: uco\|WideOr26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datac  to: combout " "Cell: uco\|WideOr26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datad  to: combout " "Cell: uco\|WideOr26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: dataa  to: combout " "Cell: uco\|WideOr35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datab  to: combout " "Cell: uco\|WideOr35~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datac  to: combout " "Cell: uco\|WideOr35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: dataa  to: combout " "Cell: uco\|WideOr37~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datab  to: combout " "Cell: uco\|WideOr37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datac  to: combout " "Cell: uco\|WideOr37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datad  to: combout " "Cell: uco\|WideOr37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datac  to: combout " "Cell: uco\|WideOr37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datad  to: combout " "Cell: uco\|WideOr37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: dataa  to: combout " "Cell: uco\|WideOr44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datab  to: combout " "Cell: uco\|WideOr44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datac  to: combout " "Cell: uco\|WideOr44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379325140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765379325140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765379325143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765379325442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765379325442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -124.633 " "Worst-case setup slack is -124.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -124.633           -5544.824 UnidadeDeControle:uco\|ulaOP\[1\]  " " -124.633           -5544.824 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.011           -5238.221 UnidadeDeControle:uco\|ulaOP\[0\]  " " -123.011           -5238.221 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.283            -374.145 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -32.283            -374.145 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.323          -14962.215 clock_divider:comb_3\|clock_out  " "  -15.323          -14962.215 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.393            -178.765 pc\[0\]  " "  -11.393            -178.765 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.947            -153.904 clock  " "   -9.947            -153.904 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.111            -548.190 reset  " "   -9.111            -548.190 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379325451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.023 " "Worst-case hold slack is -6.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.023             -58.958 pc\[0\]  " "   -6.023             -58.958 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403             -69.131 reset  " "   -3.403             -69.131 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.066             -72.699 UnidadeDeControle:uco\|ulaOP\[0\]  " "   -3.066             -72.699 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413             -35.350 clock_divider:comb_3\|clock_out  " "   -2.413             -35.350 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955             -39.491 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -1.955             -39.491 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.438               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 clock  " "    0.488               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379325663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.118 " "Worst-case recovery slack is -3.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.118             -57.396 clock_divider:comb_3\|clock_out  " "   -3.118             -57.396 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379325670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 clock_divider:comb_3\|clock_out  " "    0.801               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379325677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.856 " "Worst-case minimum pulse width slack is -3.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856           -1116.758 pc\[0\]  " "   -3.856           -1116.758 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 reset  " "   -3.000             -86.525 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.053 clock  " "   -3.000             -72.053 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1535.575 clock_divider:comb_3\|clock_out  " "   -1.285           -1535.575 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.347               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 UnidadeDeControle:uco\|ulaOP\[0\]  " "    0.394               0.000 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.417               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379325684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379325684 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765379328476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~13  from: datad  to: combout " "Cell: inst\|Mux0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~8  from: datab  to: combout " "Cell: inst\|Mux0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~15  from: datad  to: combout " "Cell: inst\|Mux1~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~16  from: datad  to: combout " "Cell: inst\|Mux1~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~18  from: datad  to: combout " "Cell: inst\|Mux1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~19  from: datad  to: combout " "Cell: inst\|Mux1~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~20  from: datad  to: combout " "Cell: inst\|Mux1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~23  from: datad  to: combout " "Cell: inst\|Mux1~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~24  from: datad  to: combout " "Cell: inst\|Mux1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~26  from: datac  to: combout " "Cell: inst\|Mux1~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~2  from: dataa  to: combout " "Cell: inst\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~3  from: datab  to: combout " "Cell: inst\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~5  from: dataa  to: combout " "Cell: inst\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~6  from: datad  to: combout " "Cell: inst\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~7  from: datad  to: combout " "Cell: inst\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~19  from: dataa  to: combout " "Cell: inst\|Mux2~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~23  from: datad  to: combout " "Cell: inst\|Mux2~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~27  from: datad  to: combout " "Cell: inst\|Mux2~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~19  from: dataa  to: combout " "Cell: inst\|Mux3~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~24  from: datac  to: combout " "Cell: inst\|Mux3~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~26  from: datad  to: combout " "Cell: inst\|Mux3~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~28  from: datad  to: combout " "Cell: inst\|Mux3~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~2  from: dataa  to: combout " "Cell: inst\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~4  from: datad  to: combout " "Cell: inst\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datac  to: combout " "Cell: inst\|Mux4~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datad  to: combout " "Cell: inst\|Mux4~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~12  from: datad  to: combout " "Cell: inst\|Mux4~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~13  from: datac  to: combout " "Cell: inst\|Mux4~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~14  from: datad  to: combout " "Cell: inst\|Mux4~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~16  from: datad  to: combout " "Cell: inst\|Mux4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~17  from: datad  to: combout " "Cell: inst\|Mux4~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~18  from: datad  to: combout " "Cell: inst\|Mux4~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~22  from: datab  to: combout " "Cell: inst\|Mux4~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~25  from: datad  to: combout " "Cell: inst\|Mux4~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~29  from: datad  to: combout " "Cell: inst\|Mux4~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~4  from: datab  to: combout " "Cell: inst\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~7  from: dataa  to: combout " "Cell: inst\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~21  from: dataa  to: combout " "Cell: inst\|Mux5~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~25  from: datac  to: combout " "Cell: inst\|Mux5~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~29  from: datad  to: combout " "Cell: inst\|Mux5~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~2  from: datac  to: combout " "Cell: inst\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~3  from: datac  to: combout " "Cell: inst\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~5  from: dataa  to: combout " "Cell: inst\|Mux5~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datab  to: combout " "Cell: uco\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~0  from: datad  to: combout " "Cell: uco\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: dataa  to: combout " "Cell: uco\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datac  to: combout " "Cell: uco\|WideOr10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~1  from: datad  to: combout " "Cell: uco\|WideOr10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: dataa  to: combout " "Cell: uco\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datab  to: combout " "Cell: uco\|WideOr13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datac  to: combout " "Cell: uco\|WideOr13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~2  from: datad  to: combout " "Cell: uco\|WideOr13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: dataa  to: combout " "Cell: uco\|WideOr19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datab  to: combout " "Cell: uco\|WideOr19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datac  to: combout " "Cell: uco\|WideOr19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~1  from: datad  to: combout " "Cell: uco\|WideOr19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: dataa  to: combout " "Cell: uco\|WideOr19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~2  from: datac  to: combout " "Cell: uco\|WideOr19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: dataa  to: combout " "Cell: uco\|WideOr26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datac  to: combout " "Cell: uco\|WideOr26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~1  from: datad  to: combout " "Cell: uco\|WideOr26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: dataa  to: combout " "Cell: uco\|WideOr35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datab  to: combout " "Cell: uco\|WideOr35~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~0  from: datac  to: combout " "Cell: uco\|WideOr35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: dataa  to: combout " "Cell: uco\|WideOr37~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datab  to: combout " "Cell: uco\|WideOr37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datac  to: combout " "Cell: uco\|WideOr37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~0  from: datad  to: combout " "Cell: uco\|WideOr37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datac  to: combout " "Cell: uco\|WideOr37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~1  from: datad  to: combout " "Cell: uco\|WideOr37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: dataa  to: combout " "Cell: uco\|WideOr44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datab  to: combout " "Cell: uco\|WideOr44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~0  from: datac  to: combout " "Cell: uco\|WideOr44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765379328685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765379328685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765379328688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765379328899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765379328899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.087 " "Worst-case setup slack is -68.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.087           -3009.955 UnidadeDeControle:uco\|ulaOP\[1\]  " "  -68.087           -3009.955 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.043           -2849.367 UnidadeDeControle:uco\|ulaOP\[0\]  " "  -67.043           -2849.367 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.985            -196.305 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -16.985            -196.305 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.131           -8027.495 clock_divider:comb_3\|clock_out  " "   -8.131           -8027.495 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.095             -94.273 pc\[0\]  " "   -6.095             -94.273 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952             -63.751 clock  " "   -4.952             -63.751 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.262            -253.561 reset  " "   -4.262            -253.561 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379328912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379328912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.737 " "Worst-case hold slack is -3.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737             -36.867 pc\[0\]  " "   -3.737             -36.867 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233             -60.226 reset  " "   -2.233             -60.226 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792             -44.202 UnidadeDeControle:uco\|ulaOP\[0\]  " "   -1.792             -44.202 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352             -21.693 clock_divider:comb_3\|clock_out  " "   -1.352             -21.693 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -25.830 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -1.137             -25.830 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.080 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "   -0.080              -0.080 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clock  " "    0.246               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379329127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.188 " "Worst-case recovery slack is -2.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188             -41.439 clock_divider:comb_3\|clock_out  " "   -2.188             -41.439 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379329139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 clock_divider:comb_3\|clock_out  " "    0.436               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379329150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.412 reset  " "   -3.000             -82.412 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.320 clock  " "   -3.000             -47.320 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976            -443.023 pc\[0\]  " "   -1.976            -443.023 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1195.000 clock_divider:comb_3\|clock_out  " "   -1.000           -1195.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 UnidadeDeControle:uco\|ulaOP\[0\]  " "    0.173               0.000 UnidadeDeControle:uco\|ulaOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.222               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.287               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765379329162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765379329162 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765379332420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765379332421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765379332602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 12:08:52 2025 " "Processing ended: Wed Dec 10 12:08:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765379332602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765379332602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765379332602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765379332602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 177 s " "Quartus Prime Full Compilation was successful. 0 errors, 177 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765379333407 ""}
