#ifndef _REQUEST_H_
#define _REQUEST_H_

#include "util.h"
#include <vector>
#include <list>
#include <string>
#include <cstdio>

#define SEND 0
#define RECEIVE 1
#define SEND_RECEIVE 2

namespace pimsim {

class Request {
public:
    enum class Type : int {
        RowSet,   //Sets (to 1) 1 row in a block. 
                  //"size" argument is not used.
                  //The address of the row is specified by the "addr" argument.
                  //Entire row is set. No way to set a few columns in the chunk of rows.
                  //It'd take the same time if either all columns or a few columns of the chunk of rows was needed to be set. 
                  //So setting a few columns of the chunk of rows is not modelled/supported.
        ColSet,   //Same as above, but for column
        RowReset, //Resets (to 0) a row in a block.
        ColReset, //Same as above, but for row
        RowMv,    //Moves a row in a block from src to dst. 
                  //"size" argument is not used.
                  //The address of the row is specified by the "addr" argument.
        ColMv,    //Same as above, but for column

        RowRead,  //Read 1 row in a block and bring its contents into the row buffer of the block.
                  //The addr argument specifies the row ID. 
                  //"size" argument is not used.
                  //Can't specify a few columns within the row to read. Read all columns in the row.
        ColRead,  //Same as above, but for column
        RowWrite, //Write a row in a block; rest same as above 
        ColWrite, //Same as above, but for column

        RowAdd,   //Add multi-bit numbers stored over multiple rows. Bit 0 in row A, bit 1 in row A+1, ...
                  //The "addr" argument specifies the ID of the first row (contains bit 0 of the number)
                  //The time taken is specified to be X cycles in MemoryCharacteristics
                  //where X includes the cycles required to fully add multi-bit numbers. 
                  //The "precision" argument specifies precision.
                  //The "size" argument is unused.
                  //There is implicit parallellism here. This instruction involves multiple rows.
                  //Also, the add operation happens across all columns.
        ColAdd,  
        RowSub,   //Same as above, but for Sub instead of Add
        ColSub,

        RowMul,   //Multiply multi-bit numbers stored over multiple rows. Bit 0 in row A, bit 1 in row A+1, ...
                  //The "addr" argument specifies the ID of the first row (contains bit 0 of the number)
                  //The time taken is specified to be X cycles in MemoryCharacteristics
                  //where X includes the cycles required to fully add multi-bit numbers.
                  //The "precision" argument specifies precision.
                  //The "size" argument is unused.
                  //There is implicit parallellism here. This instruction involves multiple rows.
                  //Also, the add operation happens across all columns.
        ColMul,
        RowDiv,
        ColDiv,

        RowBitwise,//Perform a bitwise operation between multi-bit values stored over multiple rows.
                   //The entire row participates. Can't specify a few columns that will participate.
                   //The "addr" argument specifies the row ID.
                   //The "precision" argument specifies precision.
                   //The time taken is specified to be X cycles in MemoryCharacteristics
                   //where X includes the cycles required to fully add multi-bit numbers.
                   //The "size" argument is unused.
        ColBitwise,

        RowSearch, //Ignoring this for now, coz PIMRA doesn't support the search operation
        ColSearch,

        BlockSend, //Doesn't mean send a whole block from one place to another.
                   //Send a row from one block to another within a tile. 
                   //Bandwidth of the block-to-block interconnect is specified in memory characteristics (_wordsize).
                   //The unit time taken is 1 cycle in memory characteristics. The total time is found by multiplying this unit time
                   //with number of transfer bursts (in the bus interconnect case) and with number of bursts + number of hops (in the htree interconnect case)
                   //The number of bursts = number of bits in a row / interconnect bandwidth
                   //The "addr" argument will specify the row ID of row0.
                   //The "size" argument is unused.
        BlockReceive, //Same as above; just for receive
        BlockSend_Receive, //Same as above; but for both send and receive
        TileSend, //Doesn't mean send a whole tile from one place to another.
                  //Doesn't mean send some bits from a block in one tile to another block in another tile.
                  //This only accounts for transfer between tiles (transfer from block to tile and tile to block is not included).
                  //For the H-tree interconnect, this involves some hops. So, there are some extra cycles to be added.
                  //But for the bus interconnect, this involves the delay in the tile-to-tile interconnect (the bus structure
                  //isn't global across the entire chip; there is a hierarchy)
                  //size and addr arguments have the same meaning as BlockSend.
        TileReceive, //Same as above; just for receive
        TileSend_Receive,//Same as above; but for both send and receive
        ChipSend_Receive,//This does not transfer some bits from one block to another in a different chip. 
                         //This only accounts for the transfer from a chip to another chip. 
                         //So, network delay is added.
                         //The transfer time from block to tile, tile to chip boundary is not included.
                         //size and addr arguments have the same meaning as BlockSend.

        //The following request types form a higher level API. They just wrap the lower level types above.
        //So, there is no "time taken" mentioned for the following in Memorycharacteristics.cpp.
        SystemRow2Row, //Invokes system_sendRow_receiveRow, which if invokes:
                       //RowRead, BlockSend, TileSend, ChipSend_Receive, TileReceive, BlockReceive, RowWrite
                       //If the chips are the same, then it invokes fewer of these.
                       //If the tiles are the same, then it invokes even fewer of these.
                       //In the case of PIMRA, we have only 1 chip. So, we will always use this API
                       //with the same src and dst chip
        SystemRow2Col,
        SystemCol2Row,
        SystemCol2Col,
        SystemLookUpTable,
        SystemRowRead, 
        SystemColRead,
        SystemRowWrite,
        SystemColWrite,
        RowReduce,  //Reduce internally within the array. Multi-bit elements present in multiple columns are reduced.
                    //"Precision" argument specifies the precision of the data ([0] will be for src, [1] will be for destination).
                    //The "addr" argument specifies the ID of the first row (contains bit 0 of the number)
                    //The time taken is specified to be X cycles in MemoryCharacteristics
                    //where X includes the cycles required to fully reduce multi-bit numbers.
                    //The "precision" argument specifies precision.
                    //The "size" argument specifies how many levels to stop after.
                    //There is implicit parallellism here. This instruction involves multiple rows.
        RowLoad,    //Load multiple rows from DRAM into a CRAM block.
                    //The "size" argument is ignored.
                    //The "precision" argument tells the number of rows to load
                    //DRAM bandwidth is specified in memory characteristics (_wordsize_dram).
                    //The unit time taken is 1 cycle in memory characteristics. The total time is found by multiplying this unit time
                    //with number of transfer bursts.
                    //The number of bursts = number of rows / dram bandwidth
                    //The "addr" argument will specify the row ID of row0.
        RowStore,   //Store multiple rows from a CRAM block to DRAM
                    //Rest of the details are the same as RowLoad
        SystemDramLoad,  //TODO: Implement this
        SystemDramStore, //TODO: Implement this
        MAX
    } type;


    static std::string print_name(int type) {
        switch(type) {
            case 0: return        "RowSet";
            case 1: return        "ColSet";
            case 2: return        "RowReset";
            case 3: return        "ColReset";
            case 4: return        "RowMv";
            case 5: return        "ColMv";
            case 6: return        "RowRead";
            case 7: return        "ColRead";
            case 8: return        "RowWrite";
            case 9: return        "ColWrite";
            case 10: return        "RowAdd";
            case 11: return        "ColAdd";
            case 12: return        "RowSub";
            case 13: return        "ColSub";
            case 14: return        "RowMul";
            case 15: return        "ColMul";
            case 16: return        "RowDiv";
            case 17: return        "ColDiv";
            case 18: return        "RowBitwise";
            case 19: return        "ColBitwise";
            case 20: return        "RowSearch";
            case 21: return        "ColSearch";
            case 22: return        "BlockSend";
            case 23: return        "BlockReceive";
            case 24: return        "BlockSend_Receive";
            case 25: return        "TileSend";
            case 26: return        "TileReceive";
            case 27: return        "TileSend_Receive";
            case 28: return        "ChipSend_Receive";
            case 29: return        "SystemRow2Row";
            case 30: return        "SystemRow2Col";
            case 31: return        "SystemCol2Row";
            case 32: return        "SystemCol2Col";
            case 33: return        "SystemLookUpTable";
            case 34: return        "SystemRowRead";
            case 35: return        "SystemColRead";
            case 36: return        "SystemRowWrite";
            case 37: return        "SystemColWrite";
            case 38: return        "RowReduce";
            case 39: return        "RowLoad";
            case 40: return        "RowStore";
            case 41: return        "SystemDramLoad";
            case 42: return        "SystemDramStore";
            default: return       "Help";
        };

    }

    /*
    static constexpr const std::string req_str[int(Type::MAX)] = {
        "RowSet",
        "ColSet",
        "RowReset",
        "ColReset",
        "RowMv",
        "ColMv",

        "RowRead",
        "ColRead",
        "RowWrite",
        "ColWrite",

        "RowAdd",
        "ColAdd",
        "RowSub",
        "ColSub",
        "RowMul",
        "ColMul",
        "RowDiv",
        "ColDiv",
        "RowBitwise",
        "ColBitwise",
        "RowSearch",
        "ColSearch",

        "BlockSend",
        "BlockReceive",
        "BlockSend_Receive",
        "TileSend",
        "TileReceive",
        "TileSend_Receive",
        "ChipSend_Receive",

        "SystemRow2Row",
        "SystemRow2Col",
        "SystemCol2Row",
        "SystemCol2Col",

        "SystemLookUpTable",
        "SystemRowRead",
        "SystemColRead",
        "SystemRowWrite",
        "SystemColWrite",
        "RowReduce"
    };
    */
    
    bool first_arrive = true;
    TimeT arrive_time, process_time, finish_time, net_overhead = 0;
    std::vector<AddrT> addr_list; //address list
    std::vector<int> size_list; //size list
    std::vector<PrecisionT> precision_list;
    int chip, tile, block, row, col;
    int src_chip, src_tile, src_block, src_row, src_col;
    int dst_chip, dst_tile, dst_block, dst_row, dst_col;

    Request(Type t) : type(t) {}

    Request(Type t, AddrT addr) : type(t) {
        addr_list.push_back(addr);
    }

//    std::string reqToStr() {
//        char *buffer;
//        buffer = new char[100];
//        snprintf(buffer, sizeof(buffer), "[%s] chip: %d, tile: %d,  block: %d, row: %d, col: %d",
//                req_str[int(type)].c_str(), chip, tile, block, row, col);
//        std::string output = buffer;
//        return output;
//    }
//
//    std::string typeStr() {
//        return req_str[int(type)];
//    }
//
//    std::string typeStr(int idx) {
//        return req_str[idx];
//    }

    void setLocation(int chip_id, int tile_id, int block_id, int row_id, int col_id) {
        chip = chip_id;
        tile = tile_id;
        block = block_id;
        row = row_id;
        col = col_id;
    }

    void setSrcLocation(int chip_id, int tile_id, int block_id, int row_id, int col_id) {
        src_chip = chip_id;
        src_tile = tile_id;
        src_block = block_id;
        src_row = row_id;
        src_col = col_id;
    }

    void setDstLocation(int chip_id, int tile_id, int block_id, int row_id, int col_id) {
        dst_chip = chip_id;
        dst_tile = tile_id;
        dst_block = block_id;
        dst_row = row_id;
        dst_col = col_id;
    }

    void addAddr(AddrT addr, int size, PrecisionT precision=PrecisionT::INT8) {
        addr_list.push_back(addr);
        size_list.push_back(size);
        precision_list.push_back(precision);
    }

    bool isSystem() {
        if ((type == Type::SystemRow2Row) || (type == Type::SystemRow2Col)
        || (type == Type::SystemCol2Row) || (type == Type::SystemCol2Col)
        || (type == Type::SystemLookUpTable) || (type == Type::SystemDramLoad) || (type == Type::SystemDramStore)
        || (type == Type::SystemRowRead) || (type == Type::SystemColRead)
        || (type == Type::SystemRowWrite) || (type == Type::SystemColWrite) ) {
            return true;
        } else {
            return false;
        }
    }

    bool isNet() {
        if (type == Type::ChipSend_Receive)
            return true;
        else
            return false;
    }

    bool isChipDram() {
        if (type == Type::RowLoad || type == Type::RowStore)
            return true;
        else
            return false;
    }

    bool isChip() {
        if (type == Type::TileSend || type == Type::TileReceive || type == Type::TileSend_Receive || type == Type::RowLoad || type == Type::RowStore)
            return true;
        else
            return false;
    }

    bool isTile() {
        if (type == Type::BlockSend || type == Type::BlockReceive || type == Type::BlockSend_Receive)
            return true;
        else
            return false;
    }
    
    bool isPIM() {
        switch (type) {
            case Type::RowSet:
            case Type::ColSet:
            case Type::RowReset:
            case Type::ColReset:
            case Type::RowMv:
            case Type::ColMv:
            case Type::RowRead:
            case Type::ColRead:
            case Type::RowWrite:
            case Type::ColWrite:

            case Type::RowAdd:
            case Type::ColAdd:
            case Type::RowSub:
            case Type::ColSub:
            case Type::RowMul:
            case Type::RowDiv:
            case Type::ColMul:
            case Type::ColDiv:
            case Type::RowBitwise:
            case Type::ColBitwise:
            case Type::RowSearch:
            case Type::ColSearch:
                return true;
            default:
                return false;
        }
    }


};

struct ReqQueue {
    std::vector<Request> *q = new std::vector<Request>();
//    ReqQueue() {
////        q = new std::vector<Request>();
//        q->resize(1024);
//    }
    unsigned int max = 64;
    unsigned int size() {return q->size();}
    void push_back(Request req) {q->push_back(req);}
    void pop_back() {q->pop_back();}
//    void push_front(Request req) {q->push_front(req);}
//    void pop_front() {q->pop_front();}
    bool contains(Request req) {
        std::list<Request>::iterator it;
//        if (req.isChip()) {
//            for (it = q.begin(); it != q.end(); ++it) {
//                if (it->src_tile == req.src_tile || it->dst_tile == req.dst_tile) {
//                    return true;
//                }
//            }
//        }
//
//        else if (req.isTile()) {
//            for (it = q.begin(); it != q.end(); ++it) {
//                if ((it->src_block == req.src_block && it->src_tile == req.src_tile) || (it->dst_block == req.dst_block && it->dst_tile == req.dst_tile)) {
//                    return true;
//                }
//
//            }
//        }

        return false;
    }
    void clear() {q->clear();}
};

}

#endif
