scr1_top_tb_ahb
[0;34m---Test:                      illegal.hex[0m
Illegal Instructon[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/katesaal/work/lab2-scr1/src/tb/scr1_top_tb_runtests.sv:199: Verilog $finish
