// Seed: 200046194
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3
    , id_7,
    output id_4,
    input id_5,
    output id_6
);
  integer id_8;
  always @(negedge 1) if (id_5) id_6 <= id_5;
endmodule
