#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb 15 16:04:08 2023
# Process ID: 12292
# Current directory: C:/Users/dengl/Desktop/i2c_slave/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23848 C:\Users\dengl\Desktop\i2c_slave\project_1\project_1.xpr
# Log file: C:/Users/dengl/Desktop/i2c_slave/project_1/vivado.log
# Journal file: C:/Users/dengl/Desktop/i2c_slave/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tangx/Desktop/Test_3EG/i2c_slave/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../users/tangx/desktop/test_3eg/i2c_slave/component.xml', nor could it be found using path 'C:/users/tangx/desktop/test_3eg/i2c_slave/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/../users/tangx/desktop/test_3eg/i2c_slave', nor could it be found using path 'C:/users/tangx/desktop/test_3eg/i2c_slave'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:users/tangx/desktop/test_3eg/i2c_slave'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_i2c_slave_0_0

update_compile_order -fileset sources_1
close_project
open_project C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tangx/Desktop/Test_3EG/i2c_slave/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/../users/tangx/desktop/test_3eg/i2c_slave', nor could it be found using path 'C:/users/tangx/desktop/test_3eg/i2c_slave'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:users/tangx/desktop/test_3eg/i2c_slave'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_i2c_slave_0_0

update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\dengl\Desktop\i2c_slave\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/dengl/Desktop/i2c_slave/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/dengl/Desktop/i2c_slave/rtl/reset_sync.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/dengl/Desktop/i2c_slave/rtl/i2c_slave.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/dengl/Desktop/i2c_slave/rtl/reset_sync.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/dengl/Desktop/i2c_slave/rtl/i2c_slave.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/dengl/Desktop/i2c_slave c:users/tangx/desktop/test_3eg/i2c_slave} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dengl/Desktop/i2c_slave'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/dengl/Desktop/i2c_slave' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/dengl/Desktop/i2c_slave/project_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/dengl/Desktop/i2c_slave/project_1/users/tangx/desktop/test_3eg/i2c_slave'. The path is contained within another repository.
open_bd_design {C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_slave:1.0 - i2c_slave_0
Successfully read diagram <design_1> from BD file <C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:FAKE_EEPROM_OX03C10:1.0 [get_ips  design_1_i2c_slave_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_i2c_slave_0_0 from i2c_slave 1.0 to FAKE_EEPROM_OX03C10_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sda_oe'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda_t'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2c_slave_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_i2c_slave_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/dengl/Desktop/i2c_slave/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\dengl\Desktop\i2c_slave\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/dengl/Desktop/i2c_slave/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_i2c_slave_0_0] -no_script -sync -force -quiet
open_bd_design {C:/Users/dengl/Desktop/i2c_slave/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 16:48:06 2023...
