{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 15:31:38 2023 " "Info: Processing started: Thu Aug 24 15:31:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex3 -c Ex3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ex3 -c Ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ex3 " "Info: Found entity 1: Ex3" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex3 " "Info: Elaborating entity \"Ex3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Ex3.sv(12) " "Warning (10230): Verilog HDL assignment warning at Ex3.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[5\] GND " "Warning (13410): Pin \"saida_quant_um\[5\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[6\] GND " "Warning (13410): Pin \"saida_quant_um\[6\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[7\] GND " "Warning (13410): Pin \"saida_quant_um\[7\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[8\] GND " "Warning (13410): Pin \"saida_quant_um\[8\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[9\] GND " "Warning (13410): Pin \"saida_quant_um\[9\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[10\] GND " "Warning (13410): Pin \"saida_quant_um\[10\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[11\] GND " "Warning (13410): Pin \"saida_quant_um\[11\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[12\] GND " "Warning (13410): Pin \"saida_quant_um\[12\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[13\] GND " "Warning (13410): Pin \"saida_quant_um\[13\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[14\] GND " "Warning (13410): Pin \"saida_quant_um\[14\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_quant_um\[15\] GND " "Warning (13410): Pin \"saida_quant_um\[15\]\" is stuck at GND" {  } { { "Ex3.sv" "" { Text "D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 15:31:40 2023 " "Info: Processing ended: Thu Aug 24 15:31:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
