-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_384 : STD_LOGIC_VECTOR (9 downto 0) := "1110000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln55_reg_2720 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_2720_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_3_reg_2742 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op395_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_8_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_8_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_9_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_9_reg_2729 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_2738 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_3_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_fu_1063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_reg_2746 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_159_fu_1071_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_159_reg_2751 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_2756 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_127_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_127_reg_2761 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_162_fu_1121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_162_reg_2767 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_163_fu_1129_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_163_reg_2772 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_129_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_129_reg_2777 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_130_fu_1171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_130_reg_2782 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_166_fu_1179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_166_reg_2788 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_167_fu_1187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_167_reg_2793 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_132_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_132_reg_2798 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_133_fu_1229_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_133_reg_2803 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_170_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_170_reg_2809 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_171_fu_1245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_171_reg_2814 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_135_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_135_reg_2819 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_136_fu_1287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_136_reg_2824 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_174_fu_1295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_174_reg_2830 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_175_fu_1303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_175_reg_2835 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_138_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_138_reg_2840 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_139_fu_1345_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_139_reg_2845 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_178_fu_1353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_178_reg_2851 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_179_fu_1361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_179_reg_2856 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_141_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_141_reg_2861 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_142_fu_1403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_142_reg_2866 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_182_fu_1411_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_182_reg_2872 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_183_fu_1419_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_183_reg_2877 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_144_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_144_reg_2882 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_145_fu_1461_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_145_reg_2887 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_186_fu_1469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_186_reg_2893 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_187_fu_1477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_187_reg_2898 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_147_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_147_reg_2903 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_148_fu_1519_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_148_reg_2908 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_190_fu_1527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_190_reg_2914 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_191_fu_1535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_191_reg_2919 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_150_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_150_reg_2924 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_151_fu_1577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_151_reg_2929 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_194_fu_1585_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_194_reg_2935 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_195_fu_1593_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_195_reg_2940 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_153_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_153_reg_2945 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_154_fu_1635_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_154_reg_2950 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_198_fu_1643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_198_reg_2956 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_199_fu_1651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_199_reg_2961 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_156_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_156_reg_2966 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_157_fu_1693_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_157_reg_2971 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_202_fu_1701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_202_reg_2977 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_203_fu_1709_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_203_reg_2982 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_159_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_159_reg_2987 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_160_fu_1751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_160_reg_2992 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_206_fu_1759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_206_reg_2998 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_207_fu_1767_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_207_reg_3003 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_162_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_162_reg_3008 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_163_fu_1809_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_163_reg_3013 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_210_fu_1817_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_210_reg_3019 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_211_fu_1825_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_211_reg_3024 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_165_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_165_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_166_fu_1867_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_166_reg_3034 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_214_fu_1875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_214_reg_3040 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_215_fu_1883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_215_reg_3045 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_168_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_168_reg_3050 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_169_fu_1925_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_169_reg_3055 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_218_fu_1933_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_218_reg_3061 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_219_fu_1941_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_219_reg_3066 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_171_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_171_reg_3071 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_172_fu_1983_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_172_reg_3076 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_269_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_2009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_265 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_265 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_fu_409_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_38_fu_433_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_39_fu_443_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_40_fu_453_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_41_fu_463_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_42_fu_473_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_43_fu_483_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_44_fu_493_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_45_fu_503_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_46_fu_513_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_47_fu_523_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_48_fu_533_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_49_fu_543_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_50_fu_553_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_s_fu_413_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_37_fu_423_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_248 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln109_fu_290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_344_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_7_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_160_fu_1079_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_161_fu_1087_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_127_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_127_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_164_fu_1137_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_165_fu_1145_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_130_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_130_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_168_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_169_fu_1203_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_133_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_133_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_172_fu_1253_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_173_fu_1261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_136_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_136_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_176_fu_1311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_177_fu_1319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_139_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_139_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_180_fu_1369_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_181_fu_1377_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_142_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_142_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_184_fu_1427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_185_fu_1435_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_145_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_145_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_188_fu_1485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_189_fu_1493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_148_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_148_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_192_fu_1543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_193_fu_1551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_151_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_151_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_196_fu_1601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_197_fu_1609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_154_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_154_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_200_fu_1659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_201_fu_1667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_157_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_157_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_204_fu_1717_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_205_fu_1725_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_160_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_160_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_208_fu_1775_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_209_fu_1783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_163_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_163_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_212_fu_1833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_213_fu_1841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_166_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_166_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_216_fu_1891_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_217_fu_1899_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_169_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_169_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_220_fu_1949_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_221_fu_1957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_172_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_172_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_2001_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1651_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_2027_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_128_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_128_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_128_fu_2044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_2051_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_129_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_129_fu_2068_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_131_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_131_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_131_fu_2085_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_7_fu_2092_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_132_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_132_fu_2109_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_134_fu_2115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_134_fu_2120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_134_fu_2126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_8_fu_2133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_135_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_135_fu_2150_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_137_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_137_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_137_fu_2167_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_9_fu_2174_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_138_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_138_fu_2191_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_140_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_140_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_140_fu_2208_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_2215_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_141_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_141_fu_2232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_143_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_143_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_143_fu_2249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_s_fu_2256_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_144_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_144_fu_2273_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_146_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_146_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_146_fu_2290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_27_fu_2297_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_147_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_147_fu_2314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_149_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_149_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_149_fu_2331_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_28_fu_2338_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_150_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_150_fu_2355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_152_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_152_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_152_fu_2372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_29_fu_2379_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_153_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_153_fu_2396_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_155_fu_2402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_155_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_155_fu_2413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_30_fu_2420_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_156_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_156_fu_2437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_158_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_158_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_158_fu_2454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_31_fu_2461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_159_fu_2473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_159_fu_2478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_161_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_161_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_161_fu_2495_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_32_fu_2502_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_162_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_162_fu_2519_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_164_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_164_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_164_fu_2536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_33_fu_2543_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_165_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_165_fu_2560_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_167_fu_2566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_167_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_167_fu_2577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_34_fu_2584_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_168_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_168_fu_2601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_170_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_170_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_170_fu_2618_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_35_fu_2625_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_171_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_171_fu_2642_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_173_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_173_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_173_fu_2659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln837_38_fu_2633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_37_fu_2592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_36_fu_2551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_35_fu_2510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_34_fu_2469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_33_fu_2428_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_32_fu_2387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_31_fu_2346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_30_fu_2305_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_29_fu_2264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_2223_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_9_fu_2182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_8_fu_2141_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_7_fu_2100_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_fu_2059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln72_s_fu_2666_p18 : STD_LOGIC_VECTOR (249 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_456 : BOOLEAN;
    signal ap_condition_454 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_480 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0,
        d0 => trunc_ln115_fu_409_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0);

    flow_control_loop_pipe_U : component alveo_hls4ml_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((ap_const_boolean_1 = ap_condition_456)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_265 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_265 <= ap_phi_reg_pp0_iter0_storemerge_reg_265;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((icmp_ln109_fu_284_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_248 <= add_ln109_fu_290_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_248 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln76_fu_332_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_332_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln76_fu_326_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_480)) then
                if ((icmp_ln80_fu_386_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_386_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln80_fu_380_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln76_fu_332_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_332_p2 = ap_const_lv1_0)) then 
                    sX_2 <= add_ln91_fu_352_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_2720 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_3_reg_2742 <= and_ln55_3_fu_1057_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln109_reg_2716 <= icmp_ln109_fu_284_p2;
                icmp_ln55_reg_2720_pp0_iter1_reg <= icmp_ln55_reg_2720;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_3_fu_1057_p2) and (icmp_ln55_reg_2720 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1651_129_reg_2777 <= icmp_ln1651_129_fu_1153_p2;
                icmp_ln1651_132_reg_2798 <= icmp_ln1651_132_fu_1211_p2;
                icmp_ln1651_135_reg_2819 <= icmp_ln1651_135_fu_1269_p2;
                icmp_ln1651_138_reg_2840 <= icmp_ln1651_138_fu_1327_p2;
                icmp_ln1651_141_reg_2861 <= icmp_ln1651_141_fu_1385_p2;
                icmp_ln1651_144_reg_2882 <= icmp_ln1651_144_fu_1443_p2;
                icmp_ln1651_147_reg_2903 <= icmp_ln1651_147_fu_1501_p2;
                icmp_ln1651_150_reg_2924 <= icmp_ln1651_150_fu_1559_p2;
                icmp_ln1651_153_reg_2945 <= icmp_ln1651_153_fu_1617_p2;
                icmp_ln1651_156_reg_2966 <= icmp_ln1651_156_fu_1675_p2;
                icmp_ln1651_159_reg_2987 <= icmp_ln1651_159_fu_1733_p2;
                icmp_ln1651_162_reg_3008 <= icmp_ln1651_162_fu_1791_p2;
                icmp_ln1651_165_reg_3029 <= icmp_ln1651_165_fu_1849_p2;
                icmp_ln1651_168_reg_3050 <= icmp_ln1651_168_fu_1907_p2;
                icmp_ln1651_171_reg_3071 <= icmp_ln1651_171_fu_1965_p2;
                icmp_ln1651_reg_2756 <= icmp_ln1651_fu_1095_p2;
                    pool_window_V_159_reg_2751(7 downto 2) <= pool_window_V_159_fu_1071_p3(7 downto 2);
                    pool_window_V_162_reg_2767(7 downto 2) <= pool_window_V_162_fu_1121_p3(7 downto 2);
                    pool_window_V_163_reg_2772(7 downto 2) <= pool_window_V_163_fu_1129_p3(7 downto 2);
                    pool_window_V_166_reg_2788(7 downto 2) <= pool_window_V_166_fu_1179_p3(7 downto 2);
                    pool_window_V_167_reg_2793(7 downto 2) <= pool_window_V_167_fu_1187_p3(7 downto 2);
                    pool_window_V_170_reg_2809(7 downto 2) <= pool_window_V_170_fu_1237_p3(7 downto 2);
                    pool_window_V_171_reg_2814(7 downto 2) <= pool_window_V_171_fu_1245_p3(7 downto 2);
                    pool_window_V_174_reg_2830(7 downto 2) <= pool_window_V_174_fu_1295_p3(7 downto 2);
                    pool_window_V_175_reg_2835(7 downto 2) <= pool_window_V_175_fu_1303_p3(7 downto 2);
                    pool_window_V_178_reg_2851(7 downto 2) <= pool_window_V_178_fu_1353_p3(7 downto 2);
                    pool_window_V_179_reg_2856(7 downto 2) <= pool_window_V_179_fu_1361_p3(7 downto 2);
                    pool_window_V_182_reg_2872(7 downto 2) <= pool_window_V_182_fu_1411_p3(7 downto 2);
                    pool_window_V_183_reg_2877(7 downto 2) <= pool_window_V_183_fu_1419_p3(7 downto 2);
                    pool_window_V_186_reg_2893(7 downto 2) <= pool_window_V_186_fu_1469_p3(7 downto 2);
                    pool_window_V_187_reg_2898(7 downto 2) <= pool_window_V_187_fu_1477_p3(7 downto 2);
                    pool_window_V_190_reg_2914(7 downto 2) <= pool_window_V_190_fu_1527_p3(7 downto 2);
                    pool_window_V_191_reg_2919(7 downto 2) <= pool_window_V_191_fu_1535_p3(7 downto 2);
                    pool_window_V_194_reg_2935(7 downto 2) <= pool_window_V_194_fu_1585_p3(7 downto 2);
                    pool_window_V_195_reg_2940(7 downto 2) <= pool_window_V_195_fu_1593_p3(7 downto 2);
                    pool_window_V_198_reg_2956(7 downto 2) <= pool_window_V_198_fu_1643_p3(7 downto 2);
                    pool_window_V_199_reg_2961(7 downto 2) <= pool_window_V_199_fu_1651_p3(7 downto 2);
                    pool_window_V_202_reg_2977(7 downto 2) <= pool_window_V_202_fu_1701_p3(7 downto 2);
                    pool_window_V_203_reg_2982(7 downto 2) <= pool_window_V_203_fu_1709_p3(7 downto 2);
                    pool_window_V_206_reg_2998(7 downto 2) <= pool_window_V_206_fu_1759_p3(7 downto 2);
                    pool_window_V_207_reg_3003(7 downto 2) <= pool_window_V_207_fu_1767_p3(7 downto 2);
                    pool_window_V_210_reg_3019(7 downto 2) <= pool_window_V_210_fu_1817_p3(7 downto 2);
                    pool_window_V_211_reg_3024(7 downto 2) <= pool_window_V_211_fu_1825_p3(7 downto 2);
                    pool_window_V_214_reg_3040(7 downto 2) <= pool_window_V_214_fu_1875_p3(7 downto 2);
                    pool_window_V_215_reg_3045(7 downto 2) <= pool_window_V_215_fu_1883_p3(7 downto 2);
                    pool_window_V_218_reg_3061(7 downto 2) <= pool_window_V_218_fu_1933_p3(7 downto 2);
                    pool_window_V_219_reg_3066(7 downto 2) <= pool_window_V_219_fu_1941_p3(7 downto 2);
                    pool_window_V_reg_2746(7 downto 2) <= pool_window_V_fu_1063_p3(7 downto 2);
                    select_ln65_127_reg_2761(7 downto 2) <= select_ln65_127_fu_1113_p3(7 downto 2);
                    select_ln65_130_reg_2782(7 downto 2) <= select_ln65_130_fu_1171_p3(7 downto 2);
                    select_ln65_133_reg_2803(7 downto 2) <= select_ln65_133_fu_1229_p3(7 downto 2);
                    select_ln65_136_reg_2824(7 downto 2) <= select_ln65_136_fu_1287_p3(7 downto 2);
                    select_ln65_139_reg_2845(7 downto 2) <= select_ln65_139_fu_1345_p3(7 downto 2);
                    select_ln65_142_reg_2866(7 downto 2) <= select_ln65_142_fu_1403_p3(7 downto 2);
                    select_ln65_145_reg_2887(7 downto 2) <= select_ln65_145_fu_1461_p3(7 downto 2);
                    select_ln65_148_reg_2908(7 downto 2) <= select_ln65_148_fu_1519_p3(7 downto 2);
                    select_ln65_151_reg_2929(7 downto 2) <= select_ln65_151_fu_1577_p3(7 downto 2);
                    select_ln65_154_reg_2950(7 downto 2) <= select_ln65_154_fu_1635_p3(7 downto 2);
                    select_ln65_157_reg_2971(7 downto 2) <= select_ln65_157_fu_1693_p3(7 downto 2);
                    select_ln65_160_reg_2992(7 downto 2) <= select_ln65_160_fu_1751_p3(7 downto 2);
                    select_ln65_163_reg_3013(7 downto 2) <= select_ln65_163_fu_1809_p3(7 downto 2);
                    select_ln65_166_reg_3034(7 downto 2) <= select_ln65_166_fu_1867_p3(7 downto 2);
                    select_ln65_169_reg_3055(7 downto 2) <= select_ln65_169_fu_1925_p3(7 downto 2);
                    select_ln65_172_reg_3076(7 downto 2) <= select_ln65_172_fu_1983_p3(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_300_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_8_reg_2724 <= icmp_ln55_8_fu_314_p2;
                icmp_ln55_9_reg_2729 <= icmp_ln55_9_fu_320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_2720 <= icmp_ln55_fu_300_p2;
                icmp_ln76_reg_2734 <= icmp_ln76_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_332_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_2738 <= icmp_ln80_fu_386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= layer4_out_dout(95 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= layer4_out_dout(89 downto 84);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= layer4_out_dout(83 downto 78);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= layer4_out_dout(77 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= layer4_out_dout(71 downto 66);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= layer4_out_dout(65 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= layer4_out_dout(59 downto 54);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= layer4_out_dout(53 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= layer4_out_dout(47 downto 42);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= layer4_out_dout(41 downto 36);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= layer4_out_dout(35 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= layer4_out_dout(29 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= layer4_out_dout(23 downto 18);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= layer4_out_dout(17 downto 12);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= layer4_out_dout(11 downto 6);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln115_fu_409_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln76_reg_2734 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_2 <= ap_phi_mux_storemerge_phi_fu_269_p4;
            end if;
        end if;
    end process;
    pool_window_V_reg_2746(1 downto 0) <= "00";
    pool_window_V_159_reg_2751(1 downto 0) <= "00";
    select_ln65_127_reg_2761(1 downto 0) <= "00";
    pool_window_V_162_reg_2767(1 downto 0) <= "00";
    pool_window_V_163_reg_2772(1 downto 0) <= "00";
    select_ln65_130_reg_2782(1 downto 0) <= "00";
    pool_window_V_166_reg_2788(1 downto 0) <= "00";
    pool_window_V_167_reg_2793(1 downto 0) <= "00";
    select_ln65_133_reg_2803(1 downto 0) <= "00";
    pool_window_V_170_reg_2809(1 downto 0) <= "00";
    pool_window_V_171_reg_2814(1 downto 0) <= "00";
    select_ln65_136_reg_2824(1 downto 0) <= "00";
    pool_window_V_174_reg_2830(1 downto 0) <= "00";
    pool_window_V_175_reg_2835(1 downto 0) <= "00";
    select_ln65_139_reg_2845(1 downto 0) <= "00";
    pool_window_V_178_reg_2851(1 downto 0) <= "00";
    pool_window_V_179_reg_2856(1 downto 0) <= "00";
    select_ln65_142_reg_2866(1 downto 0) <= "00";
    pool_window_V_182_reg_2872(1 downto 0) <= "00";
    pool_window_V_183_reg_2877(1 downto 0) <= "00";
    select_ln65_145_reg_2887(1 downto 0) <= "00";
    pool_window_V_186_reg_2893(1 downto 0) <= "00";
    pool_window_V_187_reg_2898(1 downto 0) <= "00";
    select_ln65_148_reg_2908(1 downto 0) <= "00";
    pool_window_V_190_reg_2914(1 downto 0) <= "00";
    pool_window_V_191_reg_2919(1 downto 0) <= "00";
    select_ln65_151_reg_2929(1 downto 0) <= "00";
    pool_window_V_194_reg_2935(1 downto 0) <= "00";
    pool_window_V_195_reg_2940(1 downto 0) <= "00";
    select_ln65_154_reg_2950(1 downto 0) <= "00";
    pool_window_V_198_reg_2956(1 downto 0) <= "00";
    pool_window_V_199_reg_2961(1 downto 0) <= "00";
    select_ln65_157_reg_2971(1 downto 0) <= "00";
    pool_window_V_202_reg_2977(1 downto 0) <= "00";
    pool_window_V_203_reg_2982(1 downto 0) <= "00";
    select_ln65_160_reg_2992(1 downto 0) <= "00";
    pool_window_V_206_reg_2998(1 downto 0) <= "00";
    pool_window_V_207_reg_3003(1 downto 0) <= "00";
    select_ln65_163_reg_3013(1 downto 0) <= "00";
    pool_window_V_210_reg_3019(1 downto 0) <= "00";
    pool_window_V_211_reg_3024(1 downto 0) <= "00";
    select_ln65_166_reg_3034(1 downto 0) <= "00";
    pool_window_V_214_reg_3040(1 downto 0) <= "00";
    pool_window_V_215_reg_3045(1 downto 0) <= "00";
    select_ln65_169_reg_3055(1 downto 0) <= "00";
    pool_window_V_218_reg_3061(1 downto 0) <= "00";
    pool_window_V_219_reg_3066(1 downto 0) <= "00";
    select_ln65_172_reg_3076(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_290_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln76_fu_326_p2 <= std_logic_vector(unsigned(pX_2) + unsigned(ap_const_lv32_1));
    add_ln80_fu_380_p2 <= std_logic_vector(unsigned(pY_2) + unsigned(ap_const_lv32_1));
    add_ln86_fu_2009_p2 <= std_logic_vector(unsigned(sY_2) + unsigned(select_ln86_fu_2001_p3));
    add_ln91_fu_352_p2 <= std_logic_vector(unsigned(sX_2) + unsigned(select_ln91_fu_344_p3));
    and_ln55_3_fu_1057_p2 <= (icmp_ln55_7_fu_1047_p2 and and_ln55_fu_1053_p2);
    and_ln55_fu_1053_p2 <= (icmp_ln55_9_reg_2729 and icmp_ln55_8_reg_2724);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer5_out_full_n, ap_predicate_op395_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_454_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_454 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_456_assign_proc : process(icmp_ln109_fu_284_p2, icmp_ln76_fu_332_p2, icmp_ln80_fu_386_p2)
    begin
                ap_condition_456 <= ((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (icmp_ln80_fu_386_p2 = ap_const_lv1_1) and (icmp_ln76_fu_332_p2 = ap_const_lv1_1));
    end process;


    ap_condition_480_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_284_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_332_p2, ap_start_int)
    begin
                ap_condition_480 <= ((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_332_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_593_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_284_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_593 <= ((icmp_ln109_fu_284_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_284_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_284_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_269_p4_assign_proc : process(icmp_ln109_reg_2716, icmp_ln76_reg_2734, icmp_ln80_reg_2738, add_ln86_fu_2009_p2, ap_phi_reg_pp0_iter1_storemerge_reg_265)
    begin
        if (((icmp_ln80_reg_2738 = ap_const_lv1_0) and (icmp_ln76_reg_2734 = ap_const_lv1_1) and (icmp_ln109_reg_2716 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_269_p4 <= add_ln86_fu_2009_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_269_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_265;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_265 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op395_write_state3_assign_proc : process(icmp_ln55_reg_2720_pp0_iter1_reg, and_ln55_3_reg_2742)
    begin
                ap_predicate_op395_write_state3 <= ((ap_const_lv1_1 = and_ln55_3_reg_2742) and (icmp_ln55_reg_2720_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_248, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_248;
        end if; 
    end process;

    icmp_ln109_fu_284_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_384) else "0";
    icmp_ln1651_127_fu_1101_p2 <= "1" when (unsigned(pool_window_V_160_fu_1079_p3) < unsigned(pool_window_V_161_fu_1087_p3)) else "0";
    icmp_ln1651_128_fu_2033_p2 <= "1" when (unsigned(select_ln65_fu_2027_p3) < unsigned(select_ln65_127_reg_2761)) else "0";
    icmp_ln1651_129_fu_1153_p2 <= "1" when (unsigned(pool_window_V_162_fu_1121_p3) < unsigned(pool_window_V_163_fu_1129_p3)) else "0";
    icmp_ln1651_130_fu_1159_p2 <= "1" when (unsigned(pool_window_V_164_fu_1137_p3) < unsigned(pool_window_V_165_fu_1145_p3)) else "0";
    icmp_ln1651_131_fu_2074_p2 <= "1" when (unsigned(select_ln65_129_fu_2068_p3) < unsigned(select_ln65_130_reg_2782)) else "0";
    icmp_ln1651_132_fu_1211_p2 <= "1" when (unsigned(pool_window_V_166_fu_1179_p3) < unsigned(pool_window_V_167_fu_1187_p3)) else "0";
    icmp_ln1651_133_fu_1217_p2 <= "1" when (unsigned(pool_window_V_168_fu_1195_p3) < unsigned(pool_window_V_169_fu_1203_p3)) else "0";
    icmp_ln1651_134_fu_2115_p2 <= "1" when (unsigned(select_ln65_132_fu_2109_p3) < unsigned(select_ln65_133_reg_2803)) else "0";
    icmp_ln1651_135_fu_1269_p2 <= "1" when (unsigned(pool_window_V_170_fu_1237_p3) < unsigned(pool_window_V_171_fu_1245_p3)) else "0";
    icmp_ln1651_136_fu_1275_p2 <= "1" when (unsigned(pool_window_V_172_fu_1253_p3) < unsigned(pool_window_V_173_fu_1261_p3)) else "0";
    icmp_ln1651_137_fu_2156_p2 <= "1" when (unsigned(select_ln65_135_fu_2150_p3) < unsigned(select_ln65_136_reg_2824)) else "0";
    icmp_ln1651_138_fu_1327_p2 <= "1" when (unsigned(pool_window_V_174_fu_1295_p3) < unsigned(pool_window_V_175_fu_1303_p3)) else "0";
    icmp_ln1651_139_fu_1333_p2 <= "1" when (unsigned(pool_window_V_176_fu_1311_p3) < unsigned(pool_window_V_177_fu_1319_p3)) else "0";
    icmp_ln1651_140_fu_2197_p2 <= "1" when (unsigned(select_ln65_138_fu_2191_p3) < unsigned(select_ln65_139_reg_2845)) else "0";
    icmp_ln1651_141_fu_1385_p2 <= "1" when (unsigned(pool_window_V_178_fu_1353_p3) < unsigned(pool_window_V_179_fu_1361_p3)) else "0";
    icmp_ln1651_142_fu_1391_p2 <= "1" when (unsigned(pool_window_V_180_fu_1369_p3) < unsigned(pool_window_V_181_fu_1377_p3)) else "0";
    icmp_ln1651_143_fu_2238_p2 <= "1" when (unsigned(select_ln65_141_fu_2232_p3) < unsigned(select_ln65_142_reg_2866)) else "0";
    icmp_ln1651_144_fu_1443_p2 <= "1" when (unsigned(pool_window_V_182_fu_1411_p3) < unsigned(pool_window_V_183_fu_1419_p3)) else "0";
    icmp_ln1651_145_fu_1449_p2 <= "1" when (unsigned(pool_window_V_184_fu_1427_p3) < unsigned(pool_window_V_185_fu_1435_p3)) else "0";
    icmp_ln1651_146_fu_2279_p2 <= "1" when (unsigned(select_ln65_144_fu_2273_p3) < unsigned(select_ln65_145_reg_2887)) else "0";
    icmp_ln1651_147_fu_1501_p2 <= "1" when (unsigned(pool_window_V_186_fu_1469_p3) < unsigned(pool_window_V_187_fu_1477_p3)) else "0";
    icmp_ln1651_148_fu_1507_p2 <= "1" when (unsigned(pool_window_V_188_fu_1485_p3) < unsigned(pool_window_V_189_fu_1493_p3)) else "0";
    icmp_ln1651_149_fu_2320_p2 <= "1" when (unsigned(select_ln65_147_fu_2314_p3) < unsigned(select_ln65_148_reg_2908)) else "0";
    icmp_ln1651_150_fu_1559_p2 <= "1" when (unsigned(pool_window_V_190_fu_1527_p3) < unsigned(pool_window_V_191_fu_1535_p3)) else "0";
    icmp_ln1651_151_fu_1565_p2 <= "1" when (unsigned(pool_window_V_192_fu_1543_p3) < unsigned(pool_window_V_193_fu_1551_p3)) else "0";
    icmp_ln1651_152_fu_2361_p2 <= "1" when (unsigned(select_ln65_150_fu_2355_p3) < unsigned(select_ln65_151_reg_2929)) else "0";
    icmp_ln1651_153_fu_1617_p2 <= "1" when (unsigned(pool_window_V_194_fu_1585_p3) < unsigned(pool_window_V_195_fu_1593_p3)) else "0";
    icmp_ln1651_154_fu_1623_p2 <= "1" when (unsigned(pool_window_V_196_fu_1601_p3) < unsigned(pool_window_V_197_fu_1609_p3)) else "0";
    icmp_ln1651_155_fu_2402_p2 <= "1" when (unsigned(select_ln65_153_fu_2396_p3) < unsigned(select_ln65_154_reg_2950)) else "0";
    icmp_ln1651_156_fu_1675_p2 <= "1" when (unsigned(pool_window_V_198_fu_1643_p3) < unsigned(pool_window_V_199_fu_1651_p3)) else "0";
    icmp_ln1651_157_fu_1681_p2 <= "1" when (unsigned(pool_window_V_200_fu_1659_p3) < unsigned(pool_window_V_201_fu_1667_p3)) else "0";
    icmp_ln1651_158_fu_2443_p2 <= "1" when (unsigned(select_ln65_156_fu_2437_p3) < unsigned(select_ln65_157_reg_2971)) else "0";
    icmp_ln1651_159_fu_1733_p2 <= "1" when (unsigned(pool_window_V_202_fu_1701_p3) < unsigned(pool_window_V_203_fu_1709_p3)) else "0";
    icmp_ln1651_160_fu_1739_p2 <= "1" when (unsigned(pool_window_V_204_fu_1717_p3) < unsigned(pool_window_V_205_fu_1725_p3)) else "0";
    icmp_ln1651_161_fu_2484_p2 <= "1" when (unsigned(select_ln65_159_fu_2478_p3) < unsigned(select_ln65_160_reg_2992)) else "0";
    icmp_ln1651_162_fu_1791_p2 <= "1" when (unsigned(pool_window_V_206_fu_1759_p3) < unsigned(pool_window_V_207_fu_1767_p3)) else "0";
    icmp_ln1651_163_fu_1797_p2 <= "1" when (unsigned(pool_window_V_208_fu_1775_p3) < unsigned(pool_window_V_209_fu_1783_p3)) else "0";
    icmp_ln1651_164_fu_2525_p2 <= "1" when (unsigned(select_ln65_162_fu_2519_p3) < unsigned(select_ln65_163_reg_3013)) else "0";
    icmp_ln1651_165_fu_1849_p2 <= "1" when (unsigned(pool_window_V_210_fu_1817_p3) < unsigned(pool_window_V_211_fu_1825_p3)) else "0";
    icmp_ln1651_166_fu_1855_p2 <= "1" when (unsigned(pool_window_V_212_fu_1833_p3) < unsigned(pool_window_V_213_fu_1841_p3)) else "0";
    icmp_ln1651_167_fu_2566_p2 <= "1" when (unsigned(select_ln65_165_fu_2560_p3) < unsigned(select_ln65_166_reg_3034)) else "0";
    icmp_ln1651_168_fu_1907_p2 <= "1" when (unsigned(pool_window_V_214_fu_1875_p3) < unsigned(pool_window_V_215_fu_1883_p3)) else "0";
    icmp_ln1651_169_fu_1913_p2 <= "1" when (unsigned(pool_window_V_216_fu_1891_p3) < unsigned(pool_window_V_217_fu_1899_p3)) else "0";
    icmp_ln1651_170_fu_2607_p2 <= "1" when (unsigned(select_ln65_168_fu_2601_p3) < unsigned(select_ln65_169_reg_3055)) else "0";
    icmp_ln1651_171_fu_1965_p2 <= "1" when (unsigned(pool_window_V_218_fu_1933_p3) < unsigned(pool_window_V_219_fu_1941_p3)) else "0";
    icmp_ln1651_172_fu_1971_p2 <= "1" when (unsigned(pool_window_V_220_fu_1949_p3) < unsigned(pool_window_V_221_fu_1957_p3)) else "0";
    icmp_ln1651_173_fu_2648_p2 <= "1" when (unsigned(select_ln65_171_fu_2642_p3) < unsigned(select_ln65_172_reg_3076)) else "0";
    icmp_ln1651_fu_1095_p2 <= "1" when (unsigned(pool_window_V_fu_1063_p3) < unsigned(pool_window_V_159_fu_1071_p3)) else "0";
    icmp_ln55_7_fu_1047_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln55_8_fu_314_p2 <= "1" when (signed(pY_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_9_fu_320_p2 <= "1" when (signed(pX_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_300_p2 <= "1" when (sX_2 = ap_const_lv32_1) else "0";
    icmp_ln76_fu_332_p2 <= "1" when (add_ln76_fu_326_p2 = ap_const_lv32_1E) else "0";
    icmp_ln80_fu_386_p2 <= "1" when (add_ln80_fu_380_p2 = ap_const_lv32_1E) else "0";
    icmp_ln86_fu_1995_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer5_out_full_n, ap_predicate_op395_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op395_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln72_s_fu_2666_p18),256));

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op395_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op395_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln72_s_fu_2666_p18 <= ((((((((((((((((select_ln65_173_fu_2659_p3 & ap_const_lv2_0) & zext_ln837_38_fu_2633_p1) & zext_ln837_37_fu_2592_p1) & zext_ln837_36_fu_2551_p1) & zext_ln837_35_fu_2510_p1) & zext_ln837_34_fu_2469_p1) & zext_ln837_33_fu_2428_p1) & zext_ln837_32_fu_2387_p1) & zext_ln837_31_fu_2346_p1) & zext_ln837_30_fu_2305_p1) & zext_ln837_29_fu_2264_p1) & zext_ln837_fu_2223_p1) & zext_ln48_9_fu_2182_p1) & zext_ln48_8_fu_2141_p1) & zext_ln48_7_fu_2100_p1) & zext_ln48_fu_2059_p1);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0 <= layer4_out_dout(95 downto 90);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0 <= layer4_out_dout(89 downto 84);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0 <= layer4_out_dout(83 downto 78);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0 <= layer4_out_dout(77 downto 72);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 <= layer4_out_dout(71 downto 66);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 <= layer4_out_dout(65 downto 60);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_159_fu_1071_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0 & ap_const_lv2_0);
    pool_window_V_160_fu_1079_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 & ap_const_lv2_0);
    pool_window_V_161_fu_1087_p3 <= (trunc_ln115_fu_409_p1 & ap_const_lv2_0);
    pool_window_V_162_fu_1121_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 & ap_const_lv2_0);
    pool_window_V_163_fu_1129_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0 & ap_const_lv2_0);
    pool_window_V_164_fu_1137_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 & ap_const_lv2_0);
    pool_window_V_165_fu_1145_p3 <= (trunc_ln115_38_fu_433_p4 & ap_const_lv2_0);
    pool_window_V_166_fu_1179_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 & ap_const_lv2_0);
    pool_window_V_167_fu_1187_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0 & ap_const_lv2_0);
    pool_window_V_168_fu_1195_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 & ap_const_lv2_0);
    pool_window_V_169_fu_1203_p3 <= (trunc_ln115_39_fu_443_p4 & ap_const_lv2_0);
    pool_window_V_170_fu_1237_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 & ap_const_lv2_0);
    pool_window_V_171_fu_1245_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0 & ap_const_lv2_0);
    pool_window_V_172_fu_1253_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 & ap_const_lv2_0);
    pool_window_V_173_fu_1261_p3 <= (trunc_ln115_40_fu_453_p4 & ap_const_lv2_0);
    pool_window_V_174_fu_1295_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 & ap_const_lv2_0);
    pool_window_V_175_fu_1303_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0 & ap_const_lv2_0);
    pool_window_V_176_fu_1311_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 & ap_const_lv2_0);
    pool_window_V_177_fu_1319_p3 <= (trunc_ln115_41_fu_463_p4 & ap_const_lv2_0);
    pool_window_V_178_fu_1353_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 & ap_const_lv2_0);
    pool_window_V_179_fu_1361_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0 & ap_const_lv2_0);
    pool_window_V_180_fu_1369_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 & ap_const_lv2_0);
    pool_window_V_181_fu_1377_p3 <= (trunc_ln115_42_fu_473_p4 & ap_const_lv2_0);
    pool_window_V_182_fu_1411_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 & ap_const_lv2_0);
    pool_window_V_183_fu_1419_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0 & ap_const_lv2_0);
    pool_window_V_184_fu_1427_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 & ap_const_lv2_0);
    pool_window_V_185_fu_1435_p3 <= (trunc_ln115_43_fu_483_p4 & ap_const_lv2_0);
    pool_window_V_186_fu_1469_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 & ap_const_lv2_0);
    pool_window_V_187_fu_1477_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0 & ap_const_lv2_0);
    pool_window_V_188_fu_1485_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 & ap_const_lv2_0);
    pool_window_V_189_fu_1493_p3 <= (trunc_ln115_44_fu_493_p4 & ap_const_lv2_0);
    pool_window_V_190_fu_1527_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 & ap_const_lv2_0);
    pool_window_V_191_fu_1535_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0 & ap_const_lv2_0);
    pool_window_V_192_fu_1543_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 & ap_const_lv2_0);
    pool_window_V_193_fu_1551_p3 <= (trunc_ln115_45_fu_503_p4 & ap_const_lv2_0);
    pool_window_V_194_fu_1585_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 & ap_const_lv2_0);
    pool_window_V_195_fu_1593_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0 & ap_const_lv2_0);
    pool_window_V_196_fu_1601_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 & ap_const_lv2_0);
    pool_window_V_197_fu_1609_p3 <= (trunc_ln115_46_fu_513_p4 & ap_const_lv2_0);
    pool_window_V_198_fu_1643_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 & ap_const_lv2_0);
    pool_window_V_199_fu_1651_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0 & ap_const_lv2_0);
    pool_window_V_200_fu_1659_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 & ap_const_lv2_0);
    pool_window_V_201_fu_1667_p3 <= (trunc_ln115_47_fu_523_p4 & ap_const_lv2_0);
    pool_window_V_202_fu_1701_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 & ap_const_lv2_0);
    pool_window_V_203_fu_1709_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0 & ap_const_lv2_0);
    pool_window_V_204_fu_1717_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 & ap_const_lv2_0);
    pool_window_V_205_fu_1725_p3 <= (trunc_ln115_48_fu_533_p4 & ap_const_lv2_0);
    pool_window_V_206_fu_1759_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 & ap_const_lv2_0);
    pool_window_V_207_fu_1767_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0 & ap_const_lv2_0);
    pool_window_V_208_fu_1775_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 & ap_const_lv2_0);
    pool_window_V_209_fu_1783_p3 <= (trunc_ln115_49_fu_543_p4 & ap_const_lv2_0);
    pool_window_V_210_fu_1817_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 & ap_const_lv2_0);
    pool_window_V_211_fu_1825_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0 & ap_const_lv2_0);
    pool_window_V_212_fu_1833_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 & ap_const_lv2_0);
    pool_window_V_213_fu_1841_p3 <= (trunc_ln115_50_fu_553_p4 & ap_const_lv2_0);
    pool_window_V_214_fu_1875_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 & ap_const_lv2_0);
    pool_window_V_215_fu_1883_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0 & ap_const_lv2_0);
    pool_window_V_216_fu_1891_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 & ap_const_lv2_0);
    pool_window_V_217_fu_1899_p3 <= (trunc_ln115_s_fu_413_p4 & ap_const_lv2_0);
    pool_window_V_218_fu_1933_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 & ap_const_lv2_0);
    pool_window_V_219_fu_1941_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0 & ap_const_lv2_0);
    pool_window_V_220_fu_1949_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 & ap_const_lv2_0);
    pool_window_V_221_fu_1957_p3 <= (trunc_ln115_37_fu_423_p4 & ap_const_lv2_0);
    pool_window_V_fu_1063_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 & ap_const_lv2_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_7_fu_2092_p3 <= (select_ln65_131_fu_2085_p3 & ap_const_lv2_0);
    res_pack_data_8_fu_2133_p3 <= (select_ln65_134_fu_2126_p3 & ap_const_lv2_0);
    res_pack_data_9_fu_2174_p3 <= (select_ln65_137_fu_2167_p3 & ap_const_lv2_0);
    res_pack_data_fu_2051_p3 <= (select_ln65_128_fu_2044_p3 & ap_const_lv2_0);
    select_ln65_127_fu_1113_p3 <= 
        pool_window_V_160_fu_1079_p3 when (xor_ln1651_127_fu_1107_p2(0) = '1') else 
        pool_window_V_161_fu_1087_p3;
    select_ln65_128_fu_2044_p3 <= 
        select_ln65_fu_2027_p3 when (xor_ln1651_128_fu_2038_p2(0) = '1') else 
        select_ln65_127_reg_2761;
    select_ln65_129_fu_2068_p3 <= 
        pool_window_V_162_reg_2767 when (xor_ln1651_129_fu_2063_p2(0) = '1') else 
        pool_window_V_163_reg_2772;
    select_ln65_130_fu_1171_p3 <= 
        pool_window_V_164_fu_1137_p3 when (xor_ln1651_130_fu_1165_p2(0) = '1') else 
        pool_window_V_165_fu_1145_p3;
    select_ln65_131_fu_2085_p3 <= 
        select_ln65_129_fu_2068_p3 when (xor_ln1651_131_fu_2079_p2(0) = '1') else 
        select_ln65_130_reg_2782;
    select_ln65_132_fu_2109_p3 <= 
        pool_window_V_166_reg_2788 when (xor_ln1651_132_fu_2104_p2(0) = '1') else 
        pool_window_V_167_reg_2793;
    select_ln65_133_fu_1229_p3 <= 
        pool_window_V_168_fu_1195_p3 when (xor_ln1651_133_fu_1223_p2(0) = '1') else 
        pool_window_V_169_fu_1203_p3;
    select_ln65_134_fu_2126_p3 <= 
        select_ln65_132_fu_2109_p3 when (xor_ln1651_134_fu_2120_p2(0) = '1') else 
        select_ln65_133_reg_2803;
    select_ln65_135_fu_2150_p3 <= 
        pool_window_V_170_reg_2809 when (xor_ln1651_135_fu_2145_p2(0) = '1') else 
        pool_window_V_171_reg_2814;
    select_ln65_136_fu_1287_p3 <= 
        pool_window_V_172_fu_1253_p3 when (xor_ln1651_136_fu_1281_p2(0) = '1') else 
        pool_window_V_173_fu_1261_p3;
    select_ln65_137_fu_2167_p3 <= 
        select_ln65_135_fu_2150_p3 when (xor_ln1651_137_fu_2161_p2(0) = '1') else 
        select_ln65_136_reg_2824;
    select_ln65_138_fu_2191_p3 <= 
        pool_window_V_174_reg_2830 when (xor_ln1651_138_fu_2186_p2(0) = '1') else 
        pool_window_V_175_reg_2835;
    select_ln65_139_fu_1345_p3 <= 
        pool_window_V_176_fu_1311_p3 when (xor_ln1651_139_fu_1339_p2(0) = '1') else 
        pool_window_V_177_fu_1319_p3;
    select_ln65_140_fu_2208_p3 <= 
        select_ln65_138_fu_2191_p3 when (xor_ln1651_140_fu_2202_p2(0) = '1') else 
        select_ln65_139_reg_2845;
    select_ln65_141_fu_2232_p3 <= 
        pool_window_V_178_reg_2851 when (xor_ln1651_141_fu_2227_p2(0) = '1') else 
        pool_window_V_179_reg_2856;
    select_ln65_142_fu_1403_p3 <= 
        pool_window_V_180_fu_1369_p3 when (xor_ln1651_142_fu_1397_p2(0) = '1') else 
        pool_window_V_181_fu_1377_p3;
    select_ln65_143_fu_2249_p3 <= 
        select_ln65_141_fu_2232_p3 when (xor_ln1651_143_fu_2243_p2(0) = '1') else 
        select_ln65_142_reg_2866;
    select_ln65_144_fu_2273_p3 <= 
        pool_window_V_182_reg_2872 when (xor_ln1651_144_fu_2268_p2(0) = '1') else 
        pool_window_V_183_reg_2877;
    select_ln65_145_fu_1461_p3 <= 
        pool_window_V_184_fu_1427_p3 when (xor_ln1651_145_fu_1455_p2(0) = '1') else 
        pool_window_V_185_fu_1435_p3;
    select_ln65_146_fu_2290_p3 <= 
        select_ln65_144_fu_2273_p3 when (xor_ln1651_146_fu_2284_p2(0) = '1') else 
        select_ln65_145_reg_2887;
    select_ln65_147_fu_2314_p3 <= 
        pool_window_V_186_reg_2893 when (xor_ln1651_147_fu_2309_p2(0) = '1') else 
        pool_window_V_187_reg_2898;
    select_ln65_148_fu_1519_p3 <= 
        pool_window_V_188_fu_1485_p3 when (xor_ln1651_148_fu_1513_p2(0) = '1') else 
        pool_window_V_189_fu_1493_p3;
    select_ln65_149_fu_2331_p3 <= 
        select_ln65_147_fu_2314_p3 when (xor_ln1651_149_fu_2325_p2(0) = '1') else 
        select_ln65_148_reg_2908;
    select_ln65_150_fu_2355_p3 <= 
        pool_window_V_190_reg_2914 when (xor_ln1651_150_fu_2350_p2(0) = '1') else 
        pool_window_V_191_reg_2919;
    select_ln65_151_fu_1577_p3 <= 
        pool_window_V_192_fu_1543_p3 when (xor_ln1651_151_fu_1571_p2(0) = '1') else 
        pool_window_V_193_fu_1551_p3;
    select_ln65_152_fu_2372_p3 <= 
        select_ln65_150_fu_2355_p3 when (xor_ln1651_152_fu_2366_p2(0) = '1') else 
        select_ln65_151_reg_2929;
    select_ln65_153_fu_2396_p3 <= 
        pool_window_V_194_reg_2935 when (xor_ln1651_153_fu_2391_p2(0) = '1') else 
        pool_window_V_195_reg_2940;
    select_ln65_154_fu_1635_p3 <= 
        pool_window_V_196_fu_1601_p3 when (xor_ln1651_154_fu_1629_p2(0) = '1') else 
        pool_window_V_197_fu_1609_p3;
    select_ln65_155_fu_2413_p3 <= 
        select_ln65_153_fu_2396_p3 when (xor_ln1651_155_fu_2407_p2(0) = '1') else 
        select_ln65_154_reg_2950;
    select_ln65_156_fu_2437_p3 <= 
        pool_window_V_198_reg_2956 when (xor_ln1651_156_fu_2432_p2(0) = '1') else 
        pool_window_V_199_reg_2961;
    select_ln65_157_fu_1693_p3 <= 
        pool_window_V_200_fu_1659_p3 when (xor_ln1651_157_fu_1687_p2(0) = '1') else 
        pool_window_V_201_fu_1667_p3;
    select_ln65_158_fu_2454_p3 <= 
        select_ln65_156_fu_2437_p3 when (xor_ln1651_158_fu_2448_p2(0) = '1') else 
        select_ln65_157_reg_2971;
    select_ln65_159_fu_2478_p3 <= 
        pool_window_V_202_reg_2977 when (xor_ln1651_159_fu_2473_p2(0) = '1') else 
        pool_window_V_203_reg_2982;
    select_ln65_160_fu_1751_p3 <= 
        pool_window_V_204_fu_1717_p3 when (xor_ln1651_160_fu_1745_p2(0) = '1') else 
        pool_window_V_205_fu_1725_p3;
    select_ln65_161_fu_2495_p3 <= 
        select_ln65_159_fu_2478_p3 when (xor_ln1651_161_fu_2489_p2(0) = '1') else 
        select_ln65_160_reg_2992;
    select_ln65_162_fu_2519_p3 <= 
        pool_window_V_206_reg_2998 when (xor_ln1651_162_fu_2514_p2(0) = '1') else 
        pool_window_V_207_reg_3003;
    select_ln65_163_fu_1809_p3 <= 
        pool_window_V_208_fu_1775_p3 when (xor_ln1651_163_fu_1803_p2(0) = '1') else 
        pool_window_V_209_fu_1783_p3;
    select_ln65_164_fu_2536_p3 <= 
        select_ln65_162_fu_2519_p3 when (xor_ln1651_164_fu_2530_p2(0) = '1') else 
        select_ln65_163_reg_3013;
    select_ln65_165_fu_2560_p3 <= 
        pool_window_V_210_reg_3019 when (xor_ln1651_165_fu_2555_p2(0) = '1') else 
        pool_window_V_211_reg_3024;
    select_ln65_166_fu_1867_p3 <= 
        pool_window_V_212_fu_1833_p3 when (xor_ln1651_166_fu_1861_p2(0) = '1') else 
        pool_window_V_213_fu_1841_p3;
    select_ln65_167_fu_2577_p3 <= 
        select_ln65_165_fu_2560_p3 when (xor_ln1651_167_fu_2571_p2(0) = '1') else 
        select_ln65_166_reg_3034;
    select_ln65_168_fu_2601_p3 <= 
        pool_window_V_214_reg_3040 when (xor_ln1651_168_fu_2596_p2(0) = '1') else 
        pool_window_V_215_reg_3045;
    select_ln65_169_fu_1925_p3 <= 
        pool_window_V_216_fu_1891_p3 when (xor_ln1651_169_fu_1919_p2(0) = '1') else 
        pool_window_V_217_fu_1899_p3;
    select_ln65_170_fu_2618_p3 <= 
        select_ln65_168_fu_2601_p3 when (xor_ln1651_170_fu_2612_p2(0) = '1') else 
        select_ln65_169_reg_3055;
    select_ln65_171_fu_2642_p3 <= 
        pool_window_V_218_reg_3061 when (xor_ln1651_171_fu_2637_p2(0) = '1') else 
        pool_window_V_219_reg_3066;
    select_ln65_172_fu_1983_p3 <= 
        pool_window_V_220_fu_1949_p3 when (xor_ln1651_172_fu_1977_p2(0) = '1') else 
        pool_window_V_221_fu_1957_p3;
    select_ln65_173_fu_2659_p3 <= 
        select_ln65_171_fu_2642_p3 when (xor_ln1651_173_fu_2653_p2(0) = '1') else 
        select_ln65_172_reg_3076;
    select_ln65_fu_2027_p3 <= 
        pool_window_V_reg_2746 when (xor_ln1651_fu_2022_p2(0) = '1') else 
        pool_window_V_159_reg_2751;
    select_ln86_fu_2001_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_1995_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_344_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_300_p2(0) = '1') else 
        ap_const_lv32_1;
    shl_ln841_27_fu_2297_p3 <= (select_ln65_146_fu_2290_p3 & ap_const_lv2_0);
    shl_ln841_28_fu_2338_p3 <= (select_ln65_149_fu_2331_p3 & ap_const_lv2_0);
    shl_ln841_29_fu_2379_p3 <= (select_ln65_152_fu_2372_p3 & ap_const_lv2_0);
    shl_ln841_30_fu_2420_p3 <= (select_ln65_155_fu_2413_p3 & ap_const_lv2_0);
    shl_ln841_31_fu_2461_p3 <= (select_ln65_158_fu_2454_p3 & ap_const_lv2_0);
    shl_ln841_32_fu_2502_p3 <= (select_ln65_161_fu_2495_p3 & ap_const_lv2_0);
    shl_ln841_33_fu_2543_p3 <= (select_ln65_164_fu_2536_p3 & ap_const_lv2_0);
    shl_ln841_34_fu_2584_p3 <= (select_ln65_167_fu_2577_p3 & ap_const_lv2_0);
    shl_ln841_35_fu_2625_p3 <= (select_ln65_170_fu_2618_p3 & ap_const_lv2_0);
    shl_ln841_s_fu_2256_p3 <= (select_ln65_143_fu_2249_p3 & ap_const_lv2_0);
    shl_ln_fu_2215_p3 <= (select_ln65_140_fu_2208_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln115_37_fu_423_p4 <= layer4_out_dout(95 downto 90);
    trunc_ln115_38_fu_433_p4 <= layer4_out_dout(11 downto 6);
    trunc_ln115_39_fu_443_p4 <= layer4_out_dout(17 downto 12);
    trunc_ln115_40_fu_453_p4 <= layer4_out_dout(23 downto 18);
    trunc_ln115_41_fu_463_p4 <= layer4_out_dout(29 downto 24);
    trunc_ln115_42_fu_473_p4 <= layer4_out_dout(35 downto 30);
    trunc_ln115_43_fu_483_p4 <= layer4_out_dout(41 downto 36);
    trunc_ln115_44_fu_493_p4 <= layer4_out_dout(47 downto 42);
    trunc_ln115_45_fu_503_p4 <= layer4_out_dout(53 downto 48);
    trunc_ln115_46_fu_513_p4 <= layer4_out_dout(59 downto 54);
    trunc_ln115_47_fu_523_p4 <= layer4_out_dout(65 downto 60);
    trunc_ln115_48_fu_533_p4 <= layer4_out_dout(71 downto 66);
    trunc_ln115_49_fu_543_p4 <= layer4_out_dout(77 downto 72);
    trunc_ln115_50_fu_553_p4 <= layer4_out_dout(83 downto 78);
    trunc_ln115_fu_409_p1 <= layer4_out_dout(6 - 1 downto 0);
    trunc_ln115_s_fu_413_p4 <= layer4_out_dout(89 downto 84);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 <= layer4_out_dout(59 downto 54);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 <= layer4_out_dout(53 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 <= layer4_out_dout(47 downto 42);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 <= layer4_out_dout(41 downto 36);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 <= layer4_out_dout(35 downto 30);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 <= layer4_out_dout(29 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 <= layer4_out_dout(23 downto 18);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 <= layer4_out_dout(17 downto 12);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 <= layer4_out_dout(11 downto 6);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_127_fu_1107_p2 <= (icmp_ln1651_127_fu_1101_p2 xor ap_const_lv1_1);
    xor_ln1651_128_fu_2038_p2 <= (icmp_ln1651_128_fu_2033_p2 xor ap_const_lv1_1);
    xor_ln1651_129_fu_2063_p2 <= (icmp_ln1651_129_reg_2777 xor ap_const_lv1_1);
    xor_ln1651_130_fu_1165_p2 <= (icmp_ln1651_130_fu_1159_p2 xor ap_const_lv1_1);
    xor_ln1651_131_fu_2079_p2 <= (icmp_ln1651_131_fu_2074_p2 xor ap_const_lv1_1);
    xor_ln1651_132_fu_2104_p2 <= (icmp_ln1651_132_reg_2798 xor ap_const_lv1_1);
    xor_ln1651_133_fu_1223_p2 <= (icmp_ln1651_133_fu_1217_p2 xor ap_const_lv1_1);
    xor_ln1651_134_fu_2120_p2 <= (icmp_ln1651_134_fu_2115_p2 xor ap_const_lv1_1);
    xor_ln1651_135_fu_2145_p2 <= (icmp_ln1651_135_reg_2819 xor ap_const_lv1_1);
    xor_ln1651_136_fu_1281_p2 <= (icmp_ln1651_136_fu_1275_p2 xor ap_const_lv1_1);
    xor_ln1651_137_fu_2161_p2 <= (icmp_ln1651_137_fu_2156_p2 xor ap_const_lv1_1);
    xor_ln1651_138_fu_2186_p2 <= (icmp_ln1651_138_reg_2840 xor ap_const_lv1_1);
    xor_ln1651_139_fu_1339_p2 <= (icmp_ln1651_139_fu_1333_p2 xor ap_const_lv1_1);
    xor_ln1651_140_fu_2202_p2 <= (icmp_ln1651_140_fu_2197_p2 xor ap_const_lv1_1);
    xor_ln1651_141_fu_2227_p2 <= (icmp_ln1651_141_reg_2861 xor ap_const_lv1_1);
    xor_ln1651_142_fu_1397_p2 <= (icmp_ln1651_142_fu_1391_p2 xor ap_const_lv1_1);
    xor_ln1651_143_fu_2243_p2 <= (icmp_ln1651_143_fu_2238_p2 xor ap_const_lv1_1);
    xor_ln1651_144_fu_2268_p2 <= (icmp_ln1651_144_reg_2882 xor ap_const_lv1_1);
    xor_ln1651_145_fu_1455_p2 <= (icmp_ln1651_145_fu_1449_p2 xor ap_const_lv1_1);
    xor_ln1651_146_fu_2284_p2 <= (icmp_ln1651_146_fu_2279_p2 xor ap_const_lv1_1);
    xor_ln1651_147_fu_2309_p2 <= (icmp_ln1651_147_reg_2903 xor ap_const_lv1_1);
    xor_ln1651_148_fu_1513_p2 <= (icmp_ln1651_148_fu_1507_p2 xor ap_const_lv1_1);
    xor_ln1651_149_fu_2325_p2 <= (icmp_ln1651_149_fu_2320_p2 xor ap_const_lv1_1);
    xor_ln1651_150_fu_2350_p2 <= (icmp_ln1651_150_reg_2924 xor ap_const_lv1_1);
    xor_ln1651_151_fu_1571_p2 <= (icmp_ln1651_151_fu_1565_p2 xor ap_const_lv1_1);
    xor_ln1651_152_fu_2366_p2 <= (icmp_ln1651_152_fu_2361_p2 xor ap_const_lv1_1);
    xor_ln1651_153_fu_2391_p2 <= (icmp_ln1651_153_reg_2945 xor ap_const_lv1_1);
    xor_ln1651_154_fu_1629_p2 <= (icmp_ln1651_154_fu_1623_p2 xor ap_const_lv1_1);
    xor_ln1651_155_fu_2407_p2 <= (icmp_ln1651_155_fu_2402_p2 xor ap_const_lv1_1);
    xor_ln1651_156_fu_2432_p2 <= (icmp_ln1651_156_reg_2966 xor ap_const_lv1_1);
    xor_ln1651_157_fu_1687_p2 <= (icmp_ln1651_157_fu_1681_p2 xor ap_const_lv1_1);
    xor_ln1651_158_fu_2448_p2 <= (icmp_ln1651_158_fu_2443_p2 xor ap_const_lv1_1);
    xor_ln1651_159_fu_2473_p2 <= (icmp_ln1651_159_reg_2987 xor ap_const_lv1_1);
    xor_ln1651_160_fu_1745_p2 <= (icmp_ln1651_160_fu_1739_p2 xor ap_const_lv1_1);
    xor_ln1651_161_fu_2489_p2 <= (icmp_ln1651_161_fu_2484_p2 xor ap_const_lv1_1);
    xor_ln1651_162_fu_2514_p2 <= (icmp_ln1651_162_reg_3008 xor ap_const_lv1_1);
    xor_ln1651_163_fu_1803_p2 <= (icmp_ln1651_163_fu_1797_p2 xor ap_const_lv1_1);
    xor_ln1651_164_fu_2530_p2 <= (icmp_ln1651_164_fu_2525_p2 xor ap_const_lv1_1);
    xor_ln1651_165_fu_2555_p2 <= (icmp_ln1651_165_reg_3029 xor ap_const_lv1_1);
    xor_ln1651_166_fu_1861_p2 <= (icmp_ln1651_166_fu_1855_p2 xor ap_const_lv1_1);
    xor_ln1651_167_fu_2571_p2 <= (icmp_ln1651_167_fu_2566_p2 xor ap_const_lv1_1);
    xor_ln1651_168_fu_2596_p2 <= (icmp_ln1651_168_reg_3050 xor ap_const_lv1_1);
    xor_ln1651_169_fu_1919_p2 <= (icmp_ln1651_169_fu_1913_p2 xor ap_const_lv1_1);
    xor_ln1651_170_fu_2612_p2 <= (icmp_ln1651_170_fu_2607_p2 xor ap_const_lv1_1);
    xor_ln1651_171_fu_2637_p2 <= (icmp_ln1651_171_reg_3071 xor ap_const_lv1_1);
    xor_ln1651_172_fu_1977_p2 <= (icmp_ln1651_172_fu_1971_p2 xor ap_const_lv1_1);
    xor_ln1651_173_fu_2653_p2 <= (icmp_ln1651_173_fu_2648_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_2022_p2 <= (icmp_ln1651_reg_2756 xor ap_const_lv1_1);
    zext_ln48_7_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_7_fu_2092_p3),16));
    zext_ln48_8_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_8_fu_2133_p3),16));
    zext_ln48_9_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_9_fu_2174_p3),16));
    zext_ln48_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_2051_p3),16));
    zext_ln837_29_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_s_fu_2256_p3),16));
    zext_ln837_30_fu_2305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_27_fu_2297_p3),16));
    zext_ln837_31_fu_2346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_28_fu_2338_p3),16));
    zext_ln837_32_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_29_fu_2379_p3),16));
    zext_ln837_33_fu_2428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_30_fu_2420_p3),16));
    zext_ln837_34_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_31_fu_2461_p3),16));
    zext_ln837_35_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_32_fu_2502_p3),16));
    zext_ln837_36_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_33_fu_2543_p3),16));
    zext_ln837_37_fu_2592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_34_fu_2584_p3),16));
    zext_ln837_38_fu_2633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_35_fu_2625_p3),16));
    zext_ln837_fu_2223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2215_p3),16));
end behav;
