#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 20 11:38:27 2024
# Process ID: 7436
# Current directory: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13384 W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.xpr
# Log file: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/vivado.log
# Journal file: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador\vivado.jou
# Running On: Steban, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 33654 MB
#-----------------------------------------------------------
start_gui
open_project W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.996 ; gain = 348.480
set_property top unitControl [current_fileset]
close [ open W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/stateMachine.vhd w ]
add_files W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/stateMachine.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\stateMachine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: unitControl
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2297.004 ; gain = 439.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unitControl' [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/unitControl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'unitControl' (0#1) [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/unitControl.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.016 ; gain = 541.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.016 ; gain = 541.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.016 ; gain = 541.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc]
WARNING: [Vivado 12-584] No ports matched 'check'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'conteo[0]'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'conteo[1]'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'conteo[2]'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'conteo[3]'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'boton'. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.801 ; gain = 621.664
8 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2478.801 ; gain = 978.629
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Apr 20 11:46:54 2024] Launched synth_1...
Run output will be captured here: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/synth_1/runme.log
close_design
open_hw_manager
close_hw_manager
set_property top unitControl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unitControl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unitControl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj unitControl_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/mux4to1_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1_32bits'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/mux2to1_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/mux2to1_5b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_5b'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/imports/new/registro4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro4b'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/unitControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unitControl'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/Alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Alu'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/AluControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResgisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/stateMachine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stateMachine'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot unitControl_behav xil_defaultlib.unitControl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot unitControl_behav xil_defaultlib.unitControl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.unitcontrol
Built simulation snapshot unitControl_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2504.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unitControl_behav -key {Behavioral:sim_1:Functional:unitControl} -tclbatch {unitControl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source unitControl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unitControl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2504.301 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
add_force {/unitControl/reset} -radix hex {1 0ns}
add_force {/unitControl/clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/unitControl/opcode} -radix hex {00 0ns}
run 100 ns
add_force {/unitControl/reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/unitControl/opcode} -radix hex {23 0ns}
restart
INFO: [Wavedata 42-604] Simulation restarted
add_force {/unitControl/reset} -radix hex {1 0ns}
add_force {/unitControl/clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/unitControl/opcode} -radix hex {23 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/unitControl/reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close [ open W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/testControlU.vhd w ]
add_files W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/sources_1/new/testControlU.vhd
set_property top testControlU [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 20-1445] Cannot import file 'W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/testUnit.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -fileset constrs_1 -norecurse W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/testUnit.xdc
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
set_property is_enabled false [get_files  W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/constrs_1/imports/Downloads/basys3Master2.xdc]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\testControlU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\AluControl.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [W:\Universidad\Semestre5\Arquitectura\ArquitecturaProyect\computador\computador.srcs\sources_1\new\unitControl.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-23:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3492.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB272A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/synth_1/unitControl.dcp to W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 20 13:20:26 2024] Launched synth_1...
Run output will be captured here: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/synth_1/runme.log
[Sat Apr 20 13:20:26 2024] Launched impl_1...
Run output will be captured here: W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-23:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3492.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB272A
set_property PROGRAM.FILE {W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/impl_1/testControlU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {W:/Universidad/Semestre5/Arquitectura/ArquitecturaProyect/computador/computador.runs/impl_1/testControlU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 13:25:41 2024...
