==39176== Cachegrind, a cache and branch-prediction profiler
==39176== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39176== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39176== Command: ./sift .
==39176== 
--39176-- warning: L3 cache found, using its data for the LL simulation.
--39176-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39176-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39176== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39176== (see section Limitations in user manual)
==39176== NOTE: further instances of this message will not be shown
==39176== 
==39176== I   refs:      3,167,698,658
==39176== I1  misses:            1,825
==39176== LLi misses:            1,819
==39176== I1  miss rate:          0.00%
==39176== LLi miss rate:          0.00%
==39176== 
==39176== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39176== D1  misses:        6,269,110  (  3,969,170 rd   +   2,299,940 wr)
==39176== LLd misses:        4,174,393  (  2,208,589 rd   +   1,965,804 wr)
==39176== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39176== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39176== 
==39176== LL refs:           6,270,935  (  3,970,995 rd   +   2,299,940 wr)
==39176== LL misses:         4,176,212  (  2,210,408 rd   +   1,965,804 wr)
==39176== LL miss rate:            0.1% (        0.1%     +         0.7%  )
