{
    "functionName": "test_DownCounterMod16",
    "className": "TestDownCounterMod16",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_state_&_test_DownCounterMod16.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "enable = bw.wire.Wire()\nload_n = bw.wire.Wire()\nclock = bw.wire.Wire()\nload_1 = bw.wire.Wire()\nload_2 = bw.wire.Wire()\nload_3 = bw.wire.Wire()\nload_4 = bw.wire.Wire()\noutput_1 = bw.wire.Wire()\noutput_2 = bw.wire.Wire()\noutput_3 = bw.wire.Wire()\noutput_4 = bw.wire.Wire()\nload_bus = bw.wire.Bus4(load_1, load_2, load_3, load_4)\noutput_bus = bw.wire.Bus4(output_1, output_2, output_3, output_4)\na = bw.state.DownCounterMod16(enable, load_n, load_bus, clock, output_bus)\nenable.value = 1\nload_n.value = 0\nload_1.value = 1\nload_2.value = 1\nload_3.value = 1\nload_4.value = 1\nclock.value = 0\nclock.value = 1\nload_n.value = 1\nassert output_bus.wire_values == (1, 1, 1, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 0, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 0, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 0, 1, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 0, 1, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 0, 0, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 0, 0, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 1, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 1, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 0, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 0, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 1)\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0)\nenable.value = 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0)\nenable.value = 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 0, 1)\nload_n.value = 0\nload_1.value = 0\nload_2.value = 0\nload_3.value = 1\nload_4.value = 0\nclock.value = 0\nclock.value = 1\nload_n.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0)\nprint(a.__doc__)\nprint(a)\na(enable=1, load_n=1, load_bus=(0, 0, 0, 0), clock=0, output_bus=None)\nassert output_bus.wire_values == (0, 0, 1, 0)\na(clock=1)\nassert output_bus.wire_values == (0, 0, 0, 1)\n"
}