
JAllenLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a28  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08008bd8  08008bd8  00009bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e08  08008e08  0000a074  2**0
                  CONTENTS
  4 .ARM          00000008  08008e08  08008e08  00009e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e10  08008e10  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e10  08008e10  00009e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e14  08008e14  00009e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008e18  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a074  2**0
                  CONTENTS
 10 .bss          00025e4c  20000074  20000074  0000a074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025ec0  20025ec0  0000a074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000151bc  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033c4  00000000  00000000  0001f260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f8  00000000  00000000  00022628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f79  00000000  00000000  00023a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ced  00000000  00000000  00024999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000193d4  00000000  00000000  0004b686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1272  00000000  00000000  00064a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145ccc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f58  00000000  00000000  00145d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0014bc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008bc0 	.word	0x08008bc0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08008bc0 	.word	0x08008bc0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <applicationInit>:
static STMPE811_TouchData StaticTouchData;
static EXTI_HandleTypeDef LCDTouchIRQ;

void LCDTouchScreenInterruptGPIOInit(void);

void applicationInit(){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	//applicationInterruptInit();
	object_Select();
 8000594:	f000 fd0a 	bl	8000fac <object_Select>
	addScheduledEvent(MATRIX_UPDATE_EVENT);
 8000598:	2004      	movs	r0, #4
 800059a:	f001 fb99 	bl	8001cd0 <addScheduledEvent>

	LTCD__Init();
 800059e:	f000 f9db 	bl	8000958 <LTCD__Init>
	LTCD_Layer_Init(0);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 f998 	bl	80008d8 <LTCD_Layer_Init>
	LCD_Clear(0,LCD_COLOR_WHITE);
 80005a8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005ac:	2000      	movs	r0, #0
 80005ae:	f000 fa31 	bl	8000a14 <LCD_Clear>

	InitializeLCDTouch();
 80005b2:	f000 fa57 	bl	8000a64 <InitializeLCDTouch>
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005b6:	4b03      	ldr	r3, [pc, #12]	@ (80005c4 <applicationInit+0x34>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	719a      	strb	r2, [r3, #6]
	LCDTouchScreenInterruptGPIOInit();
 80005bc:	f000 f804 	bl	80005c8 <LCDTouchScreenInterruptGPIOInit>
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000090 	.word	0x20000090

080005c8 <LCDTouchScreenInterruptGPIOInit>:


void LCDTouchScreenInterruptGPIOInit(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b086      	sub	sp, #24
 80005cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e0:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005e2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005e6:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ec:	2302      	movs	r3, #2
 80005ee:	613b      	str	r3, [r7, #16]

    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f0:	2300      	movs	r3, #0
 80005f2:	603b      	str	r3, [r7, #0]
 80005f4:	4b0d      	ldr	r3, [pc, #52]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f8:	4a0c      	ldr	r2, [pc, #48]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005fa:	f043 0301 	orr.w	r3, r3, #1
 80005fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000600:	4b0a      	ldr	r3, [pc, #40]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x64>)
 8000602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000604:	f003 0301 	and.w	r3, r3, #1
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	683b      	ldr	r3, [r7, #0]

    // GPIO Init
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	4619      	mov	r1, r3
 8000610:	4807      	ldr	r0, [pc, #28]	@ (8000630 <LCDTouchScreenInterruptGPIOInit+0x68>)
 8000612:	f003 fb9f 	bl	8003d54 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000616:	2028      	movs	r0, #40	@ 0x28
 8000618:	f003 fb4d 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 800061c:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 800061e:	4a06      	ldr	r2, [pc, #24]	@ (8000638 <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000620:	601a      	str	r2, [r3, #0]

}
 8000622:	bf00      	nop
 8000624:	3718      	adds	r7, #24
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40023800 	.word	0x40023800
 8000630:	40020000 	.word	0x40020000
 8000634:	20000098 	.word	0x20000098
 8000638:	0600000f 	.word	0x0600000f

0800063c <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 8000642:	2028      	movs	r0, #40	@ 0x28
 8000644:	f003 fb45 	bl	8003cd2 <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 8000648:	2300      	movs	r3, #0
 800064a:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 800064c:	4b37      	ldr	r3, [pc, #220]	@ (800072c <EXTI15_10_IRQHandler+0xf0>)
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000652:	e006      	b.n	8000662 <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 8000654:	204c      	movs	r0, #76	@ 0x4c
 8000656:	f002 fe5c 	bl	8003312 <STMPE811_Read>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	4b33      	ldr	r3, [pc, #204]	@ (800072c <EXTI15_10_IRQHandler+0xf0>)
 8000660:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000662:	4b32      	ldr	r3, [pc, #200]	@ (800072c <EXTI15_10_IRQHandler+0xf0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d0f4      	beq.n	8000654 <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 800066a:	200a      	movs	r0, #10
 800066c:	f000 fa10 	bl	8000a90 <ReadRegisterFromTouchModule>
 8000670:	4603      	mov	r3, r0
 8000672:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 8000674:	2100      	movs	r1, #0
 8000676:	200a      	movs	r0, #10
 8000678:	f000 fa18 	bl	8000aac <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 800067c:	200b      	movs	r0, #11
 800067e:	f000 fa07 	bl	8000a90 <ReadRegisterFromTouchModule>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b2a      	ldr	r3, [pc, #168]	@ (8000730 <EXTI15_10_IRQHandler+0xf4>)
 8000688:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 800068a:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <EXTI15_10_IRQHandler+0xf4>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	f043 0301 	orr.w	r3, r3, #1
 8000692:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	4619      	mov	r1, r3
 8000698:	200b      	movs	r0, #11
 800069a:	f000 fa07 	bl	8000aac <WriteDataToTouchModule>

	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 800069e:	2040      	movs	r0, #64	@ 0x40
 80006a0:	f000 f9f6 	bl	8000a90 <ReadRegisterFromTouchModule>
 80006a4:	4603      	mov	r3, r0
 80006a6:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 80006a8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	da01      	bge.n	80006b4 <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80006b0:	2301      	movs	r3, #1
 80006b2:	71fb      	strb	r3, [r7, #7]
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 80006b4:	79fb      	ldrb	r3, [r7, #7]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d014      	beq.n	80006e4 <EXTI15_10_IRQHandler+0xa8>
	{
		printf("\nPressed");
 80006ba:	481e      	ldr	r0, [pc, #120]	@ (8000734 <EXTI15_10_IRQHandler+0xf8>)
 80006bc:	f007 fb6c 	bl	8007d98 <iprintf>
		// May need to do numerous retries?
		DetermineTouchPosition(&StaticTouchData);
 80006c0:	481d      	ldr	r0, [pc, #116]	@ (8000738 <EXTI15_10_IRQHandler+0xfc>)
 80006c2:	f000 f9da 	bl	8000a7a <DetermineTouchPosition>
		/* Touch valid */
		shift_Left(StaticTouchData.x);
 80006c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <EXTI15_10_IRQHandler+0xfc>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fd0a 	bl	80010e4 <shift_Left>
		printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 80006d0:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <EXTI15_10_IRQHandler+0xfc>)
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	4b18      	ldr	r3, [pc, #96]	@ (8000738 <EXTI15_10_IRQHandler+0xfc>)
 80006d8:	885b      	ldrh	r3, [r3, #2]
 80006da:	461a      	mov	r2, r3
 80006dc:	4817      	ldr	r0, [pc, #92]	@ (800073c <EXTI15_10_IRQHandler+0x100>)
 80006de:	f007 fb5b 	bl	8007d98 <iprintf>
 80006e2:	e002      	b.n	80006ea <EXTI15_10_IRQHandler+0xae>
		//LCD_Clear(0, LCD_COLOR_RED);

	}else{

		/* Touch not pressed */
		printf("\nNot pressed \n");
 80006e4:	4816      	ldr	r0, [pc, #88]	@ (8000740 <EXTI15_10_IRQHandler+0x104>)
 80006e6:	f007 fbc7 	bl	8007e78 <puts>
		//LCD_Clear(0, LCD_COLOR_GREEN);
	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006ea:	2101      	movs	r1, #1
 80006ec:	204b      	movs	r0, #75	@ 0x4b
 80006ee:	f002 fe21 	bl	8003334 <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 80006f2:	2100      	movs	r1, #0
 80006f4:	204b      	movs	r0, #75	@ 0x4b
 80006f6:	f002 fe1d 	bl	8003334 <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 80006fa:	79bb      	ldrb	r3, [r7, #6]
 80006fc:	4619      	mov	r1, r3
 80006fe:	200a      	movs	r0, #10
 8000700:	f000 f9d4 	bl	8000aac <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000704:	2103      	movs	r1, #3
 8000706:	480f      	ldr	r0, [pc, #60]	@ (8000744 <EXTI15_10_IRQHandler+0x108>)
 8000708:	f003 fb0c 	bl	8003d24 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800070c:	2028      	movs	r0, #40	@ 0x28
 800070e:	f003 fafa 	bl	8003d06 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000712:	2028      	movs	r0, #40	@ 0x28
 8000714:	f003 facf 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000718:	797b      	ldrb	r3, [r7, #5]
 800071a:	4619      	mov	r1, r3
 800071c:	200b      	movs	r0, #11
 800071e:	f000 f9c5 	bl	8000aac <WriteDataToTouchModule>

}
 8000722:	bf00      	nop
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	200000a4 	.word	0x200000a4
 8000730:	200000a0 	.word	0x200000a0
 8000734:	08008bd8 	.word	0x08008bd8
 8000738:	20000090 	.word	0x20000090
 800073c:	08008be4 	.word	0x08008be4
 8000740:	08008bf8 	.word	0x08008bf8
 8000744:	20000098 	.word	0x20000098

08000748 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08c      	sub	sp, #48	@ 0x30
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	4b5a      	ldr	r3, [pc, #360]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000756:	4a59      	ldr	r2, [pc, #356]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000758:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800075c:	6453      	str	r3, [r2, #68]	@ 0x44
 800075e:	4b57      	ldr	r3, [pc, #348]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000762:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000766:	61bb      	str	r3, [r7, #24]
 8000768:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	4b53      	ldr	r3, [pc, #332]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a52      	ldr	r2, [pc, #328]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b50      	ldr	r3, [pc, #320]	@ (80008bc <LCD_GPIO_Init+0x174>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	4b4c      	ldr	r3, [pc, #304]	@ (80008bc <LCD_GPIO_Init+0x174>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a4b      	ldr	r2, [pc, #300]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000790:	f043 0302 	orr.w	r3, r3, #2
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b49      	ldr	r3, [pc, #292]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0302 	and.w	r3, r3, #2
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b45      	ldr	r3, [pc, #276]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a44      	ldr	r2, [pc, #272]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b42      	ldr	r3, [pc, #264]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b3e      	ldr	r3, [pc, #248]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a3d      	ldr	r2, [pc, #244]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b3b      	ldr	r3, [pc, #236]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b37      	ldr	r3, [pc, #220]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a36      	ldr	r2, [pc, #216]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007e4:	f043 0320 	orr.w	r3, r3, #32
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b34      	ldr	r3, [pc, #208]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0320 	and.w	r3, r3, #32
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b30      	ldr	r3, [pc, #192]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a2f      	ldr	r2, [pc, #188]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b2d      	ldr	r3, [pc, #180]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000812:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000816:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000818:	2302      	movs	r3, #2
 800081a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000820:	2302      	movs	r3, #2
 8000822:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000824:	230e      	movs	r3, #14
 8000826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000828:	f107 031c 	add.w	r3, r7, #28
 800082c:	4619      	mov	r1, r3
 800082e:	4824      	ldr	r0, [pc, #144]	@ (80008c0 <LCD_GPIO_Init+0x178>)
 8000830:	f003 fa90 	bl	8003d54 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000834:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000838:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	4619      	mov	r1, r3
 8000840:	4820      	ldr	r0, [pc, #128]	@ (80008c4 <LCD_GPIO_Init+0x17c>)
 8000842:	f003 fa87 	bl	8003d54 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000846:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800084a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	481d      	ldr	r0, [pc, #116]	@ (80008c8 <LCD_GPIO_Init+0x180>)
 8000854:	f003 fa7e 	bl	8003d54 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000858:	2348      	movs	r3, #72	@ 0x48
 800085a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	481a      	ldr	r0, [pc, #104]	@ (80008cc <LCD_GPIO_Init+0x184>)
 8000864:	f003 fa76 	bl	8003d54 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	4816      	ldr	r0, [pc, #88]	@ (80008d0 <LCD_GPIO_Init+0x188>)
 8000876:	f003 fa6d 	bl	8003d54 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800087a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800087e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4813      	ldr	r0, [pc, #76]	@ (80008d4 <LCD_GPIO_Init+0x18c>)
 8000888:	f003 fa64 	bl	8003d54 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800088c:	2303      	movs	r3, #3
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000890:	2309      	movs	r3, #9
 8000892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	480a      	ldr	r0, [pc, #40]	@ (80008c4 <LCD_GPIO_Init+0x17c>)
 800089c:	f003 fa5a 	bl	8003d54 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80008a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	4809      	ldr	r0, [pc, #36]	@ (80008d4 <LCD_GPIO_Init+0x18c>)
 80008ae:	f003 fa51 	bl	8003d54 <HAL_GPIO_Init>
}
 80008b2:	bf00      	nop
 80008b4:	3730      	adds	r7, #48	@ 0x30
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020000 	.word	0x40020000
 80008c4:	40020400 	.word	0x40020400
 80008c8:	40020800 	.word	0x40020800
 80008cc:	40020c00 	.word	0x40020c00
 80008d0:	40021400 	.word	0x40021400
 80008d4:	40021800 	.word	0x40021800

080008d8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b090      	sub	sp, #64	@ 0x40
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80008e6:	23f0      	movs	r3, #240	@ 0xf0
 80008e8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80008ee:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008f2:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80008f4:	2302      	movs	r3, #2
 80008f6:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80008f8:	23ff      	movs	r3, #255	@ 0xff
 80008fa:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000906:	2305      	movs	r3, #5
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <LTCD_Layer_Init+0x78>)
 8000912:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000914:	23f0      	movs	r3, #240	@ 0xf0
 8000916:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000918:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800091c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000930:	79fa      	ldrb	r2, [r7, #7]
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	4619      	mov	r1, r3
 8000938:	4806      	ldr	r0, [pc, #24]	@ (8000954 <LTCD_Layer_Init+0x7c>)
 800093a:	f004 fe7d 	bl	8005638 <HAL_LTDC_ConfigLayer>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000944:	f000 f888 	bl	8000a58 <LCD_Error_Handler>
	}
}
 8000948:	bf00      	nop
 800094a:	3740      	adds	r7, #64	@ 0x40
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000180 	.word	0x20000180
 8000954:	200000a8 	.word	0x200000a8

08000958 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800095c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a08 <LTCD__Init+0xb0>)
 800095e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a0c <LTCD__Init+0xb4>)
 8000960:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000962:	4b29      	ldr	r3, [pc, #164]	@ (8000a08 <LTCD__Init+0xb0>)
 8000964:	2209      	movs	r2, #9
 8000966:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000968:	4b27      	ldr	r3, [pc, #156]	@ (8000a08 <LTCD__Init+0xb0>)
 800096a:	2201      	movs	r2, #1
 800096c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800096e:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <LTCD__Init+0xb0>)
 8000970:	221d      	movs	r2, #29
 8000972:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <LTCD__Init+0xb0>)
 8000976:	2203      	movs	r2, #3
 8000978:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <LTCD__Init+0xb0>)
 800097c:	f240 120d 	movw	r2, #269	@ 0x10d
 8000980:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000982:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <LTCD__Init+0xb0>)
 8000984:	f240 1243 	movw	r2, #323	@ 0x143
 8000988:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800098a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <LTCD__Init+0xb0>)
 800098c:	f240 1217 	movw	r2, #279	@ 0x117
 8000990:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000992:	4b1d      	ldr	r3, [pc, #116]	@ (8000a08 <LTCD__Init+0xb0>)
 8000994:	f240 1247 	movw	r2, #327	@ 0x147
 8000998:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 800099a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a08 <LTCD__Init+0xb0>)
 800099c:	2200      	movs	r2, #0
 800099e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80009a2:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <LTCD__Init+0xb0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80009aa:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <LTCD__Init+0xb0>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80009b2:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <LTCD__Init+0xb8>)
 80009b4:	2208      	movs	r2, #8
 80009b6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80009b8:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <LTCD__Init+0xb8>)
 80009ba:	22c0      	movs	r2, #192	@ 0xc0
 80009bc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80009be:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <LTCD__Init+0xb8>)
 80009c0:	2204      	movs	r2, #4
 80009c2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <LTCD__Init+0xb8>)
 80009c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80009ca:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80009cc:	4810      	ldr	r0, [pc, #64]	@ (8000a10 <LTCD__Init+0xb8>)
 80009ce:	f005 fc8d 	bl	80062ec <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a08 <LTCD__Init+0xb0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a08 <LTCD__Init+0xb0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009de:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <LTCD__Init+0xb0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <LTCD__Init+0xb0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80009ea:	f7ff fead 	bl	8000748 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80009ee:	4806      	ldr	r0, [pc, #24]	@ (8000a08 <LTCD__Init+0xb0>)
 80009f0:	f004 fd52 	bl	8005498 <HAL_LTDC_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80009fa:	f000 f82d 	bl	8000a58 <LCD_Error_Handler>
	 }

	ili9341_Init();
 80009fe:	f001 f98d 	bl	8001d1c <ili9341_Init>
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200000a8 	.word	0x200000a8
 8000a0c:	40016800 	.word	0x40016800
 8000a10:	20000150 	.word	0x20000150

08000a14 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	460a      	mov	r2, r1
 8000a1e:	71fb      	strb	r3, [r7, #7]
 8000a20:	4613      	mov	r3, r2
 8000a22:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d10e      	bne.n	8000a48 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	e007      	b.n	8000a40 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000a30:	4908      	ldr	r1, [pc, #32]	@ (8000a54 <LCD_Clear+0x40>)
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	88ba      	ldrh	r2, [r7, #4]
 8000a36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000a46:	d3f3      	bcc.n	8000a30 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000a48:	bf00      	nop
 8000a4a:	3714      	adds	r7, #20
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	20000180 	.word	0x20000180

08000a58 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <LCD_Error_Handler+0x8>

08000a64 <InitializeLCDTouch>:
// Touch Functionality   //



void InitializeLCDTouch(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000a68:	f002 fb8c 	bl	8003184 <STMPE811_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d001      	beq.n	8000a76 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000a72:	bf00      	nop
 8000a74:	e7fd      	b.n	8000a72 <InitializeLCDTouch+0xe>
  }
}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f002 fc68 	bl	8003358 <STMPE811_DetermineTouchPosition>
}
 8000a88:	bf00      	nop
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f002 fc38 	bl	8003312 <STMPE811_Read>
 8000aa2:	4603      	mov	r3, r0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	460a      	mov	r2, r1
 8000ab6:	71fb      	strb	r3, [r7, #7]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000abc:	79ba      	ldrb	r2, [r7, #6]
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f002 fc36 	bl	8003334 <STMPE811_Write>
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <START_SCREEN>:
 */
#include "Matrixdef.h"

#define MATRIX_LCD 0

void START_SCREEN(void){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b0ca      	sub	sp, #296	@ 0x128
 8000ad4:	af00      	add	r7, sp, #0
#if MATRIX_LCD == 1

#else
	int rows = 13, cols = 10;  // Width set to 10
 8000ad6:	230d      	movs	r3, #13
 8000ad8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000adc:	230a      	movs	r3, #10
 8000ade:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	    char matrix_enc[13][10];

	    // Initialize the matrix with spaces
	    for (int i = 0; i < rows; i++) {
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000ae8:	e022      	b.n	8000b30 <START_SCREEN+0x60>
	        for (int j = 0; j < cols; j++) {
 8000aea:	2300      	movs	r3, #0
 8000aec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000af0:	e013      	b.n	8000b1a <START_SCREEN+0x4a>
	            matrix_enc[i][j] = ' ';
 8000af2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000af6:	4613      	mov	r3, r2
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	4413      	add	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000b02:	19da      	adds	r2, r3, r7
 8000b04:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000b08:	4413      	add	r3, r2
 8000b0a:	3ba4      	subs	r3, #164	@ 0xa4
 8000b0c:	2220      	movs	r2, #32
 8000b0e:	701a      	strb	r2, [r3, #0]
	        for (int j = 0; j < cols; j++) {
 8000b10:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000b14:	3301      	adds	r3, #1
 8000b16:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000b1a:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000b1e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000b22:	429a      	cmp	r2, r3
 8000b24:	dbe5      	blt.n	8000af2 <START_SCREEN+0x22>
	    for (int i = 0; i < rows; i++) {
 8000b26:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000b30:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	dbd6      	blt.n	8000aea <START_SCREEN+0x1a>
	        }
	    }

	    // Add text to the matrix (manually adjusting for 10 columns)
	    const char lines[13][10] = {
 8000b3c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000b40:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000b44:	4a3d      	ldr	r2, [pc, #244]	@ (8000c3c <START_SCREEN+0x16c>)
 8000b46:	4618      	mov	r0, r3
 8000b48:	4611      	mov	r1, r2
 8000b4a:	2382      	movs	r3, #130	@ 0x82
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	f007 f9d0 	bl	8007ef2 <memcpy>
	        "   START  ",
	        "          "
	    };

	    // Copy the text into the matrix
	    for (int i = 0; i < rows; i++) {
 8000b52:	2300      	movs	r3, #0
 8000b54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000b58:	e031      	b.n	8000bbe <START_SCREEN+0xee>
	        for (int j = 0; j < cols; j++) {
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000b60:	e022      	b.n	8000ba8 <START_SCREEN+0xd8>
	            matrix_enc[i][j] = lines[i][j];
 8000b62:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000b66:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 8000b6a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000b6e:	4613      	mov	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	4413      	add	r3, r2
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	18ca      	adds	r2, r1, r3
 8000b78:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000b7c:	4413      	add	r3, r2
 8000b7e:	7819      	ldrb	r1, [r3, #0]
 8000b80:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000b90:	19da      	adds	r2, r3, r7
 8000b92:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000b96:	4413      	add	r3, r2
 8000b98:	3ba4      	subs	r3, #164	@ 0xa4
 8000b9a:	460a      	mov	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
	        for (int j = 0; j < cols; j++) {
 8000b9e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000ba8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000bac:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	dbd6      	blt.n	8000b62 <START_SCREEN+0x92>
	    for (int i = 0; i < rows; i++) {
 8000bb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000bb8:	3301      	adds	r3, #1
 8000bba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000bbe:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000bc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	dbc7      	blt.n	8000b5a <START_SCREEN+0x8a>
	        }
	    }

	    // Print the matrix
	    for (int i = 0; i < rows; i++) {
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000bd0:	e027      	b.n	8000c22 <START_SCREEN+0x152>
	        for (int j = 0; j < cols; j++) {
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000bd8:	e015      	b.n	8000c06 <START_SCREEN+0x136>
	            printf("%c", matrix_enc[i][j]);
 8000bda:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000bde:	4613      	mov	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	4413      	add	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000bea:	19da      	adds	r2, r3, r7
 8000bec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000bf0:	4413      	add	r3, r2
 8000bf2:	3ba4      	subs	r3, #164	@ 0xa4
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f007 f8e0 	bl	8007dbc <putchar>
	        for (int j = 0; j < cols; j++) {
 8000bfc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000c00:	3301      	adds	r3, #1
 8000c02:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000c06:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000c0a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	dbe3      	blt.n	8000bda <START_SCREEN+0x10a>
	        }
	        printf("\n");
 8000c12:	200a      	movs	r0, #10
 8000c14:	f007 f8d2 	bl	8007dbc <putchar>
	    for (int i = 0; i < rows; i++) {
 8000c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000c22:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000c26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	dbd1      	blt.n	8000bd2 <START_SCREEN+0x102>
	    }
#endif
}
 8000c2e:	bf00      	nop
 8000c30:	bf00      	nop
 8000c32:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	08008c08 	.word	0x08008c08

08000c40 <GAME_OVER>:

void GAME_OVER(uint32_t total_time) { // code for displaying game over
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b0cc      	sub	sp, #304	@ 0x130
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c4e:	6018      	str	r0, [r3, #0]

#else
	char matrix_enc[ROWS][COLS];

		// Initialize the matrix with spaces
		for (int i = 0; i < ROWS; i++) {
 8000c50:	2300      	movs	r3, #0
 8000c52:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000c56:	e020      	b.n	8000c9a <GAME_OVER+0x5a>
			for (int j = 0; j < COLS; j++) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000c5e:	e013      	b.n	8000c88 <GAME_OVER+0x48>
				matrix_enc[i][j] = ' ';
 8000c60:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8000c70:	19da      	adds	r2, r3, r7
 8000c72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000c76:	4413      	add	r3, r2
 8000c78:	3ba4      	subs	r3, #164	@ 0xa4
 8000c7a:	2220      	movs	r2, #32
 8000c7c:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < COLS; j++) {
 8000c7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000c82:	3301      	adds	r3, #1
 8000c84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000c88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000c8c:	2b09      	cmp	r3, #9
 8000c8e:	dde7      	ble.n	8000c60 <GAME_OVER+0x20>
		for (int i = 0; i < ROWS; i++) {
 8000c90:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000c94:	3301      	adds	r3, #1
 8000c96:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000c9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000c9e:	2b0c      	cmp	r3, #12
 8000ca0:	ddda      	ble.n	8000c58 <GAME_OVER+0x18>
			}
		}

		// Add text to the matrix (manually adjusting for 10 columns)
		const char lines[ROWS][COLS] = {
 8000ca2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ca6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000caa:	4a63      	ldr	r2, [pc, #396]	@ (8000e38 <GAME_OVER+0x1f8>)
 8000cac:	4618      	mov	r0, r3
 8000cae:	4611      	mov	r1, r2
 8000cb0:	2382      	movs	r3, #130	@ 0x82
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	f007 f91d 	bl	8007ef2 <memcpy>
			"          ",
			"          "
		};

		// update Matrix
		for (int i = 0; i < ROWS; i++) {
 8000cb8:	2300      	movs	r3, #0
 8000cba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000cbe:	e02f      	b.n	8000d20 <GAME_OVER+0xe0>
			for (int j = 0; j < COLS; j++) {
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000cc6:	e022      	b.n	8000d0e <GAME_OVER+0xce>
				matrix_enc[i][j] = lines[i][j];
 8000cc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ccc:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 8000cd0:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	18ca      	adds	r2, r1, r3
 8000cde:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000ce2:	4413      	add	r3, r2
 8000ce4:	7819      	ldrb	r1, [r3, #0]
 8000ce6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000cea:	4613      	mov	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	4413      	add	r3, r2
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8000cf6:	19da      	adds	r2, r3, r7
 8000cf8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cfc:	4413      	add	r3, r2
 8000cfe:	3ba4      	subs	r3, #164	@ 0xa4
 8000d00:	460a      	mov	r2, r1
 8000d02:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < COLS; j++) {
 8000d04:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d08:	3301      	adds	r3, #1
 8000d0a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000d0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d12:	2b09      	cmp	r3, #9
 8000d14:	ddd8      	ble.n	8000cc8 <GAME_OVER+0x88>
		for (int i = 0; i < ROWS; i++) {
 8000d16:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000d20:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d24:	2b0c      	cmp	r3, #12
 8000d26:	ddcb      	ble.n	8000cc0 <GAME_OVER+0x80>
			}
		}

		// Format the total time (in minutes and seconds)
		uint32_t minutes = total_time / 60;
 8000d28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a42      	ldr	r2, [pc, #264]	@ (8000e3c <GAME_OVER+0x1fc>)
 8000d34:	fba2 2303 	umull	r2, r3, r2, r3
 8000d38:	095b      	lsrs	r3, r3, #5
 8000d3a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
		uint32_t seconds = total_time % 60;
 8000d3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4b3c      	ldr	r3, [pc, #240]	@ (8000e3c <GAME_OVER+0x1fc>)
 8000d4a:	fba3 1302 	umull	r1, r3, r3, r2
 8000d4e:	0959      	lsrs	r1, r3, #5
 8000d50:	460b      	mov	r3, r1
 8000d52:	011b      	lsls	r3, r3, #4
 8000d54:	1a5b      	subs	r3, r3, r1
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

		// display time
		matrix_enc[9][3] = (minutes / 10) + '0';  // Ten minutes
 8000d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d62:	4a37      	ldr	r2, [pc, #220]	@ (8000e40 <GAME_OVER+0x200>)
 8000d64:	fba2 2303 	umull	r2, r3, r2, r3
 8000d68:	08db      	lsrs	r3, r3, #3
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	3330      	adds	r3, #48	@ 0x30
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	f887 30e9 	strb.w	r3, [r7, #233]	@ 0xe9
		matrix_enc[9][4] = (minutes % 10) + '0';  // minutes
 8000d74:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000d78:	4b31      	ldr	r3, [pc, #196]	@ (8000e40 <GAME_OVER+0x200>)
 8000d7a:	fba3 2301 	umull	r2, r3, r3, r1
 8000d7e:	08da      	lsrs	r2, r3, #3
 8000d80:	4613      	mov	r3, r2
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	4413      	add	r3, r2
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	1aca      	subs	r2, r1, r3
 8000d8a:	b2d3      	uxtb	r3, r2
 8000d8c:	3330      	adds	r3, #48	@ 0x30
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	f887 30ea 	strb.w	r3, [r7, #234]	@ 0xea
		matrix_enc[9][5] = ':';
 8000d94:	233a      	movs	r3, #58	@ 0x3a
 8000d96:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
		matrix_enc[9][6] = (seconds / 10) + '0';  //tens
 8000d9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000d9e:	4a28      	ldr	r2, [pc, #160]	@ (8000e40 <GAME_OVER+0x200>)
 8000da0:	fba2 2303 	umull	r2, r3, r2, r3
 8000da4:	08db      	lsrs	r3, r3, #3
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	3330      	adds	r3, #48	@ 0x30
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	f887 30ec 	strb.w	r3, [r7, #236]	@ 0xec
		matrix_enc[9][7] = (seconds % 10) + '0';  //single seconds
 8000db0:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8000db4:	4b22      	ldr	r3, [pc, #136]	@ (8000e40 <GAME_OVER+0x200>)
 8000db6:	fba3 2301 	umull	r2, r3, r3, r1
 8000dba:	08da      	lsrs	r2, r3, #3
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	1aca      	subs	r2, r1, r3
 8000dc6:	b2d3      	uxtb	r3, r2
 8000dc8:	3330      	adds	r3, #48	@ 0x30
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed

		for (int i = 0; i < ROWS; i++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000dd6:	e025      	b.n	8000e24 <GAME_OVER+0x1e4>
			for (int j = 0; j < COLS; j++) {
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000dde:	e015      	b.n	8000e0c <GAME_OVER+0x1cc>
				printf("%c", matrix_enc[i][j]);
 8000de0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000de4:	4613      	mov	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8000df0:	19da      	adds	r2, r3, r7
 8000df2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000df6:	4413      	add	r3, r2
 8000df8:	3ba4      	subs	r3, #164	@ 0xa4
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f006 ffdd 	bl	8007dbc <putchar>
			for (int j = 0; j < COLS; j++) {
 8000e02:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000e06:	3301      	adds	r3, #1
 8000e08:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000e0c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000e10:	2b09      	cmp	r3, #9
 8000e12:	dde5      	ble.n	8000de0 <GAME_OVER+0x1a0>
			}
			printf("\n");
 8000e14:	200a      	movs	r0, #10
 8000e16:	f006 ffd1 	bl	8007dbc <putchar>
		for (int i = 0; i < ROWS; i++) {
 8000e1a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000e1e:	3301      	adds	r3, #1
 8000e20:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000e24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000e28:	2b0c      	cmp	r3, #12
 8000e2a:	ddd5      	ble.n	8000dd8 <GAME_OVER+0x198>
		}
#endif
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	08008c8c 	.word	0x08008c8c
 8000e3c:	88888889 	.word	0x88888889
 8000e40:	cccccccd 	.word	0xcccccccd

08000e44 <RND_NUM>:

void RND_NUM(void) { // issue here
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
	uint32_t RND;
	RNG_HandleTypeDef hrng;
	hrng.Instance = RNG;
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <RND_NUM+0x5c>)
 8000e4c:	607b      	str	r3, [r7, #4]

	if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	4618      	mov	r0, r3
 8000e52:	f005 fc0b 	bl	800666c <HAL_RNG_Init>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <RND_NUM+0x1c>
	{
		while(1);
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <RND_NUM+0x18>
	}
	  /* USER CODE BEGIN RNG_Init 2 */
    if (HAL_RNG_GenerateRandomNumber(&hrng, &RND) != HAL_OK) {
 8000e60:	f107 0214 	add.w	r2, r7, #20
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f005 fc29 	bl	80066c0 <HAL_RNG_GenerateRandomNumber>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <RND_NUM+0x34>
    	// Handle the error (e.g., infinite loop or error logging)
	    while (1);
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <RND_NUM+0x30>
	}
	   RND = RND % 7;  // Constrain the result to 0-6
 8000e78:	6979      	ldr	r1, [r7, #20]
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <RND_NUM+0x60>)
 8000e7c:	fba3 2301 	umull	r2, r3, r3, r1
 8000e80:	1aca      	subs	r2, r1, r3
 8000e82:	0852      	lsrs	r2, r2, #1
 8000e84:	4413      	add	r3, r2
 8000e86:	089a      	lsrs	r2, r3, #2
 8000e88:	4613      	mov	r3, r2
 8000e8a:	00db      	lsls	r3, r3, #3
 8000e8c:	1a9b      	subs	r3, r3, r2
 8000e8e:	1aca      	subs	r2, r1, r3
 8000e90:	617a      	str	r2, [r7, #20]
	   randomNumber = RND;
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	4a04      	ldr	r2, [pc, #16]	@ (8000ea8 <RND_NUM+0x64>)
 8000e96:	6013      	str	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	3718      	adds	r7, #24
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	50060800 	.word	0x50060800
 8000ea4:	24924925 	.word	0x24924925
 8000ea8:	20025a10 	.word	0x20025a10

08000eac <check_State>:

uint8_t check_State(void) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	if(     (object.originbit.x <= 0) || (object.originbit.x >= 9) ||
 8000eb0:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa4 <check_State+0xf8>)
 8000eb2:	789b      	ldrb	r3, [r3, #2]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d01b      	beq.n	8000ef0 <check_State+0x44>
 8000eb8:	4b3a      	ldr	r3, [pc, #232]	@ (8000fa4 <check_State+0xf8>)
 8000eba:	789b      	ldrb	r3, [r3, #2]
 8000ebc:	2b08      	cmp	r3, #8
 8000ebe:	d817      	bhi.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_0.x <= 0) || (object.suboriginbit_0.x >= 9) ||
 8000ec0:	4b38      	ldr	r3, [pc, #224]	@ (8000fa4 <check_State+0xf8>)
 8000ec2:	791b      	ldrb	r3, [r3, #4]
	if(     (object.originbit.x <= 0) || (object.originbit.x >= 9) ||
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d013      	beq.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_0.x <= 0) || (object.suboriginbit_0.x >= 9) ||
 8000ec8:	4b36      	ldr	r3, [pc, #216]	@ (8000fa4 <check_State+0xf8>)
 8000eca:	791b      	ldrb	r3, [r3, #4]
 8000ecc:	2b08      	cmp	r3, #8
 8000ece:	d80f      	bhi.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_1.x <= 0) || (object.suboriginbit_1.x >= 9) ||
 8000ed0:	4b34      	ldr	r3, [pc, #208]	@ (8000fa4 <check_State+0xf8>)
 8000ed2:	799b      	ldrb	r3, [r3, #6]
	   (object.suboriginbit_0.x <= 0) || (object.suboriginbit_0.x >= 9) ||
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d00b      	beq.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_1.x <= 0) || (object.suboriginbit_1.x >= 9) ||
 8000ed8:	4b32      	ldr	r3, [pc, #200]	@ (8000fa4 <check_State+0xf8>)
 8000eda:	799b      	ldrb	r3, [r3, #6]
 8000edc:	2b08      	cmp	r3, #8
 8000ede:	d807      	bhi.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_2.x <= 0) || (object.suboriginbit_2.x >= 9) )
 8000ee0:	4b30      	ldr	r3, [pc, #192]	@ (8000fa4 <check_State+0xf8>)
 8000ee2:	7a1b      	ldrb	r3, [r3, #8]
	   (object.suboriginbit_1.x <= 0) || (object.suboriginbit_1.x >= 9) ||
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d003      	beq.n	8000ef0 <check_State+0x44>
	   (object.suboriginbit_2.x <= 0) || (object.suboriginbit_2.x >= 9) )
 8000ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa4 <check_State+0xf8>)
 8000eea:	7a1b      	ldrb	r3, [r3, #8]
 8000eec:	2b08      	cmp	r3, #8
 8000eee:	d901      	bls.n	8000ef4 <check_State+0x48>
	{
		return 0; // This means object has gone outside of the bounds
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e054      	b.n	8000f9e <check_State+0xf2>
	} else if( (object.originbit.y <= 0)      || (object.suboriginbit_0.y <= 0) ||
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <check_State+0xf8>)
 8000ef6:	78db      	ldrb	r3, [r3, #3]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d04b      	beq.n	8000f94 <check_State+0xe8>
 8000efc:	4b29      	ldr	r3, [pc, #164]	@ (8000fa4 <check_State+0xf8>)
 8000efe:	795b      	ldrb	r3, [r3, #5]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d047      	beq.n	8000f94 <check_State+0xe8>
			   (object.suboriginbit_1.y <= 0) || (object.suboriginbit_2.y <= 0) ||
 8000f04:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <check_State+0xf8>)
 8000f06:	79db      	ldrb	r3, [r3, #7]
	} else if( (object.originbit.y <= 0)      || (object.suboriginbit_0.y <= 0) ||
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d043      	beq.n	8000f94 <check_State+0xe8>
			   (object.suboriginbit_1.y <= 0) || (object.suboriginbit_2.y <= 0) ||
 8000f0c:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <check_State+0xf8>)
 8000f0e:	7a5b      	ldrb	r3, [r3, #9]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d03f      	beq.n	8000f94 <check_State+0xe8>
			   (dummyTable[object.originbit.y - 1][object.originbit.x] == 1) ||
 8000f14:	4b23      	ldr	r3, [pc, #140]	@ (8000fa4 <check_State+0xf8>)
 8000f16:	78db      	ldrb	r3, [r3, #3]
 8000f18:	1e5a      	subs	r2, r3, #1
 8000f1a:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <check_State+0xf8>)
 8000f1c:	789b      	ldrb	r3, [r3, #2]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	4921      	ldr	r1, [pc, #132]	@ (8000fa8 <check_State+0xfc>)
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	440b      	add	r3, r1
 8000f2c:	4403      	add	r3, r0
 8000f2e:	781b      	ldrb	r3, [r3, #0]
			   (object.suboriginbit_1.y <= 0) || (object.suboriginbit_2.y <= 0) ||
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d02f      	beq.n	8000f94 <check_State+0xe8>
			   (dummyTable[object.suboriginbit_0.y - 1][object.suboriginbit_0.x] == 1) ||
 8000f34:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <check_State+0xf8>)
 8000f36:	795b      	ldrb	r3, [r3, #5]
 8000f38:	1e5a      	subs	r2, r3, #1
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <check_State+0xf8>)
 8000f3c:	791b      	ldrb	r3, [r3, #4]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	4919      	ldr	r1, [pc, #100]	@ (8000fa8 <check_State+0xfc>)
 8000f42:	4613      	mov	r3, r2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4413      	add	r3, r2
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	440b      	add	r3, r1
 8000f4c:	4403      	add	r3, r0
 8000f4e:	781b      	ldrb	r3, [r3, #0]
			   (dummyTable[object.originbit.y - 1][object.originbit.x] == 1) ||
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d01f      	beq.n	8000f94 <check_State+0xe8>
			   (dummyTable[object.suboriginbit_1.y - 1][object.suboriginbit_1.x] == 1) ||
 8000f54:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <check_State+0xf8>)
 8000f56:	79db      	ldrb	r3, [r3, #7]
 8000f58:	1e5a      	subs	r2, r3, #1
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <check_State+0xf8>)
 8000f5c:	799b      	ldrb	r3, [r3, #6]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	4911      	ldr	r1, [pc, #68]	@ (8000fa8 <check_State+0xfc>)
 8000f62:	4613      	mov	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	4413      	add	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	440b      	add	r3, r1
 8000f6c:	4403      	add	r3, r0
 8000f6e:	781b      	ldrb	r3, [r3, #0]
			   (dummyTable[object.suboriginbit_0.y - 1][object.suboriginbit_0.x] == 1) ||
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d00f      	beq.n	8000f94 <check_State+0xe8>
			   (dummyTable[object.suboriginbit_2.y - 1][object.suboriginbit_2.x] == 1))
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <check_State+0xf8>)
 8000f76:	7a5b      	ldrb	r3, [r3, #9]
 8000f78:	1e5a      	subs	r2, r3, #1
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <check_State+0xf8>)
 8000f7c:	7a1b      	ldrb	r3, [r3, #8]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	4909      	ldr	r1, [pc, #36]	@ (8000fa8 <check_State+0xfc>)
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	440b      	add	r3, r1
 8000f8c:	4403      	add	r3, r0
 8000f8e:	781b      	ldrb	r3, [r3, #0]
			   (dummyTable[object.suboriginbit_1.y - 1][object.suboriginbit_1.x] == 1) ||
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d103      	bne.n	8000f9c <check_State+0xf0>
	{
		// Place the object in the matrix, generate new object
		object_Select();
 8000f94:	f000 f80a 	bl	8000fac <object_Select>
		return 1; // This means object has hit the bottom
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <check_State+0xf2>
	} else {
		return 2; // In case we want to see nothing can be done
 8000f9c:	2302      	movs	r3, #2
	}
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20025980 	.word	0x20025980
 8000fa8:	2002598c 	.word	0x2002598c

08000fac <object_Select>:

void object_Select(void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b096      	sub	sp, #88	@ 0x58
 8000fb0:	af00      	add	r7, sp, #0

	RND_NUM();
 8000fb2:	f7ff ff47 	bl	8000e44 <RND_NUM>
	Matrix_clear();
 8000fb6:	f000 fd9d 	bl	8001af4 <Matrix_clear>
	switch(randomNumber) {
 8000fba:	4b41      	ldr	r3, [pc, #260]	@ (80010c0 <object_Select+0x114>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	d877      	bhi.n	80010b2 <object_Select+0x106>
 8000fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc8 <object_Select+0x1c>)
 8000fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc8:	08000fe5 	.word	0x08000fe5
 8000fcc:	08001003 	.word	0x08001003
 8000fd0:	08001021 	.word	0x08001021
 8000fd4:	0800103f 	.word	0x0800103f
 8000fd8:	0800105d 	.word	0x0800105d
 8000fdc:	0800107b 	.word	0x0800107b
 8000fe0:	08001099 	.word	0x08001099
		case(ORICKY):
			Object Oricky = {
 8000fe4:	4a37      	ldr	r2, [pc, #220]	@ (80010c4 <object_Select+0x118>)
 8000fe6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000fea:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fec:	c303      	stmia	r3!, {r0, r1}
 8000fee:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 },     // 1 [1] 1
				.suboriginbit_0 = {0, 0}, 
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Oricky;
 8000ff0:	4b35      	ldr	r3, [pc, #212]	@ (80010c8 <object_Select+0x11c>)
 8000ff2:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8000ff6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ff8:	c303      	stmia	r3!, {r0, r1}
 8000ffa:	801a      	strh	r2, [r3, #0]
		    transform_rotation();
 8000ffc:	f000 f8a6 	bl	800114c <transform_rotation>
			break;
 8001000:	e057      	b.n	80010b2 <object_Select+0x106>

		case(BRICKY):
			Object Bricky = {
 8001002:	4a32      	ldr	r2, [pc, #200]	@ (80010cc <object_Select+0x120>)
 8001004:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001008:	ca07      	ldmia	r2, {r0, r1, r2}
 800100a:	c303      	stmia	r3!, {r0, r1}
 800100c:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 },     // 1 [1] 1
				.suboriginbit_0 = {0, 0}, 
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Bricky;
 800100e:	4b2e      	ldr	r3, [pc, #184]	@ (80010c8 <object_Select+0x11c>)
 8001010:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001014:	ca07      	ldmia	r2, {r0, r1, r2}
 8001016:	c303      	stmia	r3!, {r0, r1}
 8001018:	801a      	strh	r2, [r3, #0]
			transform_rotation();
 800101a:	f000 f897 	bl	800114c <transform_rotation>
			break;
 800101e:	e048      	b.n	80010b2 <object_Select+0x106>

		case(CLEVELAND):
			Object Cleveland = {
 8001020:	4a2b      	ldr	r2, [pc, #172]	@ (80010d0 <object_Select+0x124>)
 8001022:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001026:	ca07      	ldmia	r2, {r0, r1, r2}
 8001028:	c303      	stmia	r3!, {r0, r1}
 800102a:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 }, 	  //    [1] 1
				.suboriginbit_0 = {0, 0},  
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Cleveland;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <object_Select+0x11c>)
 800102e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001032:	ca07      	ldmia	r2, {r0, r1, r2}
 8001034:	c303      	stmia	r3!, {r0, r1}
 8001036:	801a      	strh	r2, [r3, #0]
		    transform_rotation();
 8001038:	f000 f888 	bl	800114c <transform_rotation>
			break;
 800103c:	e039      	b.n	80010b2 <object_Select+0x106>

		case(RHODE):
			Object Rhode = {
 800103e:	4a25      	ldr	r2, [pc, #148]	@ (80010d4 <object_Select+0x128>)
 8001040:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001044:	ca07      	ldmia	r2, {r0, r1, r2}
 8001046:	c303      	stmia	r3!, {r0, r1}
 8001048:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 },     //     1 [1]
				.suboriginbit_0 = {0, 0},
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Rhode;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <object_Select+0x11c>)
 800104c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001050:	ca07      	ldmia	r2, {r0, r1, r2}
 8001052:	c303      	stmia	r3!, {r0, r1}
 8001054:	801a      	strh	r2, [r3, #0]
			transform_rotation();
 8001056:	f000 f879 	bl	800114c <transform_rotation>
			break;
 800105a:	e02a      	b.n	80010b2 <object_Select+0x106>

		case(HERO):
			Object Hero = {
 800105c:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <object_Select+0x12c>)
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	ca07      	ldmia	r2, {r0, r1, r2}
 8001064:	c303      	stmia	r3!, {r0, r1}
 8001066:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 }, 			 //  1 1 [1] 1
				.suboriginbit_0 = {0, 0}, 
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Hero;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <object_Select+0x11c>)
 800106a:	f107 021c 	add.w	r2, r7, #28
 800106e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001070:	c303      	stmia	r3!, {r0, r1}
 8001072:	801a      	strh	r2, [r3, #0]
			transform_rotation();
 8001074:	f000 f86a 	bl	800114c <transform_rotation>
			break;
 8001078:	e01b      	b.n	80010b2 <object_Select+0x106>

		case(TEEWEE):
			Object Teewee = {
 800107a:	4a18      	ldr	r2, [pc, #96]	@ (80010dc <object_Select+0x130>)
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	ca07      	ldmia	r2, {r0, r1, r2}
 8001082:	c303      	stmia	r3!, {r0, r1}
 8001084:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 }, 			 	// 1 [1] 1
				.suboriginbit_0 = {0, 0},
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Teewee;
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <object_Select+0x11c>)
 8001088:	f107 0210 	add.w	r2, r7, #16
 800108c:	ca07      	ldmia	r2, {r0, r1, r2}
 800108e:	c303      	stmia	r3!, {r0, r1}
 8001090:	801a      	strh	r2, [r3, #0]
			transform_rotation();
 8001092:	f000 f85b 	bl	800114c <transform_rotation>
			break;
 8001096:	e00c      	b.n	80010b2 <object_Select+0x106>

		case(SMASHBOY):
			Object Smashboy = {
 8001098:	4a11      	ldr	r2, [pc, #68]	@ (80010e0 <object_Select+0x134>)
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	ca07      	ldmia	r2, {r0, r1, r2}
 800109e:	c303      	stmia	r3!, {r0, r1}
 80010a0:	801a      	strh	r2, [r3, #0]
				.originbit = { .x = 5, .y = 12 }, 			 	//[1] 1
				.suboriginbit_0 = {0, 0},
				.suboriginbit_1 = {0, 0},
				.suboriginbit_2 = {0, 0}
			};
			object = Smashboy;
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <object_Select+0x11c>)
 80010a4:	1d3a      	adds	r2, r7, #4
 80010a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80010a8:	c303      	stmia	r3!, {r0, r1}
 80010aa:	801a      	strh	r2, [r3, #0]
			transform_rotation();
 80010ac:	f000 f84e 	bl	800114c <transform_rotation>
			break;
 80010b0:	bf00      	nop

	}
	Matrix_update();
 80010b2:	f000 fdb5 	bl	8001c20 <Matrix_update>
}
 80010b6:	bf00      	nop
 80010b8:	3758      	adds	r7, #88	@ 0x58
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20025a10 	.word	0x20025a10
 80010c4:	08008d10 	.word	0x08008d10
 80010c8:	20025980 	.word	0x20025980
 80010cc:	08008d1c 	.word	0x08008d1c
 80010d0:	08008d28 	.word	0x08008d28
 80010d4:	08008d34 	.word	0x08008d34
 80010d8:	08008d40 	.word	0x08008d40
 80010dc:	08008d4c 	.word	0x08008d4c
 80010e0:	08008d58 	.word	0x08008d58

080010e4 <shift_Left>:

void shift_Left(uint32_t X){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	X = X%240; // Get object into our grid
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <shift_Left+0x60>)
 80010f0:	fba3 1302 	umull	r1, r3, r3, r2
 80010f4:	09d9      	lsrs	r1, r3, #7
 80010f6:	460b      	mov	r3, r1
 80010f8:	011b      	lsls	r3, r3, #4
 80010fa:	1a5b      	subs	r3, r3, r1
 80010fc:	011b      	lsls	r3, r3, #4
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	607b      	str	r3, [r7, #4]
	Object temp = object;
 8001102:	4a11      	ldr	r2, [pc, #68]	@ (8001148 <shift_Left+0x64>)
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	ca07      	ldmia	r2, {r0, r1, r2}
 800110a:	c303      	stmia	r3!, {r0, r1}
 800110c:	801a      	strh	r2, [r3, #0]
	object.originbit.x -= 1;
	object.suboriginbit_0.x -= 1;
	object.suboriginbit_1.x -= 1;
	object.suboriginbit_2.x -= 1;
	*/
	object.originbit.x = X;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <shift_Left+0x64>)
 8001114:	709a      	strb	r2, [r3, #2]
	object.Rotation -= 1;
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <shift_Left+0x64>)
 8001118:	785b      	ldrb	r3, [r3, #1]
 800111a:	3b01      	subs	r3, #1
 800111c:	b2da      	uxtb	r2, r3
 800111e:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <shift_Left+0x64>)
 8001120:	705a      	strb	r2, [r3, #1]
	transform_rotation();
 8001122:	f000 f813 	bl	800114c <transform_rotation>
	if(check_State()) {
 8001126:	f7ff fec1 	bl	8000eac <check_State>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <shift_Left+0x58>
		object = temp;
 8001130:	4b05      	ldr	r3, [pc, #20]	@ (8001148 <shift_Left+0x64>)
 8001132:	f107 020c 	add.w	r2, r7, #12
 8001136:	ca07      	ldmia	r2, {r0, r1, r2}
 8001138:	c303      	stmia	r3!, {r0, r1}
 800113a:	801a      	strh	r2, [r3, #0]
	}
}
 800113c:	bf00      	nop
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	88888889 	.word	0x88888889
 8001148:	20025980 	.word	0x20025980

0800114c <transform_rotation>:
	if(check_State()) {
		object = temp;
	}
}

void transform_rotation(){
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
	Matrix_clear();
 8001152:	f000 fccf 	bl	8001af4 <Matrix_clear>
	Object temp = object;
 8001156:	4a91      	ldr	r2, [pc, #580]	@ (800139c <transform_rotation+0x250>)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	ca07      	ldmia	r2, {r0, r1, r2}
 800115c:	c303      	stmia	r3!, {r0, r1}
 800115e:	801a      	strh	r2, [r3, #0]
	object.Rotation += 1;
 8001160:	4b8e      	ldr	r3, [pc, #568]	@ (800139c <transform_rotation+0x250>)
 8001162:	785b      	ldrb	r3, [r3, #1]
 8001164:	3301      	adds	r3, #1
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b8c      	ldr	r3, [pc, #560]	@ (800139c <transform_rotation+0x250>)
 800116a:	705a      	strb	r2, [r3, #1]
	if((object.Rotation > 3) || (object.Rotation < 0)) {
 800116c:	4b8b      	ldr	r3, [pc, #556]	@ (800139c <transform_rotation+0x250>)
 800116e:	785b      	ldrb	r3, [r3, #1]
 8001170:	2b03      	cmp	r3, #3
 8001172:	d902      	bls.n	800117a <transform_rotation+0x2e>
		object.Rotation = 0;
 8001174:	4b89      	ldr	r3, [pc, #548]	@ (800139c <transform_rotation+0x250>)
 8001176:	2200      	movs	r2, #0
 8001178:	705a      	strb	r2, [r3, #1]
	}

	switch(object.name){
 800117a:	4b88      	ldr	r3, [pc, #544]	@ (800139c <transform_rotation+0x250>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b06      	cmp	r3, #6
 8001180:	f200 8416 	bhi.w	80019b0 <transform_rotation+0x864>
 8001184:	a201      	add	r2, pc, #4	@ (adr r2, 800118c <transform_rotation+0x40>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	080011a9 	.word	0x080011a9
 8001190:	080012d3 	.word	0x080012d3
 8001194:	080013d5 	.word	0x080013d5
 8001198:	080014ff 	.word	0x080014ff
 800119c:	08001631 	.word	0x08001631
 80011a0:	0800174b 	.word	0x0800174b
 80011a4:	0800186d 	.word	0x0800186d
		case(ORICKY):
			switch(object.Rotation) {
 80011a8:	4b7c      	ldr	r3, [pc, #496]	@ (800139c <transform_rotation+0x250>)
 80011aa:	785b      	ldrb	r3, [r3, #1]
 80011ac:	2b03      	cmp	r3, #3
 80011ae:	f200 83f2 	bhi.w	8001996 <transform_rotation+0x84a>
 80011b2:	a201      	add	r2, pc, #4	@ (adr r2, 80011b8 <transform_rotation+0x6c>)
 80011b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b8:	080011c9 	.word	0x080011c9
 80011bc:	0800120b 	.word	0x0800120b
 80011c0:	0800124d 	.word	0x0800124d
 80011c4:	0800128f 	.word	0x0800128f
				case(ROTATION_0):
						//       1
						// 1 [1] 1
					object.suboriginbit_0.x = object.originbit.x - 1;   //		 1
 80011c8:	4b74      	ldr	r3, [pc, #464]	@ (800139c <transform_rotation+0x250>)
 80011ca:	789b      	ldrb	r3, [r3, #2]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b72      	ldr	r3, [pc, #456]	@ (800139c <transform_rotation+0x250>)
 80011d2:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		// [1] 1 1
 80011d4:	4b71      	ldr	r3, [pc, #452]	@ (800139c <transform_rotation+0x250>)
 80011d6:	78da      	ldrb	r2, [r3, #3]
 80011d8:	4b70      	ldr	r3, [pc, #448]	@ (800139c <transform_rotation+0x250>)
 80011da:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;	//        1
 80011dc:	4b6f      	ldr	r3, [pc, #444]	@ (800139c <transform_rotation+0x250>)
 80011de:	789b      	ldrb	r3, [r3, #2]
 80011e0:	3301      	adds	r3, #1
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b6d      	ldr	r3, [pc, #436]	@ (800139c <transform_rotation+0x250>)
 80011e6:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;		//  1  1 [1]
 80011e8:	4b6c      	ldr	r3, [pc, #432]	@ (800139c <transform_rotation+0x250>)
 80011ea:	78da      	ldrb	r2, [r3, #3]
 80011ec:	4b6b      	ldr	r3, [pc, #428]	@ (800139c <transform_rotation+0x250>)
 80011ee:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	// 	  [1]
 80011f0:	4b6a      	ldr	r3, [pc, #424]	@ (800139c <transform_rotation+0x250>)
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b68      	ldr	r3, [pc, #416]	@ (800139c <transform_rotation+0x250>)
 80011fa:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	// 1 1 1
 80011fc:	4b67      	ldr	r3, [pc, #412]	@ (800139c <transform_rotation+0x250>)
 80011fe:	78db      	ldrb	r3, [r3, #3]
 8001200:	3301      	adds	r3, #1
 8001202:	b2da      	uxtb	r2, r3
 8001204:	4b65      	ldr	r3, [pc, #404]	@ (800139c <transform_rotation+0x250>)
 8001206:	725a      	strb	r2, [r3, #9]

					break;
 8001208:	e062      	b.n	80012d0 <transform_rotation+0x184>
				case(ROTATION_1):
						// 1  1
						//   [1]
						//    1
					object.suboriginbit_0.x = object.originbit.x;
 800120a:	4b64      	ldr	r3, [pc, #400]	@ (800139c <transform_rotation+0x250>)
 800120c:	789a      	ldrb	r2, [r3, #2]
 800120e:	4b63      	ldr	r3, [pc, #396]	@ (800139c <transform_rotation+0x250>)
 8001210:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y - 1;
 8001212:	4b62      	ldr	r3, [pc, #392]	@ (800139c <transform_rotation+0x250>)
 8001214:	78db      	ldrb	r3, [r3, #3]
 8001216:	3b01      	subs	r3, #1
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4b60      	ldr	r3, [pc, #384]	@ (800139c <transform_rotation+0x250>)
 800121c:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 800121e:	4b5f      	ldr	r3, [pc, #380]	@ (800139c <transform_rotation+0x250>)
 8001220:	789a      	ldrb	r2, [r3, #2]
 8001222:	4b5e      	ldr	r3, [pc, #376]	@ (800139c <transform_rotation+0x250>)
 8001224:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;
 8001226:	4b5d      	ldr	r3, [pc, #372]	@ (800139c <transform_rotation+0x250>)
 8001228:	78db      	ldrb	r3, [r3, #3]
 800122a:	3301      	adds	r3, #1
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b5b      	ldr	r3, [pc, #364]	@ (800139c <transform_rotation+0x250>)
 8001230:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;
 8001232:	4b5a      	ldr	r3, [pc, #360]	@ (800139c <transform_rotation+0x250>)
 8001234:	789b      	ldrb	r3, [r3, #2]
 8001236:	3b01      	subs	r3, #1
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4b58      	ldr	r3, [pc, #352]	@ (800139c <transform_rotation+0x250>)
 800123c:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1;
 800123e:	4b57      	ldr	r3, [pc, #348]	@ (800139c <transform_rotation+0x250>)
 8001240:	78db      	ldrb	r3, [r3, #3]
 8001242:	3301      	adds	r3, #1
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b55      	ldr	r3, [pc, #340]	@ (800139c <transform_rotation+0x250>)
 8001248:	725a      	strb	r2, [r3, #9]

					break;
 800124a:	e041      	b.n	80012d0 <transform_rotation+0x184>
				case(ROTATION_2):
						// 1  [1]  1
						// 1
					object.suboriginbit_0.x = object.originbit.x + 1;
 800124c:	4b53      	ldr	r3, [pc, #332]	@ (800139c <transform_rotation+0x250>)
 800124e:	789b      	ldrb	r3, [r3, #2]
 8001250:	3301      	adds	r3, #1
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b51      	ldr	r3, [pc, #324]	@ (800139c <transform_rotation+0x250>)
 8001256:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 8001258:	4b50      	ldr	r3, [pc, #320]	@ (800139c <transform_rotation+0x250>)
 800125a:	78da      	ldrb	r2, [r3, #3]
 800125c:	4b4f      	ldr	r3, [pc, #316]	@ (800139c <transform_rotation+0x250>)
 800125e:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x - 1;
 8001260:	4b4e      	ldr	r3, [pc, #312]	@ (800139c <transform_rotation+0x250>)
 8001262:	789b      	ldrb	r3, [r3, #2]
 8001264:	3b01      	subs	r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b4c      	ldr	r3, [pc, #304]	@ (800139c <transform_rotation+0x250>)
 800126a:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 800126c:	4b4b      	ldr	r3, [pc, #300]	@ (800139c <transform_rotation+0x250>)
 800126e:	78da      	ldrb	r2, [r3, #3]
 8001270:	4b4a      	ldr	r3, [pc, #296]	@ (800139c <transform_rotation+0x250>)
 8001272:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;
 8001274:	4b49      	ldr	r3, [pc, #292]	@ (800139c <transform_rotation+0x250>)
 8001276:	789b      	ldrb	r3, [r3, #2]
 8001278:	3b01      	subs	r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b47      	ldr	r3, [pc, #284]	@ (800139c <transform_rotation+0x250>)
 800127e:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 8001280:	4b46      	ldr	r3, [pc, #280]	@ (800139c <transform_rotation+0x250>)
 8001282:	78db      	ldrb	r3, [r3, #3]
 8001284:	3b01      	subs	r3, #1
 8001286:	b2da      	uxtb	r2, r3
 8001288:	4b44      	ldr	r3, [pc, #272]	@ (800139c <transform_rotation+0x250>)
 800128a:	725a      	strb	r2, [r3, #9]

					break;
 800128c:	e020      	b.n	80012d0 <transform_rotation+0x184>
				case(ROTATION_3):
						//  1
						// [1]
						//  1 1
					object.suboriginbit_0.x = object.originbit.x;
 800128e:	4b43      	ldr	r3, [pc, #268]	@ (800139c <transform_rotation+0x250>)
 8001290:	789a      	ldrb	r2, [r3, #2]
 8001292:	4b42      	ldr	r3, [pc, #264]	@ (800139c <transform_rotation+0x250>)
 8001294:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;
 8001296:	4b41      	ldr	r3, [pc, #260]	@ (800139c <transform_rotation+0x250>)
 8001298:	78db      	ldrb	r3, [r3, #3]
 800129a:	3301      	adds	r3, #1
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b3f      	ldr	r3, [pc, #252]	@ (800139c <transform_rotation+0x250>)
 80012a0:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 80012a2:	4b3e      	ldr	r3, [pc, #248]	@ (800139c <transform_rotation+0x250>)
 80012a4:	789a      	ldrb	r2, [r3, #2]
 80012a6:	4b3d      	ldr	r3, [pc, #244]	@ (800139c <transform_rotation+0x250>)
 80012a8:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 80012aa:	4b3c      	ldr	r3, [pc, #240]	@ (800139c <transform_rotation+0x250>)
 80012ac:	78db      	ldrb	r3, [r3, #3]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4b3a      	ldr	r3, [pc, #232]	@ (800139c <transform_rotation+0x250>)
 80012b4:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;
 80012b6:	4b39      	ldr	r3, [pc, #228]	@ (800139c <transform_rotation+0x250>)
 80012b8:	789b      	ldrb	r3, [r3, #2]
 80012ba:	3301      	adds	r3, #1
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b37      	ldr	r3, [pc, #220]	@ (800139c <transform_rotation+0x250>)
 80012c0:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 80012c2:	4b36      	ldr	r3, [pc, #216]	@ (800139c <transform_rotation+0x250>)
 80012c4:	78db      	ldrb	r3, [r3, #3]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	4b34      	ldr	r3, [pc, #208]	@ (800139c <transform_rotation+0x250>)
 80012cc:	725a      	strb	r2, [r3, #9]

					break;
 80012ce:	bf00      	nop
			}
			break;
 80012d0:	e361      	b.n	8001996 <transform_rotation+0x84a>
		case(BRICKY):
			switch(object.Rotation) {
 80012d2:	4b32      	ldr	r3, [pc, #200]	@ (800139c <transform_rotation+0x250>)
 80012d4:	785b      	ldrb	r3, [r3, #1]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	f200 835f 	bhi.w	800199a <transform_rotation+0x84e>
 80012dc:	a201      	add	r2, pc, #4	@ (adr r2, 80012e4 <transform_rotation+0x198>)
 80012de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e2:	bf00      	nop
 80012e4:	080012f5 	.word	0x080012f5
 80012e8:	08001337 	.word	0x08001337
 80012ec:	08001369 	.word	0x08001369
 80012f0:	080013a1 	.word	0x080013a1
				case(ROTATION_0):
						// 1
						// 1 [1] 1
					object.suboriginbit_0.x = object.originbit.x - 1;   //	1
 80012f4:	4b29      	ldr	r3, [pc, #164]	@ (800139c <transform_rotation+0x250>)
 80012f6:	789b      	ldrb	r3, [r3, #2]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	4b27      	ldr	r3, [pc, #156]	@ (800139c <transform_rotation+0x250>)
 80012fe:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		// [1] 1 1
 8001300:	4b26      	ldr	r3, [pc, #152]	@ (800139c <transform_rotation+0x250>)
 8001302:	78da      	ldrb	r2, [r3, #3]
 8001304:	4b25      	ldr	r3, [pc, #148]	@ (800139c <transform_rotation+0x250>)
 8001306:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;	//  1
 8001308:	4b24      	ldr	r3, [pc, #144]	@ (800139c <transform_rotation+0x250>)
 800130a:	789b      	ldrb	r3, [r3, #2]
 800130c:	3301      	adds	r3, #1
 800130e:	b2da      	uxtb	r2, r3
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <transform_rotation+0x250>)
 8001312:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;		//  1  1 [1]
 8001314:	4b21      	ldr	r3, [pc, #132]	@ (800139c <transform_rotation+0x250>)
 8001316:	78da      	ldrb	r2, [r3, #3]
 8001318:	4b20      	ldr	r3, [pc, #128]	@ (800139c <transform_rotation+0x250>)
 800131a:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;	//[1]
 800131c:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <transform_rotation+0x250>)
 800131e:	789b      	ldrb	r3, [r3, #2]
 8001320:	3b01      	subs	r3, #1
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <transform_rotation+0x250>)
 8001326:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	// 1 1 1
 8001328:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <transform_rotation+0x250>)
 800132a:	78db      	ldrb	r3, [r3, #3]
 800132c:	3301      	adds	r3, #1
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <transform_rotation+0x250>)
 8001332:	725a      	strb	r2, [r3, #9]

					break;
 8001334:	e04d      	b.n	80013d2 <transform_rotation+0x286>
				case(ROTATION_1):
						// 1 1
						//[1]
						// 1
					object.suboriginbit_0.x = object.originbit.x;
 8001336:	4b19      	ldr	r3, [pc, #100]	@ (800139c <transform_rotation+0x250>)
 8001338:	789a      	ldrb	r2, [r3, #2]
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <transform_rotation+0x250>)
 800133c:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <transform_rotation+0x250>)
 8001340:	78da      	ldrb	r2, [r3, #3]
 8001342:	4b16      	ldr	r3, [pc, #88]	@ (800139c <transform_rotation+0x250>)
 8001344:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <transform_rotation+0x250>)
 8001348:	789a      	ldrb	r2, [r3, #2]
 800134a:	4b14      	ldr	r3, [pc, #80]	@ (800139c <transform_rotation+0x250>)
 800134c:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 800134e:	4b13      	ldr	r3, [pc, #76]	@ (800139c <transform_rotation+0x250>)
 8001350:	78da      	ldrb	r2, [r3, #3]
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <transform_rotation+0x250>)
 8001354:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 8001356:	4b11      	ldr	r3, [pc, #68]	@ (800139c <transform_rotation+0x250>)
 8001358:	789a      	ldrb	r2, [r3, #2]
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <transform_rotation+0x250>)
 800135c:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y;
 800135e:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <transform_rotation+0x250>)
 8001360:	78da      	ldrb	r2, [r3, #3]
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <transform_rotation+0x250>)
 8001364:	725a      	strb	r2, [r3, #9]

					break;
 8001366:	e034      	b.n	80013d2 <transform_rotation+0x286>
				case(ROTATION_2):
						// 1 [1] 1
						//       1
					object.suboriginbit_0.x = object.originbit.x;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <transform_rotation+0x250>)
 800136a:	789a      	ldrb	r2, [r3, #2]
 800136c:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <transform_rotation+0x250>)
 800136e:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <transform_rotation+0x250>)
 8001372:	78da      	ldrb	r2, [r3, #3]
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <transform_rotation+0x250>)
 8001376:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <transform_rotation+0x250>)
 800137a:	789a      	ldrb	r2, [r3, #2]
 800137c:	4b07      	ldr	r3, [pc, #28]	@ (800139c <transform_rotation+0x250>)
 800137e:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <transform_rotation+0x250>)
 8001382:	78da      	ldrb	r2, [r3, #3]
 8001384:	4b05      	ldr	r3, [pc, #20]	@ (800139c <transform_rotation+0x250>)
 8001386:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 8001388:	4b04      	ldr	r3, [pc, #16]	@ (800139c <transform_rotation+0x250>)
 800138a:	789a      	ldrb	r2, [r3, #2]
 800138c:	4b03      	ldr	r3, [pc, #12]	@ (800139c <transform_rotation+0x250>)
 800138e:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y;
 8001390:	4b02      	ldr	r3, [pc, #8]	@ (800139c <transform_rotation+0x250>)
 8001392:	78da      	ldrb	r2, [r3, #3]
 8001394:	4b01      	ldr	r3, [pc, #4]	@ (800139c <transform_rotation+0x250>)
 8001396:	725a      	strb	r2, [r3, #9]

					break;
 8001398:	e01b      	b.n	80013d2 <transform_rotation+0x286>
 800139a:	bf00      	nop
 800139c:	20025980 	.word	0x20025980
				case(ROTATION_3):
						//   1
						//  [1]
						// 1 1
					object.suboriginbit_0.x = object.originbit.x;
 80013a0:	4b91      	ldr	r3, [pc, #580]	@ (80015e8 <transform_rotation+0x49c>)
 80013a2:	789a      	ldrb	r2, [r3, #2]
 80013a4:	4b90      	ldr	r3, [pc, #576]	@ (80015e8 <transform_rotation+0x49c>)
 80013a6:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 80013a8:	4b8f      	ldr	r3, [pc, #572]	@ (80015e8 <transform_rotation+0x49c>)
 80013aa:	78da      	ldrb	r2, [r3, #3]
 80013ac:	4b8e      	ldr	r3, [pc, #568]	@ (80015e8 <transform_rotation+0x49c>)
 80013ae:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 80013b0:	4b8d      	ldr	r3, [pc, #564]	@ (80015e8 <transform_rotation+0x49c>)
 80013b2:	789a      	ldrb	r2, [r3, #2]
 80013b4:	4b8c      	ldr	r3, [pc, #560]	@ (80015e8 <transform_rotation+0x49c>)
 80013b6:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 80013b8:	4b8b      	ldr	r3, [pc, #556]	@ (80015e8 <transform_rotation+0x49c>)
 80013ba:	78da      	ldrb	r2, [r3, #3]
 80013bc:	4b8a      	ldr	r3, [pc, #552]	@ (80015e8 <transform_rotation+0x49c>)
 80013be:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 80013c0:	4b89      	ldr	r3, [pc, #548]	@ (80015e8 <transform_rotation+0x49c>)
 80013c2:	789a      	ldrb	r2, [r3, #2]
 80013c4:	4b88      	ldr	r3, [pc, #544]	@ (80015e8 <transform_rotation+0x49c>)
 80013c6:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y;
 80013c8:	4b87      	ldr	r3, [pc, #540]	@ (80015e8 <transform_rotation+0x49c>)
 80013ca:	78da      	ldrb	r2, [r3, #3]
 80013cc:	4b86      	ldr	r3, [pc, #536]	@ (80015e8 <transform_rotation+0x49c>)
 80013ce:	725a      	strb	r2, [r3, #9]

					break;
 80013d0:	bf00      	nop
			}

			break;
 80013d2:	e2e2      	b.n	800199a <transform_rotation+0x84e>
		case(CLEVELAND):
			switch(object.Rotation) {
 80013d4:	4b84      	ldr	r3, [pc, #528]	@ (80015e8 <transform_rotation+0x49c>)
 80013d6:	785b      	ldrb	r3, [r3, #1]
 80013d8:	2b03      	cmp	r3, #3
 80013da:	f200 82e0 	bhi.w	800199e <transform_rotation+0x852>
 80013de:	a201      	add	r2, pc, #4	@ (adr r2, 80013e4 <transform_rotation+0x298>)
 80013e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e4:	080013f5 	.word	0x080013f5
 80013e8:	08001437 	.word	0x08001437
 80013ec:	08001479 	.word	0x08001479
 80013f0:	080014bb 	.word	0x080014bb
				case(ROTATION_0):
						// 1 1
						//  [1] 1
					object.suboriginbit_0.x = object.originbit.x;			 //	1 [1]
 80013f4:	4b7c      	ldr	r3, [pc, #496]	@ (80015e8 <transform_rotation+0x49c>)
 80013f6:	789a      	ldrb	r2, [r3, #2]
 80013f8:	4b7b      	ldr	r3, [pc, #492]	@ (80015e8 <transform_rotation+0x49c>)
 80013fa:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;		 //    1 1
 80013fc:	4b7a      	ldr	r3, [pc, #488]	@ (80015e8 <transform_rotation+0x49c>)
 80013fe:	78db      	ldrb	r3, [r3, #3]
 8001400:	3301      	adds	r3, #1
 8001402:	b2da      	uxtb	r2, r3
 8001404:	4b78      	ldr	r3, [pc, #480]	@ (80015e8 <transform_rotation+0x49c>)
 8001406:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x - 1;		 // [1] 1
 8001408:	4b77      	ldr	r3, [pc, #476]	@ (80015e8 <transform_rotation+0x49c>)
 800140a:	789b      	ldrb	r3, [r3, #2]
 800140c:	3b01      	subs	r3, #1
 800140e:	b2da      	uxtb	r2, r3
 8001410:	4b75      	ldr	r3, [pc, #468]	@ (80015e8 <transform_rotation+0x49c>)
 8001412:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;		 //     1 1
 8001414:	4b74      	ldr	r3, [pc, #464]	@ (80015e8 <transform_rotation+0x49c>)
 8001416:	78db      	ldrb	r3, [r3, #3]
 8001418:	3301      	adds	r3, #1
 800141a:	b2da      	uxtb	r2, r3
 800141c:	4b72      	ldr	r3, [pc, #456]	@ (80015e8 <transform_rotation+0x49c>)
 800141e:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;		 //  1 1
 8001420:	4b71      	ldr	r3, [pc, #452]	@ (80015e8 <transform_rotation+0x49c>)
 8001422:	789b      	ldrb	r3, [r3, #2]
 8001424:	3301      	adds	r3, #1
 8001426:	b2da      	uxtb	r2, r3
 8001428:	4b6f      	ldr	r3, [pc, #444]	@ (80015e8 <transform_rotation+0x49c>)
 800142a:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y; 	     	//    1 [1]
 800142c:	4b6e      	ldr	r3, [pc, #440]	@ (80015e8 <transform_rotation+0x49c>)
 800142e:	78da      	ldrb	r2, [r3, #3]
 8001430:	4b6d      	ldr	r3, [pc, #436]	@ (80015e8 <transform_rotation+0x49c>)
 8001432:	725a      	strb	r2, [r3, #9]

					break;
 8001434:	e062      	b.n	80014fc <transform_rotation+0x3b0>
				case(ROTATION_1):
						//     1
						// [1] 1
						//  1
					object.suboriginbit_0.x = object.originbit.x+1;
 8001436:	4b6c      	ldr	r3, [pc, #432]	@ (80015e8 <transform_rotation+0x49c>)
 8001438:	789b      	ldrb	r3, [r3, #2]
 800143a:	3301      	adds	r3, #1
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b6a      	ldr	r3, [pc, #424]	@ (80015e8 <transform_rotation+0x49c>)
 8001440:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 8001442:	4b69      	ldr	r3, [pc, #420]	@ (80015e8 <transform_rotation+0x49c>)
 8001444:	78da      	ldrb	r2, [r3, #3]
 8001446:	4b68      	ldr	r3, [pc, #416]	@ (80015e8 <transform_rotation+0x49c>)
 8001448:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x+1;
 800144a:	4b67      	ldr	r3, [pc, #412]	@ (80015e8 <transform_rotation+0x49c>)
 800144c:	789b      	ldrb	r3, [r3, #2]
 800144e:	3301      	adds	r3, #1
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4b65      	ldr	r3, [pc, #404]	@ (80015e8 <transform_rotation+0x49c>)
 8001454:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y+1;
 8001456:	4b64      	ldr	r3, [pc, #400]	@ (80015e8 <transform_rotation+0x49c>)
 8001458:	78db      	ldrb	r3, [r3, #3]
 800145a:	3301      	adds	r3, #1
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4b62      	ldr	r3, [pc, #392]	@ (80015e8 <transform_rotation+0x49c>)
 8001460:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 8001462:	4b61      	ldr	r3, [pc, #388]	@ (80015e8 <transform_rotation+0x49c>)
 8001464:	789a      	ldrb	r2, [r3, #2]
 8001466:	4b60      	ldr	r3, [pc, #384]	@ (80015e8 <transform_rotation+0x49c>)
 8001468:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y-1;
 800146a:	4b5f      	ldr	r3, [pc, #380]	@ (80015e8 <transform_rotation+0x49c>)
 800146c:	78db      	ldrb	r3, [r3, #3]
 800146e:	3b01      	subs	r3, #1
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b5d      	ldr	r3, [pc, #372]	@ (80015e8 <transform_rotation+0x49c>)
 8001474:	725a      	strb	r2, [r3, #9]

					break;
 8001476:	e041      	b.n	80014fc <transform_rotation+0x3b0>
				case(ROTATION_2):
						// 1 [1]
						//    1  1
					object.suboriginbit_0.x = object.originbit.x - 1;
 8001478:	4b5b      	ldr	r3, [pc, #364]	@ (80015e8 <transform_rotation+0x49c>)
 800147a:	789b      	ldrb	r3, [r3, #2]
 800147c:	3b01      	subs	r3, #1
 800147e:	b2da      	uxtb	r2, r3
 8001480:	4b59      	ldr	r3, [pc, #356]	@ (80015e8 <transform_rotation+0x49c>)
 8001482:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 8001484:	4b58      	ldr	r3, [pc, #352]	@ (80015e8 <transform_rotation+0x49c>)
 8001486:	78da      	ldrb	r2, [r3, #3]
 8001488:	4b57      	ldr	r3, [pc, #348]	@ (80015e8 <transform_rotation+0x49c>)
 800148a:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 800148c:	4b56      	ldr	r3, [pc, #344]	@ (80015e8 <transform_rotation+0x49c>)
 800148e:	789a      	ldrb	r2, [r3, #2]
 8001490:	4b55      	ldr	r3, [pc, #340]	@ (80015e8 <transform_rotation+0x49c>)
 8001492:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 8001494:	4b54      	ldr	r3, [pc, #336]	@ (80015e8 <transform_rotation+0x49c>)
 8001496:	78db      	ldrb	r3, [r3, #3]
 8001498:	3b01      	subs	r3, #1
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b52      	ldr	r3, [pc, #328]	@ (80015e8 <transform_rotation+0x49c>)
 800149e:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;
 80014a0:	4b51      	ldr	r3, [pc, #324]	@ (80015e8 <transform_rotation+0x49c>)
 80014a2:	789b      	ldrb	r3, [r3, #2]
 80014a4:	3301      	adds	r3, #1
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	4b4f      	ldr	r3, [pc, #316]	@ (80015e8 <transform_rotation+0x49c>)
 80014aa:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 80014ac:	4b4e      	ldr	r3, [pc, #312]	@ (80015e8 <transform_rotation+0x49c>)
 80014ae:	78db      	ldrb	r3, [r3, #3]
 80014b0:	3b01      	subs	r3, #1
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	4b4c      	ldr	r3, [pc, #304]	@ (80015e8 <transform_rotation+0x49c>)
 80014b6:	725a      	strb	r2, [r3, #9]

					break;
 80014b8:	e020      	b.n	80014fc <transform_rotation+0x3b0>
				case(ROTATION_3):
						//     1
						//  1 [1]
						//  1
					object.suboriginbit_0.x = object.originbit.x - 1;
 80014ba:	4b4b      	ldr	r3, [pc, #300]	@ (80015e8 <transform_rotation+0x49c>)
 80014bc:	789b      	ldrb	r3, [r3, #2]
 80014be:	3b01      	subs	r3, #1
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4b49      	ldr	r3, [pc, #292]	@ (80015e8 <transform_rotation+0x49c>)
 80014c4:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 80014c6:	4b48      	ldr	r3, [pc, #288]	@ (80015e8 <transform_rotation+0x49c>)
 80014c8:	78da      	ldrb	r2, [r3, #3]
 80014ca:	4b47      	ldr	r3, [pc, #284]	@ (80015e8 <transform_rotation+0x49c>)
 80014cc:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x - 1;
 80014ce:	4b46      	ldr	r3, [pc, #280]	@ (80015e8 <transform_rotation+0x49c>)
 80014d0:	789b      	ldrb	r3, [r3, #2]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b44      	ldr	r3, [pc, #272]	@ (80015e8 <transform_rotation+0x49c>)
 80014d8:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 80014da:	4b43      	ldr	r3, [pc, #268]	@ (80015e8 <transform_rotation+0x49c>)
 80014dc:	78db      	ldrb	r3, [r3, #3]
 80014de:	3b01      	subs	r3, #1
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	4b41      	ldr	r3, [pc, #260]	@ (80015e8 <transform_rotation+0x49c>)
 80014e4:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 80014e6:	4b40      	ldr	r3, [pc, #256]	@ (80015e8 <transform_rotation+0x49c>)
 80014e8:	789a      	ldrb	r2, [r3, #2]
 80014ea:	4b3f      	ldr	r3, [pc, #252]	@ (80015e8 <transform_rotation+0x49c>)
 80014ec:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1;
 80014ee:	4b3e      	ldr	r3, [pc, #248]	@ (80015e8 <transform_rotation+0x49c>)
 80014f0:	78db      	ldrb	r3, [r3, #3]
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4b3c      	ldr	r3, [pc, #240]	@ (80015e8 <transform_rotation+0x49c>)
 80014f8:	725a      	strb	r2, [r3, #9]

					break;
 80014fa:	bf00      	nop
			}
			break;
 80014fc:	e24f      	b.n	800199e <transform_rotation+0x852>
		case(RHODE):
			switch(object.Rotation) {
 80014fe:	4b3a      	ldr	r3, [pc, #232]	@ (80015e8 <transform_rotation+0x49c>)
 8001500:	785b      	ldrb	r3, [r3, #1]
 8001502:	2b03      	cmp	r3, #3
 8001504:	f200 824d 	bhi.w	80019a2 <transform_rotation+0x856>
 8001508:	a201      	add	r2, pc, #4	@ (adr r2, 8001510 <transform_rotation+0x3c4>)
 800150a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150e:	bf00      	nop
 8001510:	08001521 	.word	0x08001521
 8001514:	08001563 	.word	0x08001563
 8001518:	080015a5 	.word	0x080015a5
 800151c:	080015ed 	.word	0x080015ed
				case(ROTATION_0):
						//    1 1
						// 1 [1]
					object.suboriginbit_0.x = object.originbit.x;			 //	  [1] 1
 8001520:	4b31      	ldr	r3, [pc, #196]	@ (80015e8 <transform_rotation+0x49c>)
 8001522:	789a      	ldrb	r2, [r3, #2]
 8001524:	4b30      	ldr	r3, [pc, #192]	@ (80015e8 <transform_rotation+0x49c>)
 8001526:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;		 //  1 1
 8001528:	4b2f      	ldr	r3, [pc, #188]	@ (80015e8 <transform_rotation+0x49c>)
 800152a:	78db      	ldrb	r3, [r3, #3]
 800152c:	3301      	adds	r3, #1
 800152e:	b2da      	uxtb	r2, r3
 8001530:	4b2d      	ldr	r3, [pc, #180]	@ (80015e8 <transform_rotation+0x49c>)
 8001532:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;		 //    1 [1]
 8001534:	4b2c      	ldr	r3, [pc, #176]	@ (80015e8 <transform_rotation+0x49c>)
 8001536:	789b      	ldrb	r3, [r3, #2]
 8001538:	3301      	adds	r3, #1
 800153a:	b2da      	uxtb	r2, r3
 800153c:	4b2a      	ldr	r3, [pc, #168]	@ (80015e8 <transform_rotation+0x49c>)
 800153e:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;		 //  1 1
 8001540:	4b29      	ldr	r3, [pc, #164]	@ (80015e8 <transform_rotation+0x49c>)
 8001542:	78db      	ldrb	r3, [r3, #3]
 8001544:	3301      	adds	r3, #1
 8001546:	b2da      	uxtb	r2, r3
 8001548:	4b27      	ldr	r3, [pc, #156]	@ (80015e8 <transform_rotation+0x49c>)
 800154a:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;		 //     1 1
 800154c:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <transform_rotation+0x49c>)
 800154e:	789b      	ldrb	r3, [r3, #2]
 8001550:	3b01      	subs	r3, #1
 8001552:	b2da      	uxtb	r2, r3
 8001554:	4b24      	ldr	r3, [pc, #144]	@ (80015e8 <transform_rotation+0x49c>)
 8001556:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y; 	     // [1] 1
 8001558:	4b23      	ldr	r3, [pc, #140]	@ (80015e8 <transform_rotation+0x49c>)
 800155a:	78da      	ldrb	r2, [r3, #3]
 800155c:	4b22      	ldr	r3, [pc, #136]	@ (80015e8 <transform_rotation+0x49c>)
 800155e:	725a      	strb	r2, [r3, #9]

					break;
 8001560:	e065      	b.n	800162e <transform_rotation+0x4e2>
				case(ROTATION_1):
						// 1
						//[1] 1
						//    1
					object.suboriginbit_0.x = object.originbit.x;
 8001562:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <transform_rotation+0x49c>)
 8001564:	789a      	ldrb	r2, [r3, #2]
 8001566:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <transform_rotation+0x49c>)
 8001568:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;
 800156a:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <transform_rotation+0x49c>)
 800156c:	78db      	ldrb	r3, [r3, #3]
 800156e:	3301      	adds	r3, #1
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <transform_rotation+0x49c>)
 8001574:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;
 8001576:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <transform_rotation+0x49c>)
 8001578:	789b      	ldrb	r3, [r3, #2]
 800157a:	3301      	adds	r3, #1
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <transform_rotation+0x49c>)
 8001580:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 8001582:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <transform_rotation+0x49c>)
 8001584:	78da      	ldrb	r2, [r3, #3]
 8001586:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <transform_rotation+0x49c>)
 8001588:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;
 800158a:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <transform_rotation+0x49c>)
 800158c:	789b      	ldrb	r3, [r3, #2]
 800158e:	3301      	adds	r3, #1
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <transform_rotation+0x49c>)
 8001594:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 8001596:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <transform_rotation+0x49c>)
 8001598:	78db      	ldrb	r3, [r3, #3]
 800159a:	3b01      	subs	r3, #1
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <transform_rotation+0x49c>)
 80015a0:	725a      	strb	r2, [r3, #9]

					break;
 80015a2:	e044      	b.n	800162e <transform_rotation+0x4e2>
				case(ROTATION_2):
						//  [1] 1
						// 1 1
					object.suboriginbit_0.x = object.originbit.x + 1;
 80015a4:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <transform_rotation+0x49c>)
 80015a6:	789b      	ldrb	r3, [r3, #2]
 80015a8:	3301      	adds	r3, #1
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <transform_rotation+0x49c>)
 80015ae:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 80015b0:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <transform_rotation+0x49c>)
 80015b2:	78da      	ldrb	r2, [r3, #3]
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <transform_rotation+0x49c>)
 80015b6:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 80015b8:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <transform_rotation+0x49c>)
 80015ba:	789a      	ldrb	r2, [r3, #2]
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <transform_rotation+0x49c>)
 80015be:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 80015c0:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <transform_rotation+0x49c>)
 80015c2:	78db      	ldrb	r3, [r3, #3]
 80015c4:	3b01      	subs	r3, #1
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <transform_rotation+0x49c>)
 80015ca:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <transform_rotation+0x49c>)
 80015ce:	789b      	ldrb	r3, [r3, #2]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b04      	ldr	r3, [pc, #16]	@ (80015e8 <transform_rotation+0x49c>)
 80015d6:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 80015d8:	4b03      	ldr	r3, [pc, #12]	@ (80015e8 <transform_rotation+0x49c>)
 80015da:	78db      	ldrb	r3, [r3, #3]
 80015dc:	3b01      	subs	r3, #1
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b01      	ldr	r3, [pc, #4]	@ (80015e8 <transform_rotation+0x49c>)
 80015e2:	725a      	strb	r2, [r3, #9]

					break;
 80015e4:	e023      	b.n	800162e <transform_rotation+0x4e2>
 80015e6:	bf00      	nop
 80015e8:	20025980 	.word	0x20025980
				case(ROTATION_3):
						// 1
						// 1 [1]
						//    1
					object.suboriginbit_0.x = object.originbit.x;
 80015ec:	4b8e      	ldr	r3, [pc, #568]	@ (8001828 <transform_rotation+0x6dc>)
 80015ee:	789a      	ldrb	r2, [r3, #2]
 80015f0:	4b8d      	ldr	r3, [pc, #564]	@ (8001828 <transform_rotation+0x6dc>)
 80015f2:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y - 1;
 80015f4:	4b8c      	ldr	r3, [pc, #560]	@ (8001828 <transform_rotation+0x6dc>)
 80015f6:	78db      	ldrb	r3, [r3, #3]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	4b8a      	ldr	r3, [pc, #552]	@ (8001828 <transform_rotation+0x6dc>)
 80015fe:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x - 1;
 8001600:	4b89      	ldr	r3, [pc, #548]	@ (8001828 <transform_rotation+0x6dc>)
 8001602:	789b      	ldrb	r3, [r3, #2]
 8001604:	3b01      	subs	r3, #1
 8001606:	b2da      	uxtb	r2, r3
 8001608:	4b87      	ldr	r3, [pc, #540]	@ (8001828 <transform_rotation+0x6dc>)
 800160a:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 800160c:	4b86      	ldr	r3, [pc, #536]	@ (8001828 <transform_rotation+0x6dc>)
 800160e:	78da      	ldrb	r2, [r3, #3]
 8001610:	4b85      	ldr	r3, [pc, #532]	@ (8001828 <transform_rotation+0x6dc>)
 8001612:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;
 8001614:	4b84      	ldr	r3, [pc, #528]	@ (8001828 <transform_rotation+0x6dc>)
 8001616:	789b      	ldrb	r3, [r3, #2]
 8001618:	3b01      	subs	r3, #1
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b82      	ldr	r3, [pc, #520]	@ (8001828 <transform_rotation+0x6dc>)
 800161e:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1;
 8001620:	4b81      	ldr	r3, [pc, #516]	@ (8001828 <transform_rotation+0x6dc>)
 8001622:	78db      	ldrb	r3, [r3, #3]
 8001624:	3301      	adds	r3, #1
 8001626:	b2da      	uxtb	r2, r3
 8001628:	4b7f      	ldr	r3, [pc, #508]	@ (8001828 <transform_rotation+0x6dc>)
 800162a:	725a      	strb	r2, [r3, #9]

					break;
 800162c:	bf00      	nop
			}
			break;
 800162e:	e1b8      	b.n	80019a2 <transform_rotation+0x856>
		case(HERO):
			switch(object.Rotation) {
 8001630:	4b7d      	ldr	r3, [pc, #500]	@ (8001828 <transform_rotation+0x6dc>)
 8001632:	785b      	ldrb	r3, [r3, #1]
 8001634:	2b03      	cmp	r3, #3
 8001636:	f200 81b6 	bhi.w	80019a6 <transform_rotation+0x85a>
 800163a:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <transform_rotation+0x4f4>)
 800163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001640:	08001651 	.word	0x08001651
 8001644:	0800168f 	.word	0x0800168f
 8001648:	080016cd 	.word	0x080016cd
 800164c:	0800170b 	.word	0x0800170b
				case(ROTATION_0):
						// 1 1 [1] 1
					object.suboriginbit_0.x = object.originbit.x - 1;	 //
 8001650:	4b75      	ldr	r3, [pc, #468]	@ (8001828 <transform_rotation+0x6dc>)
 8001652:	789b      	ldrb	r3, [r3, #2]
 8001654:	3b01      	subs	r3, #1
 8001656:	b2da      	uxtb	r2, r3
 8001658:	4b73      	ldr	r3, [pc, #460]	@ (8001828 <transform_rotation+0x6dc>)
 800165a:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 // 1 [1] 1 1
 800165c:	4b72      	ldr	r3, [pc, #456]	@ (8001828 <transform_rotation+0x6dc>)
 800165e:	78da      	ldrb	r2, [r3, #3]
 8001660:	4b71      	ldr	r3, [pc, #452]	@ (8001828 <transform_rotation+0x6dc>)
 8001662:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x - 2;	 //
 8001664:	4b70      	ldr	r3, [pc, #448]	@ (8001828 <transform_rotation+0x6dc>)
 8001666:	789b      	ldrb	r3, [r3, #2]
 8001668:	3b02      	subs	r3, #2
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4b6e      	ldr	r3, [pc, #440]	@ (8001828 <transform_rotation+0x6dc>)
 800166e:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;		 // [1] 1 1 1
 8001670:	4b6d      	ldr	r3, [pc, #436]	@ (8001828 <transform_rotation+0x6dc>)
 8001672:	78da      	ldrb	r2, [r3, #3]
 8001674:	4b6c      	ldr	r3, [pc, #432]	@ (8001828 <transform_rotation+0x6dc>)
 8001676:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	 //
 8001678:	4b6b      	ldr	r3, [pc, #428]	@ (8001828 <transform_rotation+0x6dc>)
 800167a:	789b      	ldrb	r3, [r3, #2]
 800167c:	3301      	adds	r3, #1
 800167e:	b2da      	uxtb	r2, r3
 8001680:	4b69      	ldr	r3, [pc, #420]	@ (8001828 <transform_rotation+0x6dc>)
 8001682:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y; 	     //  1 1 1 [1]
 8001684:	4b68      	ldr	r3, [pc, #416]	@ (8001828 <transform_rotation+0x6dc>)
 8001686:	78da      	ldrb	r2, [r3, #3]
 8001688:	4b67      	ldr	r3, [pc, #412]	@ (8001828 <transform_rotation+0x6dc>)
 800168a:	725a      	strb	r2, [r3, #9]

					break;
 800168c:	e05c      	b.n	8001748 <transform_rotation+0x5fc>
				case(ROTATION_1):
						//  1
						//  1
						// [1]
						//  1
					object.suboriginbit_0.x = object.originbit.x;
 800168e:	4b66      	ldr	r3, [pc, #408]	@ (8001828 <transform_rotation+0x6dc>)
 8001690:	789a      	ldrb	r2, [r3, #2]
 8001692:	4b65      	ldr	r3, [pc, #404]	@ (8001828 <transform_rotation+0x6dc>)
 8001694:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;
 8001696:	4b64      	ldr	r3, [pc, #400]	@ (8001828 <transform_rotation+0x6dc>)
 8001698:	78db      	ldrb	r3, [r3, #3]
 800169a:	3301      	adds	r3, #1
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b62      	ldr	r3, [pc, #392]	@ (8001828 <transform_rotation+0x6dc>)
 80016a0:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 80016a2:	4b61      	ldr	r3, [pc, #388]	@ (8001828 <transform_rotation+0x6dc>)
 80016a4:	789a      	ldrb	r2, [r3, #2]
 80016a6:	4b60      	ldr	r3, [pc, #384]	@ (8001828 <transform_rotation+0x6dc>)
 80016a8:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 80016aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001828 <transform_rotation+0x6dc>)
 80016ac:	78db      	ldrb	r3, [r3, #3]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001828 <transform_rotation+0x6dc>)
 80016b4:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 80016b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001828 <transform_rotation+0x6dc>)
 80016b8:	789a      	ldrb	r2, [r3, #2]
 80016ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001828 <transform_rotation+0x6dc>)
 80016bc:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 2;
 80016be:	4b5a      	ldr	r3, [pc, #360]	@ (8001828 <transform_rotation+0x6dc>)
 80016c0:	78db      	ldrb	r3, [r3, #3]
 80016c2:	3302      	adds	r3, #2
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b58      	ldr	r3, [pc, #352]	@ (8001828 <transform_rotation+0x6dc>)
 80016c8:	725a      	strb	r2, [r3, #9]

					break;
 80016ca:	e03d      	b.n	8001748 <transform_rotation+0x5fc>
				case(ROTATION_2):
						// 1 [1] 1 1
					object.suboriginbit_0.x = object.originbit.x - 1;
 80016cc:	4b56      	ldr	r3, [pc, #344]	@ (8001828 <transform_rotation+0x6dc>)
 80016ce:	789b      	ldrb	r3, [r3, #2]
 80016d0:	3b01      	subs	r3, #1
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	4b54      	ldr	r3, [pc, #336]	@ (8001828 <transform_rotation+0x6dc>)
 80016d6:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 80016d8:	4b53      	ldr	r3, [pc, #332]	@ (8001828 <transform_rotation+0x6dc>)
 80016da:	78da      	ldrb	r2, [r3, #3]
 80016dc:	4b52      	ldr	r3, [pc, #328]	@ (8001828 <transform_rotation+0x6dc>)
 80016de:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;
 80016e0:	4b51      	ldr	r3, [pc, #324]	@ (8001828 <transform_rotation+0x6dc>)
 80016e2:	789b      	ldrb	r3, [r3, #2]
 80016e4:	3301      	adds	r3, #1
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b4f      	ldr	r3, [pc, #316]	@ (8001828 <transform_rotation+0x6dc>)
 80016ea:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 80016ec:	4b4e      	ldr	r3, [pc, #312]	@ (8001828 <transform_rotation+0x6dc>)
 80016ee:	78da      	ldrb	r2, [r3, #3]
 80016f0:	4b4d      	ldr	r3, [pc, #308]	@ (8001828 <transform_rotation+0x6dc>)
 80016f2:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 2;
 80016f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001828 <transform_rotation+0x6dc>)
 80016f6:	789b      	ldrb	r3, [r3, #2]
 80016f8:	3302      	adds	r3, #2
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001828 <transform_rotation+0x6dc>)
 80016fe:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y;
 8001700:	4b49      	ldr	r3, [pc, #292]	@ (8001828 <transform_rotation+0x6dc>)
 8001702:	78da      	ldrb	r2, [r3, #3]
 8001704:	4b48      	ldr	r3, [pc, #288]	@ (8001828 <transform_rotation+0x6dc>)
 8001706:	725a      	strb	r2, [r3, #9]

					break;
 8001708:	e01e      	b.n	8001748 <transform_rotation+0x5fc>
				case(ROTATION_3):
						//  1
						// [1]
						//  1
						//  1
					object.suboriginbit_0.x = object.originbit.x;
 800170a:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <transform_rotation+0x6dc>)
 800170c:	789a      	ldrb	r2, [r3, #2]
 800170e:	4b46      	ldr	r3, [pc, #280]	@ (8001828 <transform_rotation+0x6dc>)
 8001710:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y + 1;
 8001712:	4b45      	ldr	r3, [pc, #276]	@ (8001828 <transform_rotation+0x6dc>)
 8001714:	78db      	ldrb	r3, [r3, #3]
 8001716:	3301      	adds	r3, #1
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4b43      	ldr	r3, [pc, #268]	@ (8001828 <transform_rotation+0x6dc>)
 800171c:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 800171e:	4b42      	ldr	r3, [pc, #264]	@ (8001828 <transform_rotation+0x6dc>)
 8001720:	789a      	ldrb	r2, [r3, #2]
 8001722:	4b41      	ldr	r3, [pc, #260]	@ (8001828 <transform_rotation+0x6dc>)
 8001724:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y - 1;
 8001726:	4b40      	ldr	r3, [pc, #256]	@ (8001828 <transform_rotation+0x6dc>)
 8001728:	78db      	ldrb	r3, [r3, #3]
 800172a:	3b01      	subs	r3, #1
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4b3e      	ldr	r3, [pc, #248]	@ (8001828 <transform_rotation+0x6dc>)
 8001730:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 8001732:	4b3d      	ldr	r3, [pc, #244]	@ (8001828 <transform_rotation+0x6dc>)
 8001734:	789a      	ldrb	r2, [r3, #2]
 8001736:	4b3c      	ldr	r3, [pc, #240]	@ (8001828 <transform_rotation+0x6dc>)
 8001738:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 2;
 800173a:	4b3b      	ldr	r3, [pc, #236]	@ (8001828 <transform_rotation+0x6dc>)
 800173c:	78db      	ldrb	r3, [r3, #3]
 800173e:	3b02      	subs	r3, #2
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4b39      	ldr	r3, [pc, #228]	@ (8001828 <transform_rotation+0x6dc>)
 8001744:	725a      	strb	r2, [r3, #9]

					break;
 8001746:	bf00      	nop
			}

			break;
 8001748:	e12d      	b.n	80019a6 <transform_rotation+0x85a>
		case(TEEWEE):
			switch(object.Rotation) {
 800174a:	4b37      	ldr	r3, [pc, #220]	@ (8001828 <transform_rotation+0x6dc>)
 800174c:	785b      	ldrb	r3, [r3, #1]
 800174e:	2b03      	cmp	r3, #3
 8001750:	f200 812b 	bhi.w	80019aa <transform_rotation+0x85e>
 8001754:	a201      	add	r2, pc, #4	@ (adr r2, 800175c <transform_rotation+0x610>)
 8001756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175a:	bf00      	nop
 800175c:	0800176d 	.word	0x0800176d
 8001760:	080017ab 	.word	0x080017ab
 8001764:	080017e9 	.word	0x080017e9
 8001768:	0800182d 	.word	0x0800182d
				case(ROTATION_0):
						//    1
						// 1 [1] 1
					object.suboriginbit_0.x = object.originbit.x - 1;	 //     1
 800176c:	4b2e      	ldr	r3, [pc, #184]	@ (8001828 <transform_rotation+0x6dc>)
 800176e:	789b      	ldrb	r3, [r3, #2]
 8001770:	3b01      	subs	r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	4b2c      	ldr	r3, [pc, #176]	@ (8001828 <transform_rotation+0x6dc>)
 8001776:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 // [1] 1 1
 8001778:	4b2b      	ldr	r3, [pc, #172]	@ (8001828 <transform_rotation+0x6dc>)
 800177a:	78da      	ldrb	r2, [r3, #3]
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <transform_rotation+0x6dc>)
 800177e:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;	 //	  1
 8001780:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <transform_rotation+0x6dc>)
 8001782:	789b      	ldrb	r3, [r3, #2]
 8001784:	3301      	adds	r3, #1
 8001786:	b2da      	uxtb	r2, r3
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <transform_rotation+0x6dc>)
 800178a:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;		 // 1 1 [1]
 800178c:	4b26      	ldr	r3, [pc, #152]	@ (8001828 <transform_rotation+0x6dc>)
 800178e:	78da      	ldrb	r2, [r3, #3]
 8001790:	4b25      	ldr	r3, [pc, #148]	@ (8001828 <transform_rotation+0x6dc>)
 8001792:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;	     //	 [1]
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <transform_rotation+0x6dc>)
 8001796:	789a      	ldrb	r2, [r3, #2]
 8001798:	4b23      	ldr	r3, [pc, #140]	@ (8001828 <transform_rotation+0x6dc>)
 800179a:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	 // 1 1 1
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <transform_rotation+0x6dc>)
 800179e:	78db      	ldrb	r3, [r3, #3]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4b20      	ldr	r3, [pc, #128]	@ (8001828 <transform_rotation+0x6dc>)
 80017a6:	725a      	strb	r2, [r3, #9]

					break;
 80017a8:	e05f      	b.n	800186a <transform_rotation+0x71e>
				case(ROTATION_1):
						//  1
						// [1] 1
						//  1
					object.suboriginbit_0.x = object.originbit.x + 1;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <transform_rotation+0x6dc>)
 80017ac:	789b      	ldrb	r3, [r3, #2]
 80017ae:	3301      	adds	r3, #1
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <transform_rotation+0x6dc>)
 80017b4:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 80017b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001828 <transform_rotation+0x6dc>)
 80017b8:	78da      	ldrb	r2, [r3, #3]
 80017ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <transform_rotation+0x6dc>)
 80017bc:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 80017be:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <transform_rotation+0x6dc>)
 80017c0:	789a      	ldrb	r2, [r3, #2]
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <transform_rotation+0x6dc>)
 80017c4:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;
 80017c6:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <transform_rotation+0x6dc>)
 80017c8:	78db      	ldrb	r3, [r3, #3]
 80017ca:	3301      	adds	r3, #1
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <transform_rotation+0x6dc>)
 80017d0:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <transform_rotation+0x6dc>)
 80017d4:	789a      	ldrb	r2, [r3, #2]
 80017d6:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <transform_rotation+0x6dc>)
 80017d8:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 80017da:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <transform_rotation+0x6dc>)
 80017dc:	78db      	ldrb	r3, [r3, #3]
 80017de:	3b01      	subs	r3, #1
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <transform_rotation+0x6dc>)
 80017e4:	725a      	strb	r2, [r3, #9]

					break;
 80017e6:	e040      	b.n	800186a <transform_rotation+0x71e>
				case(ROTATION_2):
						// 1 [1] 1
						//    1
					object.suboriginbit_0.x = object.originbit.x;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <transform_rotation+0x6dc>)
 80017ea:	789a      	ldrb	r2, [r3, #2]
 80017ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <transform_rotation+0x6dc>)
 80017ee:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y - 1;
 80017f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <transform_rotation+0x6dc>)
 80017f2:	78db      	ldrb	r3, [r3, #3]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <transform_rotation+0x6dc>)
 80017fa:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x + 1;
 80017fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001828 <transform_rotation+0x6dc>)
 80017fe:	789b      	ldrb	r3, [r3, #2]
 8001800:	3301      	adds	r3, #1
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <transform_rotation+0x6dc>)
 8001806:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y;
 8001808:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <transform_rotation+0x6dc>)
 800180a:	78da      	ldrb	r2, [r3, #3]
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <transform_rotation+0x6dc>)
 800180e:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x - 1;
 8001810:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <transform_rotation+0x6dc>)
 8001812:	789b      	ldrb	r3, [r3, #2]
 8001814:	3b01      	subs	r3, #1
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b03      	ldr	r3, [pc, #12]	@ (8001828 <transform_rotation+0x6dc>)
 800181a:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y;
 800181c:	4b02      	ldr	r3, [pc, #8]	@ (8001828 <transform_rotation+0x6dc>)
 800181e:	78da      	ldrb	r2, [r3, #3]
 8001820:	4b01      	ldr	r3, [pc, #4]	@ (8001828 <transform_rotation+0x6dc>)
 8001822:	725a      	strb	r2, [r3, #9]

					break;
 8001824:	e021      	b.n	800186a <transform_rotation+0x71e>
 8001826:	bf00      	nop
 8001828:	20025980 	.word	0x20025980
				case(ROTATION_3):
						//    1
						// 1 [1]
						//    1
					object.suboriginbit_0.x = object.originbit.x - 1;
 800182c:	4b68      	ldr	r3, [pc, #416]	@ (80019d0 <transform_rotation+0x884>)
 800182e:	789b      	ldrb	r3, [r3, #2]
 8001830:	3b01      	subs	r3, #1
 8001832:	b2da      	uxtb	r2, r3
 8001834:	4b66      	ldr	r3, [pc, #408]	@ (80019d0 <transform_rotation+0x884>)
 8001836:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;
 8001838:	4b65      	ldr	r3, [pc, #404]	@ (80019d0 <transform_rotation+0x884>)
 800183a:	78da      	ldrb	r2, [r3, #3]
 800183c:	4b64      	ldr	r3, [pc, #400]	@ (80019d0 <transform_rotation+0x884>)
 800183e:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;
 8001840:	4b63      	ldr	r3, [pc, #396]	@ (80019d0 <transform_rotation+0x884>)
 8001842:	789a      	ldrb	r2, [r3, #2]
 8001844:	4b62      	ldr	r3, [pc, #392]	@ (80019d0 <transform_rotation+0x884>)
 8001846:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;
 8001848:	4b61      	ldr	r3, [pc, #388]	@ (80019d0 <transform_rotation+0x884>)
 800184a:	78db      	ldrb	r3, [r3, #3]
 800184c:	3301      	adds	r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b5f      	ldr	r3, [pc, #380]	@ (80019d0 <transform_rotation+0x884>)
 8001852:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x;
 8001854:	4b5e      	ldr	r3, [pc, #376]	@ (80019d0 <transform_rotation+0x884>)
 8001856:	789a      	ldrb	r2, [r3, #2]
 8001858:	4b5d      	ldr	r3, [pc, #372]	@ (80019d0 <transform_rotation+0x884>)
 800185a:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y - 1;
 800185c:	4b5c      	ldr	r3, [pc, #368]	@ (80019d0 <transform_rotation+0x884>)
 800185e:	78db      	ldrb	r3, [r3, #3]
 8001860:	3b01      	subs	r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	4b5a      	ldr	r3, [pc, #360]	@ (80019d0 <transform_rotation+0x884>)
 8001866:	725a      	strb	r2, [r3, #9]

					break;
 8001868:	bf00      	nop
			}

			break;
 800186a:	e09e      	b.n	80019aa <transform_rotation+0x85e>
		case(SMASHBOY):
			switch(object.Rotation) {
 800186c:	4b58      	ldr	r3, [pc, #352]	@ (80019d0 <transform_rotation+0x884>)
 800186e:	785b      	ldrb	r3, [r3, #1]
 8001870:	2b03      	cmp	r3, #3
 8001872:	f200 809c 	bhi.w	80019ae <transform_rotation+0x862>
 8001876:	a201      	add	r2, pc, #4	@ (adr r2, 800187c <transform_rotation+0x730>)
 8001878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187c:	0800188d 	.word	0x0800188d
 8001880:	080018cf 	.word	0x080018cf
 8001884:	08001911 	.word	0x08001911
 8001888:	08001953 	.word	0x08001953
				case(ROTATION_0):
					object.suboriginbit_0.x = object.originbit.x + 1;	 //  1  1
 800188c:	4b50      	ldr	r3, [pc, #320]	@ (80019d0 <transform_rotation+0x884>)
 800188e:	789b      	ldrb	r3, [r3, #2]
 8001890:	3301      	adds	r3, #1
 8001892:	b2da      	uxtb	r2, r3
 8001894:	4b4e      	ldr	r3, [pc, #312]	@ (80019d0 <transform_rotation+0x884>)
 8001896:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 //  1 [1]
 8001898:	4b4d      	ldr	r3, [pc, #308]	@ (80019d0 <transform_rotation+0x884>)
 800189a:	78da      	ldrb	r2, [r3, #3]
 800189c:	4b4c      	ldr	r3, [pc, #304]	@ (80019d0 <transform_rotation+0x884>)
 800189e:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;		 //	[1] 1
 80018a0:	4b4b      	ldr	r3, [pc, #300]	@ (80019d0 <transform_rotation+0x884>)
 80018a2:	789a      	ldrb	r2, [r3, #2]
 80018a4:	4b4a      	ldr	r3, [pc, #296]	@ (80019d0 <transform_rotation+0x884>)
 80018a6:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;	 //  1  1
 80018a8:	4b49      	ldr	r3, [pc, #292]	@ (80019d0 <transform_rotation+0x884>)
 80018aa:	78db      	ldrb	r3, [r3, #3]
 80018ac:	3301      	adds	r3, #1
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	4b47      	ldr	r3, [pc, #284]	@ (80019d0 <transform_rotation+0x884>)
 80018b2:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	 //	1 [1]
 80018b4:	4b46      	ldr	r3, [pc, #280]	@ (80019d0 <transform_rotation+0x884>)
 80018b6:	789b      	ldrb	r3, [r3, #2]
 80018b8:	3301      	adds	r3, #1
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	4b44      	ldr	r3, [pc, #272]	@ (80019d0 <transform_rotation+0x884>)
 80018be:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	 // 1  1
 80018c0:	4b43      	ldr	r3, [pc, #268]	@ (80019d0 <transform_rotation+0x884>)
 80018c2:	78db      	ldrb	r3, [r3, #3]
 80018c4:	3301      	adds	r3, #1
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	4b41      	ldr	r3, [pc, #260]	@ (80019d0 <transform_rotation+0x884>)
 80018ca:	725a      	strb	r2, [r3, #9]

					break;
 80018cc:	e062      	b.n	8001994 <transform_rotation+0x848>
				case(ROTATION_1):

					object.suboriginbit_0.x = object.originbit.x + 1;	 //  1  1
 80018ce:	4b40      	ldr	r3, [pc, #256]	@ (80019d0 <transform_rotation+0x884>)
 80018d0:	789b      	ldrb	r3, [r3, #2]
 80018d2:	3301      	adds	r3, #1
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b3e      	ldr	r3, [pc, #248]	@ (80019d0 <transform_rotation+0x884>)
 80018d8:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 //  1 [1]
 80018da:	4b3d      	ldr	r3, [pc, #244]	@ (80019d0 <transform_rotation+0x884>)
 80018dc:	78da      	ldrb	r2, [r3, #3]
 80018de:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <transform_rotation+0x884>)
 80018e0:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;		 //	[1] 1
 80018e2:	4b3b      	ldr	r3, [pc, #236]	@ (80019d0 <transform_rotation+0x884>)
 80018e4:	789a      	ldrb	r2, [r3, #2]
 80018e6:	4b3a      	ldr	r3, [pc, #232]	@ (80019d0 <transform_rotation+0x884>)
 80018e8:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;	 //  1  1
 80018ea:	4b39      	ldr	r3, [pc, #228]	@ (80019d0 <transform_rotation+0x884>)
 80018ec:	78db      	ldrb	r3, [r3, #3]
 80018ee:	3301      	adds	r3, #1
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4b37      	ldr	r3, [pc, #220]	@ (80019d0 <transform_rotation+0x884>)
 80018f4:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	 //	1 [1]
 80018f6:	4b36      	ldr	r3, [pc, #216]	@ (80019d0 <transform_rotation+0x884>)
 80018f8:	789b      	ldrb	r3, [r3, #2]
 80018fa:	3301      	adds	r3, #1
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <transform_rotation+0x884>)
 8001900:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	 // 1  1
 8001902:	4b33      	ldr	r3, [pc, #204]	@ (80019d0 <transform_rotation+0x884>)
 8001904:	78db      	ldrb	r3, [r3, #3]
 8001906:	3301      	adds	r3, #1
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4b31      	ldr	r3, [pc, #196]	@ (80019d0 <transform_rotation+0x884>)
 800190c:	725a      	strb	r2, [r3, #9]

					break;
 800190e:	e041      	b.n	8001994 <transform_rotation+0x848>
				case(ROTATION_2):
					object.suboriginbit_0.x = object.originbit.x + 1;	 //  1  1
 8001910:	4b2f      	ldr	r3, [pc, #188]	@ (80019d0 <transform_rotation+0x884>)
 8001912:	789b      	ldrb	r3, [r3, #2]
 8001914:	3301      	adds	r3, #1
 8001916:	b2da      	uxtb	r2, r3
 8001918:	4b2d      	ldr	r3, [pc, #180]	@ (80019d0 <transform_rotation+0x884>)
 800191a:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 //  1 [1]
 800191c:	4b2c      	ldr	r3, [pc, #176]	@ (80019d0 <transform_rotation+0x884>)
 800191e:	78da      	ldrb	r2, [r3, #3]
 8001920:	4b2b      	ldr	r3, [pc, #172]	@ (80019d0 <transform_rotation+0x884>)
 8001922:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;		 //	[1] 1
 8001924:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <transform_rotation+0x884>)
 8001926:	789a      	ldrb	r2, [r3, #2]
 8001928:	4b29      	ldr	r3, [pc, #164]	@ (80019d0 <transform_rotation+0x884>)
 800192a:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;	 //  1  1
 800192c:	4b28      	ldr	r3, [pc, #160]	@ (80019d0 <transform_rotation+0x884>)
 800192e:	78db      	ldrb	r3, [r3, #3]
 8001930:	3301      	adds	r3, #1
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b26      	ldr	r3, [pc, #152]	@ (80019d0 <transform_rotation+0x884>)
 8001936:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	 //	1 [1]
 8001938:	4b25      	ldr	r3, [pc, #148]	@ (80019d0 <transform_rotation+0x884>)
 800193a:	789b      	ldrb	r3, [r3, #2]
 800193c:	3301      	adds	r3, #1
 800193e:	b2da      	uxtb	r2, r3
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <transform_rotation+0x884>)
 8001942:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	 // 1  1
 8001944:	4b22      	ldr	r3, [pc, #136]	@ (80019d0 <transform_rotation+0x884>)
 8001946:	78db      	ldrb	r3, [r3, #3]
 8001948:	3301      	adds	r3, #1
 800194a:	b2da      	uxtb	r2, r3
 800194c:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <transform_rotation+0x884>)
 800194e:	725a      	strb	r2, [r3, #9]

					break;
 8001950:	e020      	b.n	8001994 <transform_rotation+0x848>
				case(ROTATION_3):

					object.suboriginbit_0.x = object.originbit.x + 1;	 //  1  1
 8001952:	4b1f      	ldr	r3, [pc, #124]	@ (80019d0 <transform_rotation+0x884>)
 8001954:	789b      	ldrb	r3, [r3, #2]
 8001956:	3301      	adds	r3, #1
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <transform_rotation+0x884>)
 800195c:	711a      	strb	r2, [r3, #4]
					object.suboriginbit_0.y = object.originbit.y;		 //  1 [1]
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <transform_rotation+0x884>)
 8001960:	78da      	ldrb	r2, [r3, #3]
 8001962:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <transform_rotation+0x884>)
 8001964:	715a      	strb	r2, [r3, #5]

					object.suboriginbit_1.x = object.originbit.x;		 //	[1] 1
 8001966:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <transform_rotation+0x884>)
 8001968:	789a      	ldrb	r2, [r3, #2]
 800196a:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <transform_rotation+0x884>)
 800196c:	719a      	strb	r2, [r3, #6]
					object.suboriginbit_1.y = object.originbit.y + 1;	 //  1  1
 800196e:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <transform_rotation+0x884>)
 8001970:	78db      	ldrb	r3, [r3, #3]
 8001972:	3301      	adds	r3, #1
 8001974:	b2da      	uxtb	r2, r3
 8001976:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <transform_rotation+0x884>)
 8001978:	71da      	strb	r2, [r3, #7]

					object.suboriginbit_2.x = object.originbit.x + 1;	 //	1 [1]
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <transform_rotation+0x884>)
 800197c:	789b      	ldrb	r3, [r3, #2]
 800197e:	3301      	adds	r3, #1
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4b13      	ldr	r3, [pc, #76]	@ (80019d0 <transform_rotation+0x884>)
 8001984:	721a      	strb	r2, [r3, #8]
					object.suboriginbit_2.y = object.originbit.y + 1; 	 // 1  1
 8001986:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <transform_rotation+0x884>)
 8001988:	78db      	ldrb	r3, [r3, #3]
 800198a:	3301      	adds	r3, #1
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <transform_rotation+0x884>)
 8001990:	725a      	strb	r2, [r3, #9]

					break;
 8001992:	bf00      	nop
			}
		break;
 8001994:	e00b      	b.n	80019ae <transform_rotation+0x862>
			break;
 8001996:	bf00      	nop
 8001998:	e00a      	b.n	80019b0 <transform_rotation+0x864>
			break;
 800199a:	bf00      	nop
 800199c:	e008      	b.n	80019b0 <transform_rotation+0x864>
			break;
 800199e:	bf00      	nop
 80019a0:	e006      	b.n	80019b0 <transform_rotation+0x864>
			break;
 80019a2:	bf00      	nop
 80019a4:	e004      	b.n	80019b0 <transform_rotation+0x864>
			break;
 80019a6:	bf00      	nop
 80019a8:	e002      	b.n	80019b0 <transform_rotation+0x864>
			break;
 80019aa:	bf00      	nop
 80019ac:	e000      	b.n	80019b0 <transform_rotation+0x864>
		break;
 80019ae:	bf00      	nop
	}

	if (check_State() == 0) {
 80019b0:	f7ff fa7c 	bl	8000eac <check_State>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d104      	bne.n	80019c4 <transform_rotation+0x878>
		object = temp;
 80019ba:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <transform_rotation+0x884>)
 80019bc:	1d3a      	adds	r2, r7, #4
 80019be:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c0:	c303      	stmia	r3!, {r0, r1}
 80019c2:	801a      	strh	r2, [r3, #0]
	}
	Matrix_update();
 80019c4:	f000 f92c 	bl	8001c20 <Matrix_update>

}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20025980 	.word	0x20025980

080019d4 <tick_Matrix>:

void tick_Matrix(void){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	 // erase the previous state
	Matrix_clear();
 80019d8:	f000 f88c 	bl	8001af4 <Matrix_clear>
	// create the new object location
	object.originbit.y -= 1;
 80019dc:	4b10      	ldr	r3, [pc, #64]	@ (8001a20 <tick_Matrix+0x4c>)
 80019de:	78db      	ldrb	r3, [r3, #3]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <tick_Matrix+0x4c>)
 80019e6:	70da      	strb	r2, [r3, #3]
	object.suboriginbit_0.y -= 1;
 80019e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a20 <tick_Matrix+0x4c>)
 80019ea:	795b      	ldrb	r3, [r3, #5]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <tick_Matrix+0x4c>)
 80019f2:	715a      	strb	r2, [r3, #5]
	object.suboriginbit_1.y -= 1;
 80019f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <tick_Matrix+0x4c>)
 80019f6:	79db      	ldrb	r3, [r3, #7]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <tick_Matrix+0x4c>)
 80019fe:	71da      	strb	r2, [r3, #7]
	object.suboriginbit_2.y -= 1;
 8001a00:	4b07      	ldr	r3, [pc, #28]	@ (8001a20 <tick_Matrix+0x4c>)
 8001a02:	7a5b      	ldrb	r3, [r3, #9]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <tick_Matrix+0x4c>)
 8001a0a:	725a      	strb	r2, [r3, #9]
	// draw the new state
	if(check_State() == 2) {
 8001a0c:	f7ff fa4e 	bl	8000eac <check_State>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d101      	bne.n	8001a1a <tick_Matrix+0x46>
		Matrix_update();
 8001a16:	f000 f903 	bl	8001c20 <Matrix_update>
	}

}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20025980 	.word	0x20025980

08001a24 <printMatrix>:
void printMatrix(void){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
#if MATRIX_LCD == 1
	// Connect to the LCD screen and update that

#elif MATRIX_LCD == 0
	printf("Matrix Representation:\n");
 8001a2a:	482a      	ldr	r0, [pc, #168]	@ (8001ad4 <printMatrix+0xb0>)
 8001a2c:	f006 fa24 	bl	8007e78 <puts>

	for (int i = ROWS-1; i >= 0; i--) {
 8001a30:	230c      	movs	r3, #12
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	e020      	b.n	8001a78 <printMatrix+0x54>
		printf("%3d|", i);
 8001a36:	68f9      	ldr	r1, [r7, #12]
 8001a38:	4827      	ldr	r0, [pc, #156]	@ (8001ad8 <printMatrix+0xb4>)
 8001a3a:	f006 f9ad 	bl	8007d98 <iprintf>
		for (int j = 0; j < COLS; j++) {
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	e010      	b.n	8001a66 <printMatrix+0x42>
			printf("%5d", dummyTable[i][j]);
 8001a44:	4925      	ldr	r1, [pc, #148]	@ (8001adc <printMatrix+0xb8>)
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	18ca      	adds	r2, r1, r3
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4821      	ldr	r0, [pc, #132]	@ (8001ae0 <printMatrix+0xbc>)
 8001a5c:	f006 f99c 	bl	8007d98 <iprintf>
		for (int j = 0; j < COLS; j++) {
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	3301      	adds	r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	2b09      	cmp	r3, #9
 8001a6a:	ddeb      	ble.n	8001a44 <printMatrix+0x20>
		}
		printf("\n");
 8001a6c:	200a      	movs	r0, #10
 8001a6e:	f006 f9a5 	bl	8007dbc <putchar>
	for (int i = ROWS-1; i >= 0; i--) {
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	dadb      	bge.n	8001a36 <printMatrix+0x12>
	}

	printf("   +");
 8001a7e:	4819      	ldr	r0, [pc, #100]	@ (8001ae4 <printMatrix+0xc0>)
 8001a80:	f006 f98a 	bl	8007d98 <iprintf>
	for (int j = 0; j < COLS; j++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	e005      	b.n	8001a96 <printMatrix+0x72>
		printf("-----");
 8001a8a:	4817      	ldr	r0, [pc, #92]	@ (8001ae8 <printMatrix+0xc4>)
 8001a8c:	f006 f984 	bl	8007d98 <iprintf>
	for (int j = 0; j < COLS; j++) {
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3301      	adds	r3, #1
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b09      	cmp	r3, #9
 8001a9a:	ddf6      	ble.n	8001a8a <printMatrix+0x66>
	}
	printf("\n");
 8001a9c:	200a      	movs	r0, #10
 8001a9e:	f006 f98d 	bl	8007dbc <putchar>

	printf("%5s", " ");
 8001aa2:	4912      	ldr	r1, [pc, #72]	@ (8001aec <printMatrix+0xc8>)
 8001aa4:	4812      	ldr	r0, [pc, #72]	@ (8001af0 <printMatrix+0xcc>)
 8001aa6:	f006 f977 	bl	8007d98 <iprintf>
	for (int i = 0; i < COLS; i++) {
 8001aaa:	2300      	movs	r3, #0
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	e006      	b.n	8001abe <printMatrix+0x9a>
		printf("%5d", i);
 8001ab0:	6839      	ldr	r1, [r7, #0]
 8001ab2:	480b      	ldr	r0, [pc, #44]	@ (8001ae0 <printMatrix+0xbc>)
 8001ab4:	f006 f970 	bl	8007d98 <iprintf>
	for (int i = 0; i < COLS; i++) {
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	3301      	adds	r3, #1
 8001abc:	603b      	str	r3, [r7, #0]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2b09      	cmp	r3, #9
 8001ac2:	ddf5      	ble.n	8001ab0 <printMatrix+0x8c>
	}
	printf("\n");
 8001ac4:	200a      	movs	r0, #10
 8001ac6:	f006 f979 	bl	8007dbc <putchar>

#endif
}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	08008d64 	.word	0x08008d64
 8001ad8:	08008d7c 	.word	0x08008d7c
 8001adc:	2002598c 	.word	0x2002598c
 8001ae0:	08008d84 	.word	0x08008d84
 8001ae4:	08008d88 	.word	0x08008d88
 8001ae8:	08008d90 	.word	0x08008d90
 8001aec:	08008d98 	.word	0x08008d98
 8001af0:	08008d9c 	.word	0x08008d9c

08001af4 <Matrix_clear>:

void Matrix_clear(void) {
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
	if ((object.originbit.y == 0) || (object.suboriginbit_0.y == 0) ||
 8001af8:	4b47      	ldr	r3, [pc, #284]	@ (8001c18 <Matrix_clear+0x124>)
 8001afa:	78db      	ldrb	r3, [r3, #3]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00b      	beq.n	8001b18 <Matrix_clear+0x24>
 8001b00:	4b45      	ldr	r3, [pc, #276]	@ (8001c18 <Matrix_clear+0x124>)
 8001b02:	795b      	ldrb	r3, [r3, #5]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <Matrix_clear+0x24>
	    (object.suboriginbit_1.y == 0) ||(object.suboriginbit_2.y == 0))
 8001b08:	4b43      	ldr	r3, [pc, #268]	@ (8001c18 <Matrix_clear+0x124>)
 8001b0a:	79db      	ldrb	r3, [r3, #7]
	if ((object.originbit.y == 0) || (object.suboriginbit_0.y == 0) ||
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <Matrix_clear+0x24>
	    (object.suboriginbit_1.y == 0) ||(object.suboriginbit_2.y == 0))
 8001b10:	4b41      	ldr	r3, [pc, #260]	@ (8001c18 <Matrix_clear+0x124>)
 8001b12:	7a5b      	ldrb	r3, [r3, #9]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d13c      	bne.n	8001b92 <Matrix_clear+0x9e>
	{
		dummyTable[object.originbit.y][object.originbit.x] = 1;
 8001b18:	4b3f      	ldr	r3, [pc, #252]	@ (8001c18 <Matrix_clear+0x124>)
 8001b1a:	78db      	ldrb	r3, [r3, #3]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c18 <Matrix_clear+0x124>)
 8001b20:	789b      	ldrb	r3, [r3, #2]
 8001b22:	4618      	mov	r0, r3
 8001b24:	4a3d      	ldr	r2, [pc, #244]	@ (8001c1c <Matrix_clear+0x128>)
 8001b26:	460b      	mov	r3, r1
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	4403      	add	r3, r0
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_0.y][object.suboriginbit_0.x] = 1;
 8001b36:	4b38      	ldr	r3, [pc, #224]	@ (8001c18 <Matrix_clear+0x124>)
 8001b38:	795b      	ldrb	r3, [r3, #5]
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4b36      	ldr	r3, [pc, #216]	@ (8001c18 <Matrix_clear+0x124>)
 8001b3e:	791b      	ldrb	r3, [r3, #4]
 8001b40:	4618      	mov	r0, r3
 8001b42:	4a36      	ldr	r2, [pc, #216]	@ (8001c1c <Matrix_clear+0x128>)
 8001b44:	460b      	mov	r3, r1
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4403      	add	r3, r0
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_1.y][object.suboriginbit_1.x] = 1;
 8001b54:	4b30      	ldr	r3, [pc, #192]	@ (8001c18 <Matrix_clear+0x124>)
 8001b56:	79db      	ldrb	r3, [r3, #7]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c18 <Matrix_clear+0x124>)
 8001b5c:	799b      	ldrb	r3, [r3, #6]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	4a2e      	ldr	r2, [pc, #184]	@ (8001c1c <Matrix_clear+0x128>)
 8001b62:	460b      	mov	r3, r1
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	440b      	add	r3, r1
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4403      	add	r3, r0
 8001b6e:	2201      	movs	r2, #1
 8001b70:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_2.y][object.suboriginbit_2.x] = 1;
 8001b72:	4b29      	ldr	r3, [pc, #164]	@ (8001c18 <Matrix_clear+0x124>)
 8001b74:	7a5b      	ldrb	r3, [r3, #9]
 8001b76:	4619      	mov	r1, r3
 8001b78:	4b27      	ldr	r3, [pc, #156]	@ (8001c18 <Matrix_clear+0x124>)
 8001b7a:	7a1b      	ldrb	r3, [r3, #8]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	4a27      	ldr	r2, [pc, #156]	@ (8001c1c <Matrix_clear+0x128>)
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	4403      	add	r3, r0
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	e03c      	b.n	8001c0c <Matrix_clear+0x118>
	}
	else {
		dummyTable[object.originbit.y][object.originbit.x] = 0;
 8001b92:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <Matrix_clear+0x124>)
 8001b94:	78db      	ldrb	r3, [r3, #3]
 8001b96:	4619      	mov	r1, r3
 8001b98:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <Matrix_clear+0x124>)
 8001b9a:	789b      	ldrb	r3, [r3, #2]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8001c1c <Matrix_clear+0x128>)
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	4403      	add	r3, r0
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_0.y][object.suboriginbit_0.x] = 0;
 8001bb0:	4b19      	ldr	r3, [pc, #100]	@ (8001c18 <Matrix_clear+0x124>)
 8001bb2:	795b      	ldrb	r3, [r3, #5]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <Matrix_clear+0x124>)
 8001bb8:	791b      	ldrb	r3, [r3, #4]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	4a17      	ldr	r2, [pc, #92]	@ (8001c1c <Matrix_clear+0x128>)
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	440b      	add	r3, r1
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	4403      	add	r3, r0
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_1.y][object.suboriginbit_1.x] = 0;
 8001bce:	4b12      	ldr	r3, [pc, #72]	@ (8001c18 <Matrix_clear+0x124>)
 8001bd0:	79db      	ldrb	r3, [r3, #7]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4b10      	ldr	r3, [pc, #64]	@ (8001c18 <Matrix_clear+0x124>)
 8001bd6:	799b      	ldrb	r3, [r3, #6]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	4a10      	ldr	r2, [pc, #64]	@ (8001c1c <Matrix_clear+0x128>)
 8001bdc:	460b      	mov	r3, r1
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	440b      	add	r3, r1
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4413      	add	r3, r2
 8001be6:	4403      	add	r3, r0
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
		dummyTable[object.suboriginbit_2.y][object.suboriginbit_2.x] = 0;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	@ (8001c18 <Matrix_clear+0x124>)
 8001bee:	7a5b      	ldrb	r3, [r3, #9]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <Matrix_clear+0x124>)
 8001bf4:	7a1b      	ldrb	r3, [r3, #8]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	4a08      	ldr	r2, [pc, #32]	@ (8001c1c <Matrix_clear+0x128>)
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	440b      	add	r3, r1
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	4403      	add	r3, r0
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
	}
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20025980 	.word	0x20025980
 8001c1c:	2002598c 	.word	0x2002598c

08001c20 <Matrix_update>:
void Matrix_update(void){
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
	dummyTable[object.originbit.y][object.originbit.x] = 1;
 8001c24:	4b20      	ldr	r3, [pc, #128]	@ (8001ca8 <Matrix_update+0x88>)
 8001c26:	78db      	ldrb	r3, [r3, #3]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <Matrix_update+0x88>)
 8001c2c:	789b      	ldrb	r3, [r3, #2]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	4a1e      	ldr	r2, [pc, #120]	@ (8001cac <Matrix_update+0x8c>)
 8001c32:	460b      	mov	r3, r1
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	4403      	add	r3, r0
 8001c3e:	2201      	movs	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
	dummyTable[object.suboriginbit_0.y][object.suboriginbit_0.x] = 1;
 8001c42:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <Matrix_update+0x88>)
 8001c44:	795b      	ldrb	r3, [r3, #5]
 8001c46:	4619      	mov	r1, r3
 8001c48:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <Matrix_update+0x88>)
 8001c4a:	791b      	ldrb	r3, [r3, #4]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	4a17      	ldr	r2, [pc, #92]	@ (8001cac <Matrix_update+0x8c>)
 8001c50:	460b      	mov	r3, r1
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4413      	add	r3, r2
 8001c5a:	4403      	add	r3, r0
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
	dummyTable[object.suboriginbit_1.y][object.suboriginbit_1.x] = 1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <Matrix_update+0x88>)
 8001c62:	79db      	ldrb	r3, [r3, #7]
 8001c64:	4619      	mov	r1, r3
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <Matrix_update+0x88>)
 8001c68:	799b      	ldrb	r3, [r3, #6]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cac <Matrix_update+0x8c>)
 8001c6e:	460b      	mov	r3, r1
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	440b      	add	r3, r1
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	4403      	add	r3, r0
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	701a      	strb	r2, [r3, #0]
	dummyTable[object.suboriginbit_2.y][object.suboriginbit_2.x] = 1;
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <Matrix_update+0x88>)
 8001c80:	7a5b      	ldrb	r3, [r3, #9]
 8001c82:	4619      	mov	r1, r3
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <Matrix_update+0x88>)
 8001c86:	7a1b      	ldrb	r3, [r3, #8]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	4a08      	ldr	r2, [pc, #32]	@ (8001cac <Matrix_update+0x8c>)
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4413      	add	r3, r2
 8001c96:	4403      	add	r3, r0
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	20025980 	.word	0x20025980
 8001cac:	2002598c 	.word	0x2002598c

08001cb0 <getScheduledEvents>:
 */
#include "Scheduler.h"

static uint32_t scheduledEvents;

uint32_t getScheduledEvents(){
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
	uint32_t returnVal = scheduledEvents;
 8001cb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <getScheduledEvents+0x1c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	607b      	str	r3, [r7, #4]
	return returnVal;
 8001cbc:	687b      	ldr	r3, [r7, #4]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20025a14 	.word	0x20025a14

08001cd0 <addScheduledEvent>:

void addScheduledEvent(uint32_t event){
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	scheduledEvents |= (event);
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <addScheduledEvent+0x20>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	4a03      	ldr	r2, [pc, #12]	@ (8001cf0 <addScheduledEvent+0x20>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	20025a14 	.word	0x20025a14

08001cf4 <removeSchedulerEvent>:

void removeSchedulerEvent(uint32_t event){
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
	scheduledEvents &= ~(event);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <removeSchedulerEvent+0x24>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4013      	ands	r3, r2
 8001d06:	4a04      	ldr	r2, [pc, #16]	@ (8001d18 <removeSchedulerEvent+0x24>)
 8001d08:	6013      	str	r3, [r2, #0]
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	20025a14 	.word	0x20025a14

08001d1c <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001d20:	f000 f9fe 	bl	8002120 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001d24:	20ca      	movs	r0, #202	@ 0xca
 8001d26:	f000 f943 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001d2a:	20c3      	movs	r0, #195	@ 0xc3
 8001d2c:	f000 f94d 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001d30:	2008      	movs	r0, #8
 8001d32:	f000 f94a 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001d36:	2050      	movs	r0, #80	@ 0x50
 8001d38:	f000 f947 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001d3c:	20cf      	movs	r0, #207	@ 0xcf
 8001d3e:	f000 f937 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001d42:	2000      	movs	r0, #0
 8001d44:	f000 f941 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001d48:	20c1      	movs	r0, #193	@ 0xc1
 8001d4a:	f000 f93e 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001d4e:	2030      	movs	r0, #48	@ 0x30
 8001d50:	f000 f93b 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001d54:	20ed      	movs	r0, #237	@ 0xed
 8001d56:	f000 f92b 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001d5a:	2064      	movs	r0, #100	@ 0x64
 8001d5c:	f000 f935 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001d60:	2003      	movs	r0, #3
 8001d62:	f000 f932 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001d66:	2012      	movs	r0, #18
 8001d68:	f000 f92f 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001d6c:	2081      	movs	r0, #129	@ 0x81
 8001d6e:	f000 f92c 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001d72:	20e8      	movs	r0, #232	@ 0xe8
 8001d74:	f000 f91c 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001d78:	2085      	movs	r0, #133	@ 0x85
 8001d7a:	f000 f926 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f000 f923 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001d84:	2078      	movs	r0, #120	@ 0x78
 8001d86:	f000 f920 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001d8a:	20cb      	movs	r0, #203	@ 0xcb
 8001d8c:	f000 f910 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001d90:	2039      	movs	r0, #57	@ 0x39
 8001d92:	f000 f91a 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001d96:	202c      	movs	r0, #44	@ 0x2c
 8001d98:	f000 f917 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 f914 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001da2:	2034      	movs	r0, #52	@ 0x34
 8001da4:	f000 f911 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001da8:	2002      	movs	r0, #2
 8001daa:	f000 f90e 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001dae:	20f7      	movs	r0, #247	@ 0xf7
 8001db0:	f000 f8fe 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001db4:	2020      	movs	r0, #32
 8001db6:	f000 f908 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001dba:	20ea      	movs	r0, #234	@ 0xea
 8001dbc:	f000 f8f8 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f000 f902 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f000 f8ff 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001dcc:	20b1      	movs	r0, #177	@ 0xb1
 8001dce:	f000 f8ef 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f8f9 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001dd8:	201b      	movs	r0, #27
 8001dda:	f000 f8f6 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001dde:	20b6      	movs	r0, #182	@ 0xb6
 8001de0:	f000 f8e6 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001de4:	200a      	movs	r0, #10
 8001de6:	f000 f8f0 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001dea:	20a2      	movs	r0, #162	@ 0xa2
 8001dec:	f000 f8ed 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001df0:	20c0      	movs	r0, #192	@ 0xc0
 8001df2:	f000 f8dd 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001df6:	2010      	movs	r0, #16
 8001df8:	f000 f8e7 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001dfc:	20c1      	movs	r0, #193	@ 0xc1
 8001dfe:	f000 f8d7 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001e02:	2010      	movs	r0, #16
 8001e04:	f000 f8e1 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001e08:	20c5      	movs	r0, #197	@ 0xc5
 8001e0a:	f000 f8d1 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001e0e:	2045      	movs	r0, #69	@ 0x45
 8001e10:	f000 f8db 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001e14:	2015      	movs	r0, #21
 8001e16:	f000 f8d8 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001e1a:	20c7      	movs	r0, #199	@ 0xc7
 8001e1c:	f000 f8c8 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001e20:	2090      	movs	r0, #144	@ 0x90
 8001e22:	f000 f8d2 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001e26:	2036      	movs	r0, #54	@ 0x36
 8001e28:	f000 f8c2 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001e2c:	20c8      	movs	r0, #200	@ 0xc8
 8001e2e:	f000 f8cc 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001e32:	20f2      	movs	r0, #242	@ 0xf2
 8001e34:	f000 f8bc 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f000 f8c6 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001e3e:	20b0      	movs	r0, #176	@ 0xb0
 8001e40:	f000 f8b6 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001e44:	20c2      	movs	r0, #194	@ 0xc2
 8001e46:	f000 f8c0 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001e4a:	20b6      	movs	r0, #182	@ 0xb6
 8001e4c:	f000 f8b0 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001e50:	200a      	movs	r0, #10
 8001e52:	f000 f8ba 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001e56:	20a7      	movs	r0, #167	@ 0xa7
 8001e58:	f000 f8b7 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001e5c:	2027      	movs	r0, #39	@ 0x27
 8001e5e:	f000 f8b4 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001e62:	2004      	movs	r0, #4
 8001e64:	f000 f8b1 	bl	8001fca <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001e68:	202a      	movs	r0, #42	@ 0x2a
 8001e6a:	f000 f8a1 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f000 f8ab 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f000 f8a8 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f000 f8a5 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001e80:	20ef      	movs	r0, #239	@ 0xef
 8001e82:	f000 f8a2 	bl	8001fca <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001e86:	202b      	movs	r0, #43	@ 0x2b
 8001e88:	f000 f892 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f000 f89c 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f000 f899 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f000 f896 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001e9e:	203f      	movs	r0, #63	@ 0x3f
 8001ea0:	f000 f893 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001ea4:	20f6      	movs	r0, #246	@ 0xf6
 8001ea6:	f000 f883 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001eaa:	2001      	movs	r0, #1
 8001eac:	f000 f88d 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f000 f88a 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001eb6:	2006      	movs	r0, #6
 8001eb8:	f000 f887 	bl	8001fca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001ebc:	202c      	movs	r0, #44	@ 0x2c
 8001ebe:	f000 f877 	bl	8001fb0 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001ec2:	20c8      	movs	r0, #200	@ 0xc8
 8001ec4:	f000 f9e8 	bl	8002298 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001ec8:	2026      	movs	r0, #38	@ 0x26
 8001eca:	f000 f871 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f000 f87b 	bl	8001fca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001ed4:	20e0      	movs	r0, #224	@ 0xe0
 8001ed6:	f000 f86b 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001eda:	200f      	movs	r0, #15
 8001edc:	f000 f875 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001ee0:	2029      	movs	r0, #41	@ 0x29
 8001ee2:	f000 f872 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001ee6:	2024      	movs	r0, #36	@ 0x24
 8001ee8:	f000 f86f 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001eec:	200c      	movs	r0, #12
 8001eee:	f000 f86c 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001ef2:	200e      	movs	r0, #14
 8001ef4:	f000 f869 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001ef8:	2009      	movs	r0, #9
 8001efa:	f000 f866 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001efe:	204e      	movs	r0, #78	@ 0x4e
 8001f00:	f000 f863 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001f04:	2078      	movs	r0, #120	@ 0x78
 8001f06:	f000 f860 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001f0a:	203c      	movs	r0, #60	@ 0x3c
 8001f0c:	f000 f85d 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001f10:	2009      	movs	r0, #9
 8001f12:	f000 f85a 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001f16:	2013      	movs	r0, #19
 8001f18:	f000 f857 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001f1c:	2005      	movs	r0, #5
 8001f1e:	f000 f854 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001f22:	2017      	movs	r0, #23
 8001f24:	f000 f851 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001f28:	2011      	movs	r0, #17
 8001f2a:	f000 f84e 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f84b 	bl	8001fca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001f34:	20e1      	movs	r0, #225	@ 0xe1
 8001f36:	f000 f83b 	bl	8001fb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f000 f845 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001f40:	2016      	movs	r0, #22
 8001f42:	f000 f842 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001f46:	201b      	movs	r0, #27
 8001f48:	f000 f83f 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001f4c:	2004      	movs	r0, #4
 8001f4e:	f000 f83c 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001f52:	2011      	movs	r0, #17
 8001f54:	f000 f839 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001f58:	2007      	movs	r0, #7
 8001f5a:	f000 f836 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001f5e:	2031      	movs	r0, #49	@ 0x31
 8001f60:	f000 f833 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001f64:	2033      	movs	r0, #51	@ 0x33
 8001f66:	f000 f830 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001f6a:	2042      	movs	r0, #66	@ 0x42
 8001f6c:	f000 f82d 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001f70:	2005      	movs	r0, #5
 8001f72:	f000 f82a 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001f76:	200c      	movs	r0, #12
 8001f78:	f000 f827 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001f7c:	200a      	movs	r0, #10
 8001f7e:	f000 f824 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001f82:	2028      	movs	r0, #40	@ 0x28
 8001f84:	f000 f821 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001f88:	202f      	movs	r0, #47	@ 0x2f
 8001f8a:	f000 f81e 	bl	8001fca <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001f8e:	200f      	movs	r0, #15
 8001f90:	f000 f81b 	bl	8001fca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001f94:	2011      	movs	r0, #17
 8001f96:	f000 f80b 	bl	8001fb0 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001f9a:	20c8      	movs	r0, #200	@ 0xc8
 8001f9c:	f000 f97c 	bl	8002298 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001fa0:	2029      	movs	r0, #41	@ 0x29
 8001fa2:	f000 f805 	bl	8001fb0 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001fa6:	202c      	movs	r0, #44	@ 0x2c
 8001fa8:	f000 f802 	bl	8001fb0 <ili9341_Write_Reg>
}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 f949 	bl	8002254 <LCD_IO_WriteReg>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001fd4:	88fb      	ldrh	r3, [r7, #6]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f91a 	bl	8002210 <LCD_IO_WriteData>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001fe8:	4819      	ldr	r0, [pc, #100]	@ (8002050 <SPI_Init+0x6c>)
 8001fea:	f004 fdb4 	bl	8006b56 <HAL_SPI_GetState>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d12b      	bne.n	800204c <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <SPI_Init+0x6c>)
 8001ff6:	4a17      	ldr	r2, [pc, #92]	@ (8002054 <SPI_Init+0x70>)
 8001ff8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <SPI_Init+0x6c>)
 8001ffc:	2218      	movs	r2, #24
 8001ffe:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002000:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <SPI_Init+0x6c>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <SPI_Init+0x6c>)
 8002008:	2200      	movs	r2, #0
 800200a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <SPI_Init+0x6c>)
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <SPI_Init+0x6c>)
 8002014:	2200      	movs	r2, #0
 8002016:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002018:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <SPI_Init+0x6c>)
 800201a:	2207      	movs	r2, #7
 800201c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800201e:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <SPI_Init+0x6c>)
 8002020:	2200      	movs	r2, #0
 8002022:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002024:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <SPI_Init+0x6c>)
 8002026:	2200      	movs	r2, #0
 8002028:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <SPI_Init+0x6c>)
 800202c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002030:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002032:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <SPI_Init+0x6c>)
 8002034:	2200      	movs	r2, #0
 8002036:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <SPI_Init+0x6c>)
 800203a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800203e:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8002040:	4803      	ldr	r0, [pc, #12]	@ (8002050 <SPI_Init+0x6c>)
 8002042:	f000 f833 	bl	80020ac <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002046:	4802      	ldr	r0, [pc, #8]	@ (8002050 <SPI_Init+0x6c>)
 8002048:	f004 fb90 	bl	800676c <HAL_SPI_Init>
  }
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20025a18 	.word	0x20025a18
 8002054:	40015000 	.word	0x40015000

08002058 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8002066:	4b09      	ldr	r3, [pc, #36]	@ (800208c <SPI_Write+0x34>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	1db9      	adds	r1, r7, #6
 800206c:	2201      	movs	r2, #1
 800206e:	4808      	ldr	r0, [pc, #32]	@ (8002090 <SPI_Write+0x38>)
 8002070:	f004 fc2d 	bl	80068ce <HAL_SPI_Transmit>
 8002074:	4603      	mov	r3, r0
 8002076:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8002078:	7bfb      	ldrb	r3, [r7, #15]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800207e:	f000 f809 	bl	8002094 <SPI_Error>
  }
}
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000000 	.word	0x20000000
 8002090:	20025a18 	.word	0x20025a18

08002094 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002098:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <SPI_Error+0x14>)
 800209a:	f004 fbf0 	bl	800687e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800209e:	f7ff ffa1 	bl	8001fe4 <SPI_Init>
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20025a18 	.word	0x20025a18

080020ac <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08a      	sub	sp, #40	@ 0x28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	4b17      	ldr	r3, [pc, #92]	@ (8002118 <SPI_MspInit+0x6c>)
 80020ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020bc:	4a16      	ldr	r2, [pc, #88]	@ (8002118 <SPI_MspInit+0x6c>)
 80020be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c4:	4b14      	ldr	r3, [pc, #80]	@ (8002118 <SPI_MspInit+0x6c>)
 80020c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 80020d0:	2300      	movs	r3, #0
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <SPI_MspInit+0x6c>)
 80020d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002118 <SPI_MspInit+0x6c>)
 80020da:	f043 0320 	orr.w	r3, r3, #32
 80020de:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <SPI_MspInit+0x6c>)
 80020e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 80020ec:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80020f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80020f6:	2302      	movs	r3, #2
 80020f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80020fa:	2301      	movs	r3, #1
 80020fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 80020fe:	2305      	movs	r3, #5
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4804      	ldr	r0, [pc, #16]	@ (800211c <SPI_MspInit+0x70>)
 800210a:	f001 fe23 	bl	8003d54 <HAL_GPIO_Init>
}
 800210e:	bf00      	nop
 8002110:	3728      	adds	r7, #40	@ 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023800 	.word	0x40023800
 800211c:	40021400 	.word	0x40021400

08002120 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8002126:	4b36      	ldr	r3, [pc, #216]	@ (8002200 <LCD_IO_Init+0xe0>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d164      	bne.n	80021f8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800212e:	4b34      	ldr	r3, [pc, #208]	@ (8002200 <LCD_IO_Init+0xe0>)
 8002130:	2201      	movs	r2, #1
 8002132:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
 8002138:	4b32      	ldr	r3, [pc, #200]	@ (8002204 <LCD_IO_Init+0xe4>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213c:	4a31      	ldr	r2, [pc, #196]	@ (8002204 <LCD_IO_Init+0xe4>)
 800213e:	f043 0308 	orr.w	r3, r3, #8
 8002142:	6313      	str	r3, [r2, #48]	@ 0x30
 8002144:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <LCD_IO_Init+0xe4>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002154:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002156:	2301      	movs	r3, #1
 8002158:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800215e:	2302      	movs	r3, #2
 8002160:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002162:	f107 030c 	add.w	r3, r7, #12
 8002166:	4619      	mov	r1, r3
 8002168:	4827      	ldr	r0, [pc, #156]	@ (8002208 <LCD_IO_Init+0xe8>)
 800216a:	f001 fdf3 	bl	8003d54 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	607b      	str	r3, [r7, #4]
 8002172:	4b24      	ldr	r3, [pc, #144]	@ (8002204 <LCD_IO_Init+0xe4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	4a23      	ldr	r2, [pc, #140]	@ (8002204 <LCD_IO_Init+0xe4>)
 8002178:	f043 0308 	orr.w	r3, r3, #8
 800217c:	6313      	str	r3, [r2, #48]	@ 0x30
 800217e:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <LCD_IO_Init+0xe4>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800218a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800218e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002190:	2301      	movs	r3, #1
 8002192:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002198:	2302      	movs	r3, #2
 800219a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	4619      	mov	r1, r3
 80021a2:	4819      	ldr	r0, [pc, #100]	@ (8002208 <LCD_IO_Init+0xe8>)
 80021a4:	f001 fdd6 	bl	8003d54 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80021a8:	2300      	movs	r3, #0
 80021aa:	603b      	str	r3, [r7, #0]
 80021ac:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <LCD_IO_Init+0xe4>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	4a14      	ldr	r2, [pc, #80]	@ (8002204 <LCD_IO_Init+0xe4>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b8:	4b12      	ldr	r3, [pc, #72]	@ (8002204 <LCD_IO_Init+0xe4>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80021c4:	2304      	movs	r3, #4
 80021c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80021d0:	2302      	movs	r3, #2
 80021d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80021d4:	f107 030c 	add.w	r3, r7, #12
 80021d8:	4619      	mov	r1, r3
 80021da:	480c      	ldr	r0, [pc, #48]	@ (800220c <LCD_IO_Init+0xec>)
 80021dc:	f001 fdba 	bl	8003d54 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80021e0:	2200      	movs	r2, #0
 80021e2:	2104      	movs	r1, #4
 80021e4:	4809      	ldr	r0, [pc, #36]	@ (800220c <LCD_IO_Init+0xec>)
 80021e6:	f002 f885 	bl	80042f4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80021ea:	2201      	movs	r2, #1
 80021ec:	2104      	movs	r1, #4
 80021ee:	4807      	ldr	r0, [pc, #28]	@ (800220c <LCD_IO_Init+0xec>)
 80021f0:	f002 f880 	bl	80042f4 <HAL_GPIO_WritePin>

    SPI_Init();
 80021f4:	f7ff fef6 	bl	8001fe4 <SPI_Init>
  }
}
 80021f8:	bf00      	nop
 80021fa:	3720      	adds	r7, #32
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20025a70 	.word	0x20025a70
 8002204:	40023800 	.word	0x40023800
 8002208:	40020c00 	.word	0x40020c00
 800220c:	40020800 	.word	0x40020800

08002210 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800221a:	2201      	movs	r2, #1
 800221c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002220:	480a      	ldr	r0, [pc, #40]	@ (800224c <LCD_IO_WriteData+0x3c>)
 8002222:	f002 f867 	bl	80042f4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8002226:	2200      	movs	r2, #0
 8002228:	2104      	movs	r1, #4
 800222a:	4809      	ldr	r0, [pc, #36]	@ (8002250 <LCD_IO_WriteData+0x40>)
 800222c:	f002 f862 	bl	80042f4 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff10 	bl	8002058 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002238:	2201      	movs	r2, #1
 800223a:	2104      	movs	r1, #4
 800223c:	4804      	ldr	r0, [pc, #16]	@ (8002250 <LCD_IO_WriteData+0x40>)
 800223e:	f002 f859 	bl	80042f4 <HAL_GPIO_WritePin>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40020c00 	.word	0x40020c00
 8002250:	40020800 	.word	0x40020800

08002254 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002264:	480a      	ldr	r0, [pc, #40]	@ (8002290 <LCD_IO_WriteReg+0x3c>)
 8002266:	f002 f845 	bl	80042f4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800226a:	2200      	movs	r2, #0
 800226c:	2104      	movs	r1, #4
 800226e:	4809      	ldr	r0, [pc, #36]	@ (8002294 <LCD_IO_WriteReg+0x40>)
 8002270:	f002 f840 	bl	80042f4 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	b29b      	uxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff feed 	bl	8002058 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800227e:	2201      	movs	r2, #1
 8002280:	2104      	movs	r1, #4
 8002282:	4804      	ldr	r0, [pc, #16]	@ (8002294 <LCD_IO_WriteReg+0x40>)
 8002284:	f002 f836 	bl	80042f4 <HAL_GPIO_WritePin>
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40020800 	.word	0x40020800

08002298 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f001 fbab 	bl	80039fc <HAL_Delay>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  initialise_monitor_handles();
 80022b6:	f005 fc2f 	bl	8007b18 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ba:	f001 fb2d 	bl	8003918 <HAL_Init>
  /* USER CODE BEGIN Init */
  //applicationInit();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022be:	f000 f84d 	bl	800235c <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 80022c2:	f000 fa9b 	bl	80027fc <MX_GPIO_Init>
  MX_LTDC_Init();
 80022c6:	f000 f8f5 	bl	80024b4 <MX_LTDC_Init>
  MX_I2C3_Init();
 80022ca:	f000 f8b3 	bl	8002434 <MX_I2C3_Init>
  MX_RNG_Init();
 80022ce:	f000 f9a3 	bl	8002618 <MX_RNG_Init>
  MX_TIM2_Init();
 80022d2:	f000 f9ed 	bl	80026b0 <MX_TIM2_Init>
  MX_SPI5_Init();
 80022d6:	f000 f9b5 	bl	8002644 <MX_SPI5_Init>
  MX_TIM5_Init();
 80022da:	f000 fa3f 	bl	800275c <MX_TIM5_Init>

  /* USER CODE BEGIN 2 */

  applicationInit();
 80022de:	f7fe f957 	bl	8000590 <applicationInit>
  uint32_t eventsToRun;
  START_SCREEN();
 80022e2:	f7fe fbf5 	bl	8000ad0 <START_SCREEN>

  /* USER CODE END 2 */

  uint32_t game_ender = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
  uint8_t BUTTON_START = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	74fb      	strb	r3, [r7, #19]
  while(!BUTTON_START) {
 80022ee:	e005      	b.n	80022fc <main+0x4c>
	  BUTTON_START = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); // read button by polling
 80022f0:	2101      	movs	r1, #1
 80022f2:	4817      	ldr	r0, [pc, #92]	@ (8002350 <main+0xa0>)
 80022f4:	f001 ffe6 	bl	80042c4 <HAL_GPIO_ReadPin>
 80022f8:	4603      	mov	r3, r0
 80022fa:	74fb      	strb	r3, [r7, #19]
  while(!BUTTON_START) {
 80022fc:	7cfb      	ldrb	r3, [r7, #19]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f6      	beq.n	80022f0 <main+0x40>
  }
  start_time = __HAL_TIM_GET_COUNTER(&htim5);
 8002302:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <main+0xa4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002308:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
   {
	  eventsToRun = getScheduledEvents();
 800230a:	f7ff fcd1 	bl	8001cb0 <getScheduledEvents>
 800230e:	60b8      	str	r0, [r7, #8]
	  if(eventsToRun && MATRIX_UPDATE_EVENT) {printMatrix();}
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <main+0x6c>
 8002316:	f7ff fb85 	bl	8001a24 <printMatrix>
 800231a:	e00e      	b.n	800233a <main+0x8a>
	  else {
		end_time = __HAL_TIM_GET_COUNTER(&htim5);
 800231c:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <main+0xa4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	607b      	str	r3, [r7, #4]
		total_time = (end_time - start_time)/1000;
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	4a0b      	ldr	r2, [pc, #44]	@ (8002358 <main+0xa8>)
 800232c:	fba2 2303 	umull	r2, r3, r2, r3
 8002330:	099b      	lsrs	r3, r3, #6
 8002332:	603b      	str	r3, [r7, #0]
		GAME_OVER(total_time);
 8002334:	6838      	ldr	r0, [r7, #0]
 8002336:	f7fe fc83 	bl	8000c40 <GAME_OVER>
	  }

	  // Just for testing elapsed time
	  game_ender++;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	3301      	adds	r3, #1
 800233e:	617b      	str	r3, [r7, #20]
	  if(game_ender > 30) {
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	2b1e      	cmp	r3, #30
 8002344:	d9e1      	bls.n	800230a <main+0x5a>
		  removeSchedulerEvent(MATRIX_UPDATE_EVENT);
 8002346:	2004      	movs	r0, #4
 8002348:	f7ff fcd4 	bl	8001cf4 <removeSchedulerEvent>
	  eventsToRun = getScheduledEvents();
 800234c:	e7dd      	b.n	800230a <main+0x5a>
 800234e:	bf00      	nop
 8002350:	40020000 	.word	0x40020000
 8002354:	20025c20 	.word	0x20025c20
 8002358:	10624dd3 	.word	0x10624dd3

0800235c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b094      	sub	sp, #80	@ 0x50
 8002360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002362:	f107 0320 	add.w	r3, r7, #32
 8002366:	2230      	movs	r2, #48	@ 0x30
 8002368:	2100      	movs	r1, #0
 800236a:	4618      	mov	r0, r3
 800236c:	f005 fd8c 	bl	8007e88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002370:	f107 030c 	add.w	r3, r7, #12
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002380:	2300      	movs	r3, #0
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	4b29      	ldr	r3, [pc, #164]	@ (800242c <SystemClock_Config+0xd0>)
 8002386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002388:	4a28      	ldr	r2, [pc, #160]	@ (800242c <SystemClock_Config+0xd0>)
 800238a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800238e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002390:	4b26      	ldr	r3, [pc, #152]	@ (800242c <SystemClock_Config+0xd0>)
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800239c:	2300      	movs	r3, #0
 800239e:	607b      	str	r3, [r7, #4]
 80023a0:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <SystemClock_Config+0xd4>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80023a8:	4a21      	ldr	r2, [pc, #132]	@ (8002430 <SystemClock_Config+0xd4>)
 80023aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ae:	6013      	str	r3, [r2, #0]
 80023b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <SystemClock_Config+0xd4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023bc:	2302      	movs	r3, #2
 80023be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023c0:	2301      	movs	r3, #1
 80023c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023c4:	2310      	movs	r3, #16
 80023c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023c8:	2302      	movs	r3, #2
 80023ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023cc:	2300      	movs	r3, #0
 80023ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023d0:	2308      	movs	r3, #8
 80023d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80023d4:	2332      	movs	r3, #50	@ 0x32
 80023d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80023d8:	2304      	movs	r3, #4
 80023da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80023dc:	2307      	movs	r3, #7
 80023de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023e0:	f107 0320 	add.w	r3, r7, #32
 80023e4:	4618      	mov	r0, r3
 80023e6:	f003 fafd 	bl	80059e4 <HAL_RCC_OscConfig>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023f0:	f000 fbc8 	bl	8002b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023f4:	230f      	movs	r3, #15
 80023f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023f8:	2302      	movs	r3, #2
 80023fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002400:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002404:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002406:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800240a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800240c:	f107 030c 	add.w	r3, r7, #12
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f003 fd5e 	bl	8005ed4 <HAL_RCC_ClockConfig>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800241e:	f000 fbb1 	bl	8002b84 <Error_Handler>
  }
}
 8002422:	bf00      	nop
 8002424:	3750      	adds	r7, #80	@ 0x50
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023800 	.word	0x40023800
 8002430:	40007000 	.word	0x40007000

08002434 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002438:	4b1b      	ldr	r3, [pc, #108]	@ (80024a8 <MX_I2C3_Init+0x74>)
 800243a:	4a1c      	ldr	r2, [pc, #112]	@ (80024ac <MX_I2C3_Init+0x78>)
 800243c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800243e:	4b1a      	ldr	r3, [pc, #104]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002440:	4a1b      	ldr	r2, [pc, #108]	@ (80024b0 <MX_I2C3_Init+0x7c>)
 8002442:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002444:	4b18      	ldr	r3, [pc, #96]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800244a:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <MX_I2C3_Init+0x74>)
 800244c:	2200      	movs	r2, #0
 800244e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002450:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002452:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002456:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002458:	4b13      	ldr	r3, [pc, #76]	@ (80024a8 <MX_I2C3_Init+0x74>)
 800245a:	2200      	movs	r2, #0
 800245c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800245e:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002460:	2200      	movs	r2, #0
 8002462:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002464:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002466:	2200      	movs	r2, #0
 8002468:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800246a:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <MX_I2C3_Init+0x74>)
 800246c:	2200      	movs	r2, #0
 800246e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002470:	480d      	ldr	r0, [pc, #52]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002472:	f001 ff71 	bl	8004358 <HAL_I2C_Init>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800247c:	f000 fb82 	bl	8002b84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002480:	2100      	movs	r1, #0
 8002482:	4809      	ldr	r0, [pc, #36]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002484:	f002 ff8c 	bl	80053a0 <HAL_I2CEx_ConfigAnalogFilter>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800248e:	f000 fb79 	bl	8002b84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002492:	2100      	movs	r1, #0
 8002494:	4804      	ldr	r0, [pc, #16]	@ (80024a8 <MX_I2C3_Init+0x74>)
 8002496:	f002 ffbf 	bl	8005418 <HAL_I2CEx_ConfigDigitalFilter>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80024a0:	f000 fb70 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20025a74 	.word	0x20025a74
 80024ac:	40005c00 	.word	0x40005c00
 80024b0:	000186a0 	.word	0x000186a0

080024b4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b09a      	sub	sp, #104	@ 0x68
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80024ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024be:	2234      	movs	r2, #52	@ 0x34
 80024c0:	2100      	movs	r1, #0
 80024c2:	4618      	mov	r0, r3
 80024c4:	f005 fce0 	bl	8007e88 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80024c8:	463b      	mov	r3, r7
 80024ca:	2234      	movs	r2, #52	@ 0x34
 80024cc:	2100      	movs	r1, #0
 80024ce:	4618      	mov	r0, r3
 80024d0:	f005 fcda 	bl	8007e88 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80024d4:	4b4e      	ldr	r3, [pc, #312]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024d6:	4a4f      	ldr	r2, [pc, #316]	@ (8002614 <MX_LTDC_Init+0x160>)
 80024d8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80024da:	4b4d      	ldr	r3, [pc, #308]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80024e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80024e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80024ec:	4b48      	ldr	r3, [pc, #288]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80024f2:	4b47      	ldr	r3, [pc, #284]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024f4:	2207      	movs	r2, #7
 80024f6:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80024f8:	4b45      	ldr	r3, [pc, #276]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80024fa:	2203      	movs	r2, #3
 80024fc:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80024fe:	4b44      	ldr	r3, [pc, #272]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002500:	220e      	movs	r2, #14
 8002502:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002504:	4b42      	ldr	r3, [pc, #264]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002506:	2205      	movs	r2, #5
 8002508:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800250a:	4b41      	ldr	r3, [pc, #260]	@ (8002610 <MX_LTDC_Init+0x15c>)
 800250c:	f240 228e 	movw	r2, #654	@ 0x28e
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8002512:	4b3f      	ldr	r3, [pc, #252]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002514:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800251a:	4b3d      	ldr	r3, [pc, #244]	@ (8002610 <MX_LTDC_Init+0x15c>)
 800251c:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8002520:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8002522:	4b3b      	ldr	r3, [pc, #236]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002524:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8002528:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800252a:	4b39      	ldr	r3, [pc, #228]	@ (8002610 <MX_LTDC_Init+0x15c>)
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002532:	4b37      	ldr	r3, [pc, #220]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800253a:	4b35      	ldr	r3, [pc, #212]	@ (8002610 <MX_LTDC_Init+0x15c>)
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002542:	4833      	ldr	r0, [pc, #204]	@ (8002610 <MX_LTDC_Init+0x15c>)
 8002544:	f002 ffa8 	bl	8005498 <HAL_LTDC_Init>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800254e:	f000 fb19 	bl	8002b84 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 800255e:	2300      	movs	r3, #0
 8002560:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002562:	2300      	movs	r3, #0
 8002564:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800256a:	2300      	movs	r3, #0
 800256c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800256e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002572:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002574:	2305      	movs	r3, #5
 8002576:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8002578:	2300      	movs	r3, #0
 800257a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8002580:	2300      	movs	r3, #0
 8002582:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002590:	2300      	movs	r3, #0
 8002592:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002596:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800259a:	2200      	movs	r2, #0
 800259c:	4619      	mov	r1, r3
 800259e:	481c      	ldr	r0, [pc, #112]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80025a0:	f003 f84a 	bl	8005638 <HAL_LTDC_ConfigLayer>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80025aa:	f000 faeb 	bl	8002b84 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80025ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ce:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80025d0:	2305      	movs	r3, #5
 80025d2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80025f2:	463b      	mov	r3, r7
 80025f4:	2201      	movs	r2, #1
 80025f6:	4619      	mov	r1, r3
 80025f8:	4805      	ldr	r0, [pc, #20]	@ (8002610 <MX_LTDC_Init+0x15c>)
 80025fa:	f003 f81d 	bl	8005638 <HAL_LTDC_ConfigLayer>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002604:	f000 fabe 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002608:	bf00      	nop
 800260a:	3768      	adds	r7, #104	@ 0x68
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20025ac8 	.word	0x20025ac8
 8002614:	40016800 	.word	0x40016800

08002618 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800261c:	4b07      	ldr	r3, [pc, #28]	@ (800263c <MX_RNG_Init+0x24>)
 800261e:	4a08      	ldr	r2, [pc, #32]	@ (8002640 <MX_RNG_Init+0x28>)
 8002620:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002622:	4806      	ldr	r0, [pc, #24]	@ (800263c <MX_RNG_Init+0x24>)
 8002624:	f004 f822 	bl	800666c <HAL_RNG_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800262e:	f000 faa9 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */
   RND_NUM();
 8002632:	f7fe fc07 	bl	8000e44 <RND_NUM>

  /* USER CODE END RNG_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20025b70 	.word	0x20025b70
 8002640:	50060800 	.word	0x50060800

08002644 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002648:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <MX_SPI5_Init+0x64>)
 800264a:	4a18      	ldr	r2, [pc, #96]	@ (80026ac <MX_SPI5_Init+0x68>)
 800264c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800264e:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002650:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002654:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002656:	4b14      	ldr	r3, [pc, #80]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800265c:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <MX_SPI5_Init+0x64>)
 800265e:	2200      	movs	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002662:	4b11      	ldr	r3, [pc, #68]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002668:	4b0f      	ldr	r3, [pc, #60]	@ (80026a8 <MX_SPI5_Init+0x64>)
 800266a:	2200      	movs	r2, #0
 800266c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800266e:	4b0e      	ldr	r3, [pc, #56]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002674:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002676:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002678:	2200      	movs	r2, #0
 800267a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800267c:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <MX_SPI5_Init+0x64>)
 800267e:	2200      	movs	r2, #0
 8002680:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002682:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002684:	2200      	movs	r2, #0
 8002686:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002688:	4b07      	ldr	r3, [pc, #28]	@ (80026a8 <MX_SPI5_Init+0x64>)
 800268a:	2200      	movs	r2, #0
 800268c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800268e:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002690:	220a      	movs	r2, #10
 8002692:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002694:	4804      	ldr	r0, [pc, #16]	@ (80026a8 <MX_SPI5_Init+0x64>)
 8002696:	f004 f869 	bl	800676c <HAL_SPI_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80026a0:	f000 fa70 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20025b80 	.word	0x20025b80
 80026ac:	40015000 	.word	0x40015000

080026b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c4:	463b      	mov	r3, r7
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026cc:	4b21      	ldr	r3, [pc, #132]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80026da:	4b1e      	ldr	r3, [pc, #120]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026dc:	2210      	movs	r2, #16
 80026de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15999999;
 80026e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002758 <MX_TIM2_Init+0xa8>)
 80026e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ec:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026f2:	4818      	ldr	r0, [pc, #96]	@ (8002754 <MX_TIM2_Init+0xa4>)
 80026f4:	f004 fb1a 	bl	8006d2c <HAL_TIM_Base_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80026fe:	f000 fa41 	bl	8002b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002702:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002706:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002708:	f107 0308 	add.w	r3, r7, #8
 800270c:	4619      	mov	r1, r3
 800270e:	4811      	ldr	r0, [pc, #68]	@ (8002754 <MX_TIM2_Init+0xa4>)
 8002710:	f004 fd24 	bl	800715c <HAL_TIM_ConfigClockSource>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800271a:	f000 fa33 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002726:	463b      	mov	r3, r7
 8002728:	4619      	mov	r1, r3
 800272a:	480a      	ldr	r0, [pc, #40]	@ (8002754 <MX_TIM2_Init+0xa4>)
 800272c:	f004 ff4c 	bl	80075c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002736:	f000 fa25 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 800273a:	4806      	ldr	r0, [pc, #24]	@ (8002754 <MX_TIM2_Init+0xa4>)
 800273c:	f004 fbae 	bl	8006e9c <HAL_TIM_Base_Start_IT>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM2_Init+0x9a>
      Error_Handler(); // Handle errors appropriately
 8002746:	f000 fa1d 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE END TIM2_Init 2 */

}
 800274a:	bf00      	nop
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20025bd8 	.word	0x20025bd8
 8002758:	00f423ff 	.word	0x00f423ff

0800275c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002762:	f107 0308 	add.w	r3, r7, #8
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002770:	463b      	mov	r3, r7
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002778:	4b1e      	ldr	r3, [pc, #120]	@ (80027f4 <MX_TIM5_Init+0x98>)
 800277a:	4a1f      	ldr	r2, [pc, #124]	@ (80027f8 <MX_TIM5_Init+0x9c>)
 800277c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800277e:	4b1d      	ldr	r3, [pc, #116]	@ (80027f4 <MX_TIM5_Init+0x98>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002784:	4b1b      	ldr	r3, [pc, #108]	@ (80027f4 <MX_TIM5_Init+0x98>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800278a:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <MX_TIM5_Init+0x98>)
 800278c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002790:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002792:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <MX_TIM5_Init+0x98>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002798:	4b16      	ldr	r3, [pc, #88]	@ (80027f4 <MX_TIM5_Init+0x98>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800279e:	4815      	ldr	r0, [pc, #84]	@ (80027f4 <MX_TIM5_Init+0x98>)
 80027a0:	f004 fac4 	bl	8006d2c <HAL_TIM_Base_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80027aa:	f000 f9eb 	bl	8002b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80027b4:	f107 0308 	add.w	r3, r7, #8
 80027b8:	4619      	mov	r1, r3
 80027ba:	480e      	ldr	r0, [pc, #56]	@ (80027f4 <MX_TIM5_Init+0x98>)
 80027bc:	f004 fcce 	bl	800715c <HAL_TIM_ConfigClockSource>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80027c6:	f000 f9dd 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ca:	2300      	movs	r3, #0
 80027cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027d2:	463b      	mov	r3, r7
 80027d4:	4619      	mov	r1, r3
 80027d6:	4807      	ldr	r0, [pc, #28]	@ (80027f4 <MX_TIM5_Init+0x98>)
 80027d8:	f004 fef6 	bl	80075c8 <HAL_TIMEx_MasterConfigSynchronization>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80027e2:	f000 f9cf 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  HAL_TIM_Base_Start(&htim5);
 80027e6:	4803      	ldr	r0, [pc, #12]	@ (80027f4 <MX_TIM5_Init+0x98>)
 80027e8:	f004 faf0 	bl	8006dcc <HAL_TIM_Base_Start>
  /* USER CODE END TIM5_Init 2 */

}
 80027ec:	bf00      	nop
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20025c20 	.word	0x20025c20
 80027f8:	40000c00 	.word	0x40000c00

080027fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08e      	sub	sp, #56	@ 0x38
 8002800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]
 800280c:	609a      	str	r2, [r3, #8]
 800280e:	60da      	str	r2, [r3, #12]
 8002810:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	623b      	str	r3, [r7, #32]
 8002816:	4bb3      	ldr	r3, [pc, #716]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4ab2      	ldr	r2, [pc, #712]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4bb0      	ldr	r3, [pc, #704]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	623b      	str	r3, [r7, #32]
 800282c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	4bac      	ldr	r3, [pc, #688]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	4aab      	ldr	r2, [pc, #684]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002838:	f043 0320 	orr.w	r3, r3, #32
 800283c:	6313      	str	r3, [r2, #48]	@ 0x30
 800283e:	4ba9      	ldr	r3, [pc, #676]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	f003 0320 	and.w	r3, r3, #32
 8002846:	61fb      	str	r3, [r7, #28]
 8002848:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	4ba5      	ldr	r3, [pc, #660]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4aa4      	ldr	r2, [pc, #656]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4ba2      	ldr	r3, [pc, #648]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	4b9e      	ldr	r3, [pc, #632]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a9d      	ldr	r2, [pc, #628]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b9b      	ldr	r3, [pc, #620]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b97      	ldr	r3, [pc, #604]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	4a96      	ldr	r2, [pc, #600]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 800288c:	f043 0302 	orr.w	r3, r3, #2
 8002890:	6313      	str	r3, [r2, #48]	@ 0x30
 8002892:	4b94      	ldr	r3, [pc, #592]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b90      	ldr	r3, [pc, #576]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	4a8f      	ldr	r2, [pc, #572]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ae:	4b8d      	ldr	r3, [pc, #564]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	4b89      	ldr	r3, [pc, #548]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	4a88      	ldr	r2, [pc, #544]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028c4:	f043 0310 	orr.w	r3, r3, #16
 80028c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ca:	4b86      	ldr	r3, [pc, #536]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f003 0310 	and.w	r3, r3, #16
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	4b82      	ldr	r3, [pc, #520]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a81      	ldr	r2, [pc, #516]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028e0:	f043 0308 	orr.w	r3, r3, #8
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ae4 <MX_GPIO_Init+0x2e8>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2116      	movs	r1, #22
 80028f6:	487c      	ldr	r0, [pc, #496]	@ (8002ae8 <MX_GPIO_Init+0x2ec>)
 80028f8:	f001 fcfc 	bl	80042f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80028fc:	2200      	movs	r2, #0
 80028fe:	2180      	movs	r1, #128	@ 0x80
 8002900:	487a      	ldr	r0, [pc, #488]	@ (8002aec <MX_GPIO_Init+0x2f0>)
 8002902:	f001 fcf7 	bl	80042f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8002906:	2200      	movs	r2, #0
 8002908:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800290c:	4878      	ldr	r0, [pc, #480]	@ (8002af0 <MX_GPIO_Init+0x2f4>)
 800290e:	f001 fcf1 	bl	80042f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8002912:	2200      	movs	r2, #0
 8002914:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002918:	4876      	ldr	r0, [pc, #472]	@ (8002af4 <MX_GPIO_Init+0x2f8>)
 800291a:	f001 fceb 	bl	80042f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800291e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002924:	2302      	movs	r3, #2
 8002926:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292c:	2303      	movs	r3, #3
 800292e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002930:	230c      	movs	r3, #12
 8002932:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002938:	4619      	mov	r1, r3
 800293a:	486f      	ldr	r0, [pc, #444]	@ (8002af8 <MX_GPIO_Init+0x2fc>)
 800293c:	f001 fa0a 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002940:	2301      	movs	r3, #1
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002944:	2302      	movs	r3, #2
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294c:	2303      	movs	r3, #3
 800294e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002950:	230c      	movs	r3, #12
 8002952:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002954:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002958:	4619      	mov	r1, r3
 800295a:	4863      	ldr	r0, [pc, #396]	@ (8002ae8 <MX_GPIO_Init+0x2ec>)
 800295c:	f001 f9fa 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002960:	2316      	movs	r3, #22
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002964:	2301      	movs	r3, #1
 8002966:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296c:	2300      	movs	r3, #0
 800296e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002970:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002974:	4619      	mov	r1, r3
 8002976:	485c      	ldr	r0, [pc, #368]	@ (8002ae8 <MX_GPIO_Init+0x2ec>)
 8002978:	f001 f9ec 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800297c:	2301      	movs	r3, #1
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002980:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002984:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800298a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800298e:	4619      	mov	r1, r3
 8002990:	4856      	ldr	r0, [pc, #344]	@ (8002aec <MX_GPIO_Init+0x2f0>)
 8002992:	f001 f9df 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002996:	f248 0306 	movw	r3, #32774	@ 0x8006
 800299a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800299c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80029a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029aa:	4619      	mov	r1, r3
 80029ac:	484f      	ldr	r0, [pc, #316]	@ (8002aec <MX_GPIO_Init+0x2f0>)
 80029ae:	f001 f9d1 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80029b2:	2380      	movs	r3, #128	@ 0x80
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b6:	2301      	movs	r3, #1
 80029b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ba:	2300      	movs	r3, #0
 80029bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	2300      	movs	r3, #0
 80029c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80029c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029c6:	4619      	mov	r1, r3
 80029c8:	4848      	ldr	r0, [pc, #288]	@ (8002aec <MX_GPIO_Init+0x2f0>)
 80029ca:	f001 f9c3 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80029ce:	2320      	movs	r3, #32
 80029d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80029d2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80029d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d8:	2300      	movs	r3, #0
 80029da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80029dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029e0:	4619      	mov	r1, r3
 80029e2:	4841      	ldr	r0, [pc, #260]	@ (8002ae8 <MX_GPIO_Init+0x2ec>)
 80029e4:	f001 f9b6 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029e8:	2304      	movs	r3, #4
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ec:	2300      	movs	r3, #0
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029f8:	4619      	mov	r1, r3
 80029fa:	4840      	ldr	r0, [pc, #256]	@ (8002afc <MX_GPIO_Init+0x300>)
 80029fc:	f001 f9aa 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002a00:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a12:	230c      	movs	r3, #12
 8002a14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4835      	ldr	r0, [pc, #212]	@ (8002af4 <MX_GPIO_Init+0x2f8>)
 8002a1e:	f001 f999 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002a22:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a30:	2303      	movs	r3, #3
 8002a32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a34:	230c      	movs	r3, #12
 8002a36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4830      	ldr	r0, [pc, #192]	@ (8002b00 <MX_GPIO_Init+0x304>)
 8002a40:	f001 f988 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002a44:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a52:	2300      	movs	r3, #0
 8002a54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002a56:	230c      	movs	r3, #12
 8002a58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4826      	ldr	r0, [pc, #152]	@ (8002afc <MX_GPIO_Init+0x300>)
 8002a62:	f001 f977 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002a66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4820      	ldr	r0, [pc, #128]	@ (8002afc <MX_GPIO_Init+0x300>)
 8002a7c:	f001 f96a 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002a80:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002a84:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a92:	230c      	movs	r3, #12
 8002a94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4814      	ldr	r0, [pc, #80]	@ (8002af0 <MX_GPIO_Init+0x2f4>)
 8002a9e:	f001 f959 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002aa2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002ab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	480e      	ldr	r0, [pc, #56]	@ (8002af0 <MX_GPIO_Init+0x2f4>)
 8002ab8:	f001 f94c 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002abc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aca:	2300      	movs	r3, #0
 8002acc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ace:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4806      	ldr	r0, [pc, #24]	@ (8002af0 <MX_GPIO_Init+0x2f4>)
 8002ad6:	f001 f93d 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002ada:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ade:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ae0:	e010      	b.n	8002b04 <MX_GPIO_Init+0x308>
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40020800 	.word	0x40020800
 8002aec:	40020000 	.word	0x40020000
 8002af0:	40020c00 	.word	0x40020c00
 8002af4:	40021800 	.word	0x40021800
 8002af8:	40021400 	.word	0x40021400
 8002afc:	40020400 	.word	0x40020400
 8002b00:	40021000 	.word	0x40021000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b10:	2307      	movs	r3, #7
 8002b12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4817      	ldr	r0, [pc, #92]	@ (8002b78 <MX_GPIO_Init+0x37c>)
 8002b1c:	f001 f91a 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002b20:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b26:	2301      	movs	r3, #1
 8002b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b36:	4619      	mov	r1, r3
 8002b38:	4810      	ldr	r0, [pc, #64]	@ (8002b7c <MX_GPIO_Init+0x380>)
 8002b3a:	f001 f90b 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002b3e:	2360      	movs	r3, #96	@ 0x60
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b4e:	230c      	movs	r3, #12
 8002b50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b56:	4619      	mov	r1, r3
 8002b58:	4809      	ldr	r0, [pc, #36]	@ (8002b80 <MX_GPIO_Init+0x384>)
 8002b5a:	f001 f8fb 	bl	8003d54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2100      	movs	r1, #0
 8002b62:	2006      	movs	r0, #6
 8002b64:	f001 f88b 	bl	8003c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002b68:	2006      	movs	r0, #6
 8002b6a:	f001 f8a4 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b6e:	bf00      	nop
 8002b70:	3738      	adds	r7, #56	@ 0x38
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40020000 	.word	0x40020000
 8002b7c:	40021800 	.word	0x40021800
 8002b80:	40020400 	.word	0x40020400

08002b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b88:	b672      	cpsid	i
}
 8002b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b8c:	bf00      	nop
 8002b8e:	e7fd      	b.n	8002b8c <Error_Handler+0x8>

08002b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002ba0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bae:	607b      	str	r3, [r7, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	603b      	str	r3, [r7, #0]
 8002bb6:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	4a08      	ldr	r2, [pc, #32]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc2:	4b06      	ldr	r3, [pc, #24]	@ (8002bdc <HAL_MspInit+0x4c>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002bce:	2007      	movs	r0, #7
 8002bd0:	f001 f84a 	bl	8003c68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40023800 	.word	0x40023800

08002be0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	@ 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a29      	ldr	r2, [pc, #164]	@ (8002ca4 <HAL_I2C_MspInit+0xc4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d14b      	bne.n	8002c9a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	4b28      	ldr	r3, [pc, #160]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0a:	4a27      	ldr	r2, [pc, #156]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c12:	4b25      	ldr	r3, [pc, #148]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	4b21      	ldr	r3, [pc, #132]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	4a20      	ldr	r2, [pc, #128]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002c3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c40:	2312      	movs	r3, #18
 8002c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	4815      	ldr	r0, [pc, #84]	@ (8002cac <HAL_I2C_MspInit+0xcc>)
 8002c58:	f001 f87c 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002c5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c62:	2312      	movs	r3, #18
 8002c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c6e:	2304      	movs	r3, #4
 8002c70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	480d      	ldr	r0, [pc, #52]	@ (8002cb0 <HAL_I2C_MspInit+0xd0>)
 8002c7a:	f001 f86b 	bl	8003d54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	4b09      	ldr	r3, [pc, #36]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	4a08      	ldr	r2, [pc, #32]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_I2C_MspInit+0xc8>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c96:	60bb      	str	r3, [r7, #8]
 8002c98:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002c9a:	bf00      	nop
 8002c9c:	3728      	adds	r7, #40	@ 0x28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40005c00 	.word	0x40005c00
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40020800 	.word	0x40020800
 8002cb0:	40020000 	.word	0x40020000

08002cb4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b09a      	sub	sp, #104	@ 0x68
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ccc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cd0:	2230      	movs	r2, #48	@ 0x30
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f005 f8d7 	bl	8007e88 <memset>
  if(hltdc->Instance==LTDC)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a81      	ldr	r2, [pc, #516]	@ (8002ee4 <HAL_LTDC_MspInit+0x230>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	f040 80fa 	bne.w	8002eda <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002ce6:	2308      	movs	r3, #8
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8002cea:	2332      	movs	r3, #50	@ 0x32
 8002cec:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f003 faf6 	bl	80062ec <HAL_RCCEx_PeriphCLKConfig>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8002d06:	f7ff ff3d 	bl	8002b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	623b      	str	r3, [r7, #32]
 8002d0e:	4b76      	ldr	r3, [pc, #472]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	4a75      	ldr	r2, [pc, #468]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d14:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d1a:	4b73      	ldr	r3, [pc, #460]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d22:	623b      	str	r3, [r7, #32]
 8002d24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d30:	f043 0320 	orr.w	r3, r3, #32
 8002d34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d36:	4b6c      	ldr	r3, [pc, #432]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	f003 0320 	and.w	r3, r3, #32
 8002d3e:	61fb      	str	r3, [r7, #28]
 8002d40:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	4b68      	ldr	r3, [pc, #416]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4a:	4a67      	ldr	r2, [pc, #412]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d52:	4b65      	ldr	r3, [pc, #404]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	4b61      	ldr	r3, [pc, #388]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	4a60      	ldr	r2, [pc, #384]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d68:	f043 0302 	orr.w	r3, r3, #2
 8002d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	4a59      	ldr	r2, [pc, #356]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d8a:	4b57      	ldr	r3, [pc, #348]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	4b53      	ldr	r3, [pc, #332]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9e:	4a52      	ldr	r2, [pc, #328]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002da0:	f043 0304 	orr.w	r3, r3, #4
 8002da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da6:	4b50      	ldr	r3, [pc, #320]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dba:	4a4b      	ldr	r2, [pc, #300]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002dbc:	f043 0308 	orr.w	r3, r3, #8
 8002dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc2:	4b49      	ldr	r3, [pc, #292]	@ (8002ee8 <HAL_LTDC_MspInit+0x234>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dd2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002de0:	230e      	movs	r3, #14
 8002de2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002de4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002de8:	4619      	mov	r1, r3
 8002dea:	4840      	ldr	r0, [pc, #256]	@ (8002eec <HAL_LTDC_MspInit+0x238>)
 8002dec:	f000 ffb2 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002df0:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002df4:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e02:	230e      	movs	r3, #14
 8002e04:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e06:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4838      	ldr	r0, [pc, #224]	@ (8002ef0 <HAL_LTDC_MspInit+0x23c>)
 8002e0e:	f000 ffa1 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002e12:	2303      	movs	r3, #3
 8002e14:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e16:	2302      	movs	r3, #2
 8002e18:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002e22:	2309      	movs	r3, #9
 8002e24:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e26:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4831      	ldr	r0, [pc, #196]	@ (8002ef4 <HAL_LTDC_MspInit+0x240>)
 8002e2e:	f000 ff91 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002e32:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002e36:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e40:	2300      	movs	r3, #0
 8002e42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e44:	230e      	movs	r3, #14
 8002e46:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4829      	ldr	r0, [pc, #164]	@ (8002ef4 <HAL_LTDC_MspInit+0x240>)
 8002e50:	f000 ff80 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002e54:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002e58:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e62:	2300      	movs	r3, #0
 8002e64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e66:	230e      	movs	r3, #14
 8002e68:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e6a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4821      	ldr	r0, [pc, #132]	@ (8002ef8 <HAL_LTDC_MspInit+0x244>)
 8002e72:	f000 ff6f 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002e76:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002e7a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e80:	2300      	movs	r3, #0
 8002e82:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e84:	2300      	movs	r3, #0
 8002e86:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e88:	230e      	movs	r3, #14
 8002e8a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e90:	4619      	mov	r1, r3
 8002e92:	481a      	ldr	r0, [pc, #104]	@ (8002efc <HAL_LTDC_MspInit+0x248>)
 8002e94:	f000 ff5e 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002e98:	2348      	movs	r3, #72	@ 0x48
 8002e9a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ea8:	230e      	movs	r3, #14
 8002eaa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4813      	ldr	r0, [pc, #76]	@ (8002f00 <HAL_LTDC_MspInit+0x24c>)
 8002eb4:	f000 ff4e 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002eb8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002ebc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002eca:	2309      	movs	r3, #9
 8002ecc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ece:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4808      	ldr	r0, [pc, #32]	@ (8002ef8 <HAL_LTDC_MspInit+0x244>)
 8002ed6:	f000 ff3d 	bl	8003d54 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002eda:	bf00      	nop
 8002edc:	3768      	adds	r7, #104	@ 0x68
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40016800 	.word	0x40016800
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40021400 	.word	0x40021400
 8002ef0:	40020000 	.word	0x40020000
 8002ef4:	40020400 	.word	0x40020400
 8002ef8:	40021800 	.word	0x40021800
 8002efc:	40020800 	.word	0x40020800
 8002f00:	40020c00 	.word	0x40020c00

08002f04 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0b      	ldr	r2, [pc, #44]	@ (8002f40 <HAL_RNG_MspInit+0x3c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d10d      	bne.n	8002f32 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <HAL_RNG_MspInit+0x40>)
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1e:	4a09      	ldr	r2, [pc, #36]	@ (8002f44 <HAL_RNG_MspInit+0x40>)
 8002f20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f24:	6353      	str	r3, [r2, #52]	@ 0x34
 8002f26:	4b07      	ldr	r3, [pc, #28]	@ (8002f44 <HAL_RNG_MspInit+0x40>)
 8002f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002f32:	bf00      	nop
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	50060800 	.word	0x50060800
 8002f44:	40023800 	.word	0x40023800

08002f48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	@ 0x28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 0314 	add.w	r3, r7, #20
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a19      	ldr	r2, [pc, #100]	@ (8002fcc <HAL_SPI_MspInit+0x84>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d12c      	bne.n	8002fc4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	4b18      	ldr	r3, [pc, #96]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	4a17      	ldr	r2, [pc, #92]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f74:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7a:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	4a10      	ldr	r2, [pc, #64]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f90:	f043 0320 	orr.w	r3, r3, #32
 8002f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f96:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd0 <HAL_SPI_MspInit+0x88>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002fa2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002fb4:	2305      	movs	r3, #5
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4805      	ldr	r0, [pc, #20]	@ (8002fd4 <HAL_SPI_MspInit+0x8c>)
 8002fc0:	f000 fec8 	bl	8003d54 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002fc4:	bf00      	nop
 8002fc6:	3728      	adds	r7, #40	@ 0x28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40015000 	.word	0x40015000
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40021400 	.word	0x40021400

08002fd8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a08      	ldr	r2, [pc, #32]	@ (8003008 <HAL_SPI_MspDeInit+0x30>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d10a      	bne.n	8003000 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002fea:	4b08      	ldr	r3, [pc, #32]	@ (800300c <HAL_SPI_MspDeInit+0x34>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fee:	4a07      	ldr	r2, [pc, #28]	@ (800300c <HAL_SPI_MspDeInit+0x34>)
 8002ff0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ff4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002ff6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002ffa:	4805      	ldr	r0, [pc, #20]	@ (8003010 <HAL_SPI_MspDeInit+0x38>)
 8002ffc:	f001 f856 	bl	80040ac <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8003000:	bf00      	nop
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40015000 	.word	0x40015000
 800300c:	40023800 	.word	0x40023800
 8003010:	40021400 	.word	0x40021400

08003014 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003024:	d116      	bne.n	8003054 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	4a15      	ldr	r2, [pc, #84]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	6413      	str	r3, [r2, #64]	@ 0x40
 8003036:	4b13      	ldr	r3, [pc, #76]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003042:	2200      	movs	r2, #0
 8003044:	2100      	movs	r1, #0
 8003046:	201c      	movs	r0, #28
 8003048:	f000 fe19 	bl	8003c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800304c:	201c      	movs	r0, #28
 800304e:	f000 fe32 	bl	8003cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003052:	e012      	b.n	800307a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a0b      	ldr	r2, [pc, #44]	@ (8003088 <HAL_TIM_Base_MspInit+0x74>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10d      	bne.n	800307a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003066:	4a07      	ldr	r2, [pc, #28]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 8003068:	f043 0308 	orr.w	r3, r3, #8
 800306c:	6413      	str	r3, [r2, #64]	@ 0x40
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <HAL_TIM_Base_MspInit+0x70>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	68bb      	ldr	r3, [r7, #8]
}
 800307a:	bf00      	nop
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40023800 	.word	0x40023800
 8003088:	40000c00 	.word	0x40000c00

0800308c <HAL_GPIO_EXTI_Callback>:

}

/* USER CODE BEGIN 1 */
// Interrupt callback function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_0) {  // Button pin
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <HAL_GPIO_EXTI_Callback+0x14>
    	// rotate stuff
    	transform_rotation();
 800309c:	f7fe f856 	bl	800114c <transform_rotation>
    }
}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <HAL_TIM_PeriodElapsedCallback>:

// Interrupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b8:	d101      	bne.n	80030be <HAL_TIM_PeriodElapsedCallback+0x16>
    	tick_Matrix();
 80030ba:	f7fe fc8b 	bl	80019d4 <tick_Matrix>
    }
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030ca:	bf00      	nop
 80030cc:	e7fd      	b.n	80030ca <NMI_Handler+0x4>

080030ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030ce:	b480      	push	{r7}
 80030d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030d2:	bf00      	nop
 80030d4:	e7fd      	b.n	80030d2 <HardFault_Handler+0x4>

080030d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d6:	b480      	push	{r7}
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030da:	bf00      	nop
 80030dc:	e7fd      	b.n	80030da <MemManage_Handler+0x4>

080030de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030de:	b480      	push	{r7}
 80030e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e2:	bf00      	nop
 80030e4:	e7fd      	b.n	80030e2 <BusFault_Handler+0x4>

080030e6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e6:	b480      	push	{r7}
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ea:	bf00      	nop
 80030ec:	e7fd      	b.n	80030ea <UsageFault_Handler+0x4>

080030ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800310a:	b480      	push	{r7}
 800310c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800311c:	f000 fc4e 	bl	80039bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}

08003124 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003128:	2001      	movs	r0, #1
 800312a:	f001 f8fd 	bl	8004328 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003138:	4802      	ldr	r0, [pc, #8]	@ (8003144 <TIM2_IRQHandler+0x10>)
 800313a:	f003 ff1f 	bl	8006f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20025bd8 	.word	0x20025bd8

08003148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003156:	2b00      	cmp	r3, #0
 8003158:	db0b      	blt.n	8003172 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	f003 021f 	and.w	r2, r3, #31
 8003160:	4907      	ldr	r1, [pc, #28]	@ (8003180 <__NVIC_EnableIRQ+0x38>)
 8003162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003166:	095b      	lsrs	r3, r3, #5
 8003168:	2001      	movs	r0, #1
 800316a:	fa00 f202 	lsl.w	r2, r0, r2
 800316e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	e000e100 	.word	0xe000e100

08003184 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports
    I2C3_MspInit();
 800318a:	f000 f9dd 	bl	8003548 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 800318e:	f000 f99d 	bl	80034cc <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003192:	2202      	movs	r2, #2
 8003194:	2103      	movs	r1, #3
 8003196:	2082      	movs	r0, #130	@ 0x82
 8003198:	f000 fa2a 	bl	80035f0 <I2C3_Write>
    HAL_Delay(5);
 800319c:	2005      	movs	r0, #5
 800319e:	f000 fc2d 	bl	80039fc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2103      	movs	r1, #3
 80031a6:	2082      	movs	r0, #130	@ 0x82
 80031a8:	f000 fa22 	bl	80035f0 <I2C3_Write>
    HAL_Delay(2);
 80031ac:	2002      	movs	r0, #2
 80031ae:	f000 fc25 	bl	80039fc <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80031b2:	1cba      	adds	r2, r7, #2
 80031b4:	2302      	movs	r3, #2
 80031b6:	2100      	movs	r1, #0
 80031b8:	2082      	movs	r0, #130	@ 0x82
 80031ba:	f000 fa69 	bl	8003690 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 80031be:	887b      	ldrh	r3, [r7, #2]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 80031c4:	887b      	ldrh	r3, [r7, #2]
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 80031d0:	88fb      	ldrh	r3, [r7, #6]
 80031d2:	f640 0211 	movw	r2, #2065	@ 0x811
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d001      	beq.n	80031de <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 80031da:	2303      	movs	r3, #3
 80031dc:	e095      	b.n	800330a <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80031de:	2202      	movs	r2, #2
 80031e0:	2103      	movs	r1, #3
 80031e2:	2082      	movs	r0, #130	@ 0x82
 80031e4:	f000 fa04 	bl	80035f0 <I2C3_Write>
    HAL_Delay(5);
 80031e8:	2005      	movs	r0, #5
 80031ea:	f000 fc07 	bl	80039fc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2103      	movs	r1, #3
 80031f2:	2082      	movs	r0, #130	@ 0x82
 80031f4:	f000 f9fc 	bl	80035f0 <I2C3_Write>
    HAL_Delay(2);
 80031f8:	2002      	movs	r0, #2
 80031fa:	f000 fbff 	bl	80039fc <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80031fe:	2004      	movs	r0, #4
 8003200:	f000 f887 	bl	8003312 <STMPE811_Read>
 8003204:	4603      	mov	r3, r0
 8003206:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8003208:	797b      	ldrb	r3, [r7, #5]
 800320a:	f023 0301 	bic.w	r3, r3, #1
 800320e:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8003210:	797b      	ldrb	r3, [r7, #5]
 8003212:	461a      	mov	r2, r3
 8003214:	2104      	movs	r1, #4
 8003216:	2082      	movs	r0, #130	@ 0x82
 8003218:	f000 f9ea 	bl	80035f0 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 800321c:	2004      	movs	r0, #4
 800321e:	f000 f878 	bl	8003312 <STMPE811_Read>
 8003222:	4603      	mov	r3, r0
 8003224:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8003226:	797b      	ldrb	r3, [r7, #5]
 8003228:	f023 0302 	bic.w	r3, r3, #2
 800322c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800322e:	797b      	ldrb	r3, [r7, #5]
 8003230:	461a      	mov	r2, r3
 8003232:	2104      	movs	r1, #4
 8003234:	2082      	movs	r0, #130	@ 0x82
 8003236:	f000 f9db 	bl	80035f0 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 800323a:	2249      	movs	r2, #73	@ 0x49
 800323c:	2120      	movs	r1, #32
 800323e:	2082      	movs	r0, #130	@ 0x82
 8003240:	f000 f9d6 	bl	80035f0 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8003244:	2002      	movs	r0, #2
 8003246:	f000 fbd9 	bl	80039fc <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 800324a:	2201      	movs	r2, #1
 800324c:	2121      	movs	r1, #33	@ 0x21
 800324e:	2082      	movs	r0, #130	@ 0x82
 8003250:	f000 f9ce 	bl	80035f0 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8003254:	2017      	movs	r0, #23
 8003256:	f000 f85c 	bl	8003312 <STMPE811_Read>
 800325a:	4603      	mov	r3, r0
 800325c:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 800325e:	797b      	ldrb	r3, [r7, #5]
 8003260:	f043 031e 	orr.w	r3, r3, #30
 8003264:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8003266:	797b      	ldrb	r3, [r7, #5]
 8003268:	461a      	mov	r2, r3
 800326a:	2117      	movs	r1, #23
 800326c:	2082      	movs	r0, #130	@ 0x82
 800326e:	f000 f9bf 	bl	80035f0 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8003272:	229a      	movs	r2, #154	@ 0x9a
 8003274:	2141      	movs	r1, #65	@ 0x41
 8003276:	2082      	movs	r0, #130	@ 0x82
 8003278:	f000 f9ba 	bl	80035f0 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 800327c:	2201      	movs	r2, #1
 800327e:	214a      	movs	r1, #74	@ 0x4a
 8003280:	2082      	movs	r0, #130	@ 0x82
 8003282:	f000 f9b5 	bl	80035f0 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003286:	2201      	movs	r2, #1
 8003288:	214b      	movs	r1, #75	@ 0x4b
 800328a:	2082      	movs	r0, #130	@ 0x82
 800328c:	f000 f9b0 	bl	80035f0 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003290:	2200      	movs	r2, #0
 8003292:	214b      	movs	r1, #75	@ 0x4b
 8003294:	2082      	movs	r0, #130	@ 0x82
 8003296:	f000 f9ab 	bl	80035f0 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 800329a:	2201      	movs	r2, #1
 800329c:	2156      	movs	r1, #86	@ 0x56
 800329e:	2082      	movs	r0, #130	@ 0x82
 80032a0:	f000 f9a6 	bl	80035f0 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 80032a4:	2201      	movs	r2, #1
 80032a6:	2158      	movs	r1, #88	@ 0x58
 80032a8:	2082      	movs	r0, #130	@ 0x82
 80032aa:	f000 f9a1 	bl	80035f0 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 80032ae:	2203      	movs	r2, #3
 80032b0:	2140      	movs	r1, #64	@ 0x40
 80032b2:	2082      	movs	r0, #130	@ 0x82
 80032b4:	f000 f99c 	bl	80035f0 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 80032b8:	22ff      	movs	r2, #255	@ 0xff
 80032ba:	210b      	movs	r1, #11
 80032bc:	2082      	movs	r0, #130	@ 0x82
 80032be:	f000 f997 	bl	80035f0 <I2C3_Write>

    /* Enable global interrupts */

    enableInterruptSupportForTouch();
 80032c2:	f000 f8c1 	bl	8003448 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 80032c6:	2009      	movs	r0, #9
 80032c8:	f000 f823 	bl	8003312 <STMPE811_Read>
 80032cc:	4603      	mov	r3, r0
 80032ce:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 80032d0:	797b      	ldrb	r3, [r7, #5]
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 80032d8:	797b      	ldrb	r3, [r7, #5]
 80032da:	461a      	mov	r2, r3
 80032dc:	2109      	movs	r1, #9
 80032de:	2082      	movs	r0, #130	@ 0x82
 80032e0:	f000 f986 	bl	80035f0 <I2C3_Write>

    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 80032e4:	200a      	movs	r0, #10
 80032e6:	f000 f814 	bl	8003312 <STMPE811_Read>
 80032ea:	4603      	mov	r3, r0
 80032ec:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 80032ee:	797b      	ldrb	r3, [r7, #5]
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 80032f6:	797b      	ldrb	r3, [r7, #5]
 80032f8:	461a      	mov	r2, r3
 80032fa:	210a      	movs	r1, #10
 80032fc:	2082      	movs	r0, #130	@ 0x82
 80032fe:	f000 f977 	bl	80035f0 <I2C3_Write>

    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8003302:	20c8      	movs	r0, #200	@ 0xc8
 8003304:	f000 fb7a 	bl	80039fc <HAL_Delay>

    return STMPE811_State_Ok;
 8003308:	2302      	movs	r3, #2

}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 800331c:	f107 020f 	add.w	r2, r7, #15
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	4619      	mov	r1, r3
 8003324:	2082      	movs	r0, #130	@ 0x82
 8003326:	f000 f98d 	bl	8003644 <I2C3_Read>

    return readData;
 800332a:	7bfb      	ldrb	r3, [r7, #15]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	460a      	mov	r2, r1
 800333e:	71fb      	strb	r3, [r7, #7]
 8003340:	4613      	mov	r3, r2
 8003342:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8003344:	79ba      	ldrb	r2, [r7, #6]
 8003346:	79fb      	ldrb	r3, [r7, #7]
 8003348:	4619      	mov	r1, r3
 800334a:	2082      	movs	r0, #130	@ 0x82
 800334c:	f000 f950 	bl	80035f0 <I2C3_Write>
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	799b      	ldrb	r3, [r3, #6]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d117      	bne.n	8003398 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f000 f9b1 	bl	80036d4 <TM_STMPE811_ReadX>
 8003372:	4603      	mov	r3, r0
 8003374:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003378:	b29a      	uxth	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	885b      	ldrh	r3, [r3, #2]
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fa04 	bl	8003790 <TM_STMPE811_ReadY>
 8003388:	4603      	mov	r3, r0
 800338a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800338e:	3301      	adds	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	805a      	strh	r2, [r3, #2]
 8003396:	e048      	b.n	800342a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	799b      	ldrb	r3, [r3, #6]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d112      	bne.n	80033c6 <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f000 f995 	bl	80036d4 <TM_STMPE811_ReadX>
 80033aa:	4603      	mov	r3, r0
 80033ac:	461a      	mov	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	885b      	ldrh	r3, [r3, #2]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 f9ea 	bl	8003790 <TM_STMPE811_ReadY>
 80033bc:	4603      	mov	r3, r0
 80033be:	461a      	mov	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	805a      	strh	r2, [r3, #2]
 80033c4:	e031      	b.n	800342a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	799b      	ldrb	r3, [r3, #6]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d115      	bne.n	80033fa <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	885b      	ldrh	r3, [r3, #2]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 f97e 	bl	80036d4 <TM_STMPE811_ReadX>
 80033d8:	4603      	mov	r3, r0
 80033da:	461a      	mov	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 f9d3 	bl	8003790 <TM_STMPE811_ReadY>
 80033ea:	4603      	mov	r3, r0
 80033ec:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80033f0:	3301      	adds	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	801a      	strh	r2, [r3, #0]
 80033f8:	e017      	b.n	800342a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	799b      	ldrb	r3, [r3, #6]
 80033fe:	2b03      	cmp	r3, #3
 8003400:	d113      	bne.n	800342a <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f000 f964 	bl	80036d4 <TM_STMPE811_ReadX>
 800340c:	4603      	mov	r3, r0
 800340e:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003412:	b29a      	uxth	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	881b      	ldrh	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f000 f9b7 	bl	8003790 <TM_STMPE811_ReadY>
 8003422:	4603      	mov	r3, r0
 8003424:	461a      	mov	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800342a:	2201      	movs	r2, #1
 800342c:	214b      	movs	r1, #75	@ 0x4b
 800342e:	2082      	movs	r0, #130	@ 0x82
 8003430:	f000 f8de 	bl	80035f0 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003434:	2200      	movs	r2, #0
 8003436:	214b      	movs	r1, #75	@ 0x4b
 8003438:	2082      	movs	r0, #130	@ 0x82
 800343a:	f000 f8d9 	bl	80035f0 <I2C3_Write>
}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <enableInterruptSupportForTouch>:
    return true;
}


void enableInterruptSupportForTouch(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344e:	2300      	movs	r3, #0
 8003450:	603b      	str	r3, [r7, #0]
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <enableInterruptSupportForTouch+0x5c>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003456:	4a13      	ldr	r2, [pc, #76]	@ (80034a4 <enableInterruptSupportForTouch+0x5c>)
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	6313      	str	r3, [r2, #48]	@ 0x30
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <enableInterruptSupportForTouch+0x5c>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	603b      	str	r3, [r7, #0]
 8003468:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800346a:	1d3b      	adds	r3, r7, #4
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	609a      	str	r2, [r3, #8]
 8003474:	60da      	str	r2, [r3, #12]
 8003476:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003478:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800347c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800347e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003482:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003488:	2302      	movs	r3, #2
 800348a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800348c:	1d3b      	adds	r3, r7, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4805      	ldr	r0, [pc, #20]	@ (80034a8 <enableInterruptSupportForTouch+0x60>)
 8003492:	f000 fc5f 	bl	8003d54 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003496:	2028      	movs	r0, #40	@ 0x28
 8003498:	f7ff fe56 	bl	8003148 <__NVIC_EnableIRQ>

}
 800349c:	bf00      	nop
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40020000 	.word	0x40020000

080034ac <verifyHAL_I2C_IS_OKAY>:


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80034b0:	4b05      	ldr	r3, [pc, #20]	@ (80034c8 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80034b8:	bf00      	nop
 80034ba:	e7fd      	b.n	80034b8 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20025cbc 	.word	0x20025cbc

080034cc <I2C3_Init>:

static void I2C3_Init()
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	603b      	str	r3, [r7, #0]
 80034d6:	4b18      	ldr	r3, [pc, #96]	@ (8003538 <I2C3_Init+0x6c>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <I2C3_Init+0x6c>)
 80034dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034e2:	4b15      	ldr	r3, [pc, #84]	@ (8003538 <I2C3_Init+0x6c>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 80034ee:	4b13      	ldr	r3, [pc, #76]	@ (800353c <I2C3_Init+0x70>)
 80034f0:	4a13      	ldr	r2, [pc, #76]	@ (8003540 <I2C3_Init+0x74>)
 80034f2:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80034f4:	4b11      	ldr	r3, [pc, #68]	@ (800353c <I2C3_Init+0x70>)
 80034f6:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <I2C3_Init+0x78>)
 80034f8:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80034fa:	4b10      	ldr	r3, [pc, #64]	@ (800353c <I2C3_Init+0x70>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8003500:	4b0e      	ldr	r3, [pc, #56]	@ (800353c <I2C3_Init+0x70>)
 8003502:	2200      	movs	r2, #0
 8003504:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003506:	4b0d      	ldr	r3, [pc, #52]	@ (800353c <I2C3_Init+0x70>)
 8003508:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800350c:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <I2C3_Init+0x70>)
 8003510:	2200      	movs	r2, #0
 8003512:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003514:	4b09      	ldr	r3, [pc, #36]	@ (800353c <I2C3_Init+0x70>)
 8003516:	2200      	movs	r2, #0
 8003518:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode?

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 800351a:	4808      	ldr	r0, [pc, #32]	@ (800353c <I2C3_Init+0x70>)
 800351c:	f000 ff1c 	bl	8004358 <HAL_I2C_Init>
 8003520:	4603      	mov	r3, r0
 8003522:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 800352a:	bf00      	nop
 800352c:	e7fd      	b.n	800352a <I2C3_Init+0x5e>
    }
    return;
 800352e:	bf00      	nop
}
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800
 800353c:	20025c68 	.word	0x20025c68
 8003540:	40005c00 	.word	0x40005c00
 8003544:	000186a0 	.word	0x000186a0

08003548 <I2C3_MspInit>:

// GPIO Initializations
static void I2C3_MspInit(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800354e:	f107 030c 	add.w	r3, r7, #12
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	605a      	str	r2, [r3, #4]
 8003558:	609a      	str	r2, [r3, #8]
 800355a:	60da      	str	r2, [r3, #12]
 800355c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]
 8003562:	4b20      	ldr	r3, [pc, #128]	@ (80035e4 <I2C3_MspInit+0x9c>)
 8003564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003566:	4a1f      	ldr	r2, [pc, #124]	@ (80035e4 <I2C3_MspInit+0x9c>)
 8003568:	f043 0304 	orr.w	r3, r3, #4
 800356c:	6313      	str	r3, [r2, #48]	@ 0x30
 800356e:	4b1d      	ldr	r3, [pc, #116]	@ (80035e4 <I2C3_MspInit+0x9c>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	f003 0304 	and.w	r3, r3, #4
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]

    // GPIOA
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	607b      	str	r3, [r7, #4]
 800357e:	4b19      	ldr	r3, [pc, #100]	@ (80035e4 <I2C3_MspInit+0x9c>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003582:	4a18      	ldr	r2, [pc, #96]	@ (80035e4 <I2C3_MspInit+0x9c>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6313      	str	r3, [r2, #48]	@ 0x30
 800358a:	4b16      	ldr	r3, [pc, #88]	@ (80035e4 <I2C3_MspInit+0x9c>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	607b      	str	r3, [r7, #4]
 8003594:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003596:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800359a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800359c:	2312      	movs	r3, #18
 800359e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a4:	2300      	movs	r3, #0
 80035a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80035a8:	2304      	movs	r3, #4
 80035aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80035ac:	f107 030c 	add.w	r3, r7, #12
 80035b0:	4619      	mov	r1, r3
 80035b2:	480d      	ldr	r0, [pc, #52]	@ (80035e8 <I2C3_MspInit+0xa0>)
 80035b4:	f000 fbce 	bl	8003d54 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80035b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035be:	2312      	movs	r3, #18
 80035c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80035ca:	2304      	movs	r3, #4
 80035cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80035ce:	f107 030c 	add.w	r3, r7, #12
 80035d2:	4619      	mov	r1, r3
 80035d4:	4805      	ldr	r0, [pc, #20]	@ (80035ec <I2C3_MspInit+0xa4>)
 80035d6:	f000 fbbd 	bl	8003d54 <HAL_GPIO_Init>

}
 80035da:	bf00      	nop
 80035dc:	3720      	adds	r7, #32
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40023800 	.word	0x40023800
 80035e8:	40020800 	.word	0x40020800
 80035ec:	40020000 	.word	0x40020000

080035f0 <I2C3_Write>:

// This function should only be used for single BYTE transfers
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b088      	sub	sp, #32
 80035f4:	af04      	add	r7, sp, #16
 80035f6:	4603      	mov	r3, r0
 80035f8:	80fb      	strh	r3, [r7, #6]
 80035fa:	460b      	mov	r3, r1
 80035fc:	717b      	strb	r3, [r7, #5]
 80035fe:	4613      	mov	r3, r2
 8003600:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8003602:	793b      	ldrb	r3, [r7, #4]
 8003604:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call?
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003606:	797b      	ldrb	r3, [r7, #5]
 8003608:	b29a      	uxth	r2, r3
 800360a:	88f9      	ldrh	r1, [r7, #6]
 800360c:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <I2C3_Write+0x48>)
 800360e:	9302      	str	r3, [sp, #8]
 8003610:	2301      	movs	r3, #1
 8003612:	9301      	str	r3, [sp, #4]
 8003614:	f107 030f 	add.w	r3, r7, #15
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	2301      	movs	r3, #1
 800361c:	4807      	ldr	r0, [pc, #28]	@ (800363c <I2C3_Write+0x4c>)
 800361e:	f000 ffdf 	bl	80045e0 <HAL_I2C_Mem_Write>
 8003622:	4603      	mov	r3, r0
 8003624:	461a      	mov	r2, r3
 8003626:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <I2C3_Write+0x50>)
 8003628:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 800362a:	f7ff ff3f 	bl	80034ac <verifyHAL_I2C_IS_OKAY>
}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	0003d090 	.word	0x0003d090
 800363c:	20025c68 	.word	0x20025c68
 8003640:	20025cbc 	.word	0x20025cbc

08003644 <I2C3_Read>:

// This function should only be used for single BYTE transfers
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af04      	add	r7, sp, #16
 800364a:	4603      	mov	r3, r0
 800364c:	603a      	str	r2, [r7, #0]
 800364e:	71fb      	strb	r3, [r7, #7]
 8003650:	460b      	mov	r3, r1
 8003652:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	b299      	uxth	r1, r3
 8003658:	79bb      	ldrb	r3, [r7, #6]
 800365a:	b29a      	uxth	r2, r3
 800365c:	4b09      	ldr	r3, [pc, #36]	@ (8003684 <I2C3_Read+0x40>)
 800365e:	9302      	str	r3, [sp, #8]
 8003660:	2301      	movs	r3, #1
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2301      	movs	r3, #1
 800366a:	4807      	ldr	r0, [pc, #28]	@ (8003688 <I2C3_Read+0x44>)
 800366c:	f001 f8b2 	bl	80047d4 <HAL_I2C_Mem_Read>
 8003670:	4603      	mov	r3, r0
 8003672:	461a      	mov	r2, r3
 8003674:	4b05      	ldr	r3, [pc, #20]	@ (800368c <I2C3_Read+0x48>)
 8003676:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003678:	f7ff ff18 	bl	80034ac <verifyHAL_I2C_IS_OKAY>
}
 800367c:	bf00      	nop
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	0003d090 	.word	0x0003d090
 8003688:	20025c68 	.word	0x20025c68
 800368c:	20025cbc 	.word	0x20025cbc

08003690 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af04      	add	r7, sp, #16
 8003696:	603a      	str	r2, [r7, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
 800369e:	460b      	mov	r3, r1
 80036a0:	71bb      	strb	r3, [r7, #6]
 80036a2:	4613      	mov	r3, r2
 80036a4:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	b299      	uxth	r1, r3
 80036aa:	79bb      	ldrb	r3, [r7, #6]
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	4b07      	ldr	r3, [pc, #28]	@ (80036cc <I2C3_MulitByteRead+0x3c>)
 80036b0:	9302      	str	r3, [sp, #8]
 80036b2:	88bb      	ldrh	r3, [r7, #4]
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	2301      	movs	r3, #1
 80036bc:	4804      	ldr	r0, [pc, #16]	@ (80036d0 <I2C3_MulitByteRead+0x40>)
 80036be:	f001 f889 	bl	80047d4 <HAL_I2C_Mem_Read>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	0003d090 	.word	0x0003d090
 80036d0:	20025c68 	.word	0x20025c68

080036d4 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 80036de:	204d      	movs	r0, #77	@ 0x4d
 80036e0:	f7ff fe17 	bl	8003312 <STMPE811_Read>
 80036e4:	4603      	mov	r3, r0
 80036e6:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 80036e8:	204e      	movs	r0, #78	@ 0x4e
 80036ea:	f7ff fe12 	bl	8003312 <STMPE811_Read>
 80036ee:	4603      	mov	r3, r0
 80036f0:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80036f2:	7a7b      	ldrb	r3, [r7, #9]
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	b21a      	sxth	r2, r3
 80036f8:	7a3b      	ldrb	r3, [r7, #8]
 80036fa:	b21b      	sxth	r3, r3
 80036fc:	4313      	orrs	r3, r2
 80036fe:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8003700:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003704:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003708:	4293      	cmp	r3, r2
 800370a:	dc06      	bgt.n	800371a <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 800370c:	89fb      	ldrh	r3, [r7, #14]
 800370e:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8003712:	330c      	adds	r3, #12
 8003714:	b29b      	uxth	r3, r3
 8003716:	81fb      	strh	r3, [r7, #14]
 8003718:	e005      	b.n	8003726 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 800371a:	89fb      	ldrh	r3, [r7, #14]
 800371c:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8003720:	3308      	adds	r3, #8
 8003722:	b29b      	uxth	r3, r3
 8003724:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8003726:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800372a:	4a18      	ldr	r2, [pc, #96]	@ (800378c <TM_STMPE811_ReadX+0xb8>)
 800372c:	fb82 1203 	smull	r1, r2, r2, r3
 8003730:	441a      	add	r2, r3
 8003732:	10d2      	asrs	r2, r2, #3
 8003734:	17db      	asrs	r3, r3, #31
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 800373a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800373e:	2bef      	cmp	r3, #239	@ 0xef
 8003740:	dd02      	ble.n	8003748 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8003742:	23ef      	movs	r3, #239	@ 0xef
 8003744:	81fb      	strh	r3, [r7, #14]
 8003746:	e005      	b.n	8003754 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8003748:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800374c:	2b00      	cmp	r3, #0
 800374e:	da01      	bge.n	8003754 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8003754:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003758:	88fb      	ldrh	r3, [r7, #6]
 800375a:	429a      	cmp	r2, r3
 800375c:	dd05      	ble.n	800376a <TM_STMPE811_ReadX+0x96>
 800375e:	89fa      	ldrh	r2, [r7, #14]
 8003760:	88fb      	ldrh	r3, [r7, #6]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	b29b      	uxth	r3, r3
 8003766:	b21b      	sxth	r3, r3
 8003768:	e004      	b.n	8003774 <TM_STMPE811_ReadX+0xa0>
 800376a:	89fb      	ldrh	r3, [r7, #14]
 800376c:	88fa      	ldrh	r2, [r7, #6]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	b29b      	uxth	r3, r3
 8003772:	b21b      	sxth	r3, r3
 8003774:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8003776:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800377a:	2b04      	cmp	r3, #4
 800377c:	dd01      	ble.n	8003782 <TM_STMPE811_ReadX+0xae>
        return val;
 800377e:	89fb      	ldrh	r3, [r7, #14]
 8003780:	e000      	b.n	8003784 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8003782:	88fb      	ldrh	r3, [r7, #6]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	88888889 	.word	0x88888889

08003790 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 800379a:	204f      	movs	r0, #79	@ 0x4f
 800379c:	f7ff fdb9 	bl	8003312 <STMPE811_Read>
 80037a0:	4603      	mov	r3, r0
 80037a2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80037a4:	2050      	movs	r0, #80	@ 0x50
 80037a6:	f7ff fdb4 	bl	8003312 <STMPE811_Read>
 80037aa:	4603      	mov	r3, r0
 80037ac:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80037ae:	7a7b      	ldrb	r3, [r7, #9]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	b21a      	sxth	r2, r3
 80037b4:	7a3b      	ldrb	r3, [r7, #8]
 80037b6:	b21b      	sxth	r3, r3
 80037b8:	4313      	orrs	r3, r2
 80037ba:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 80037bc:	89fb      	ldrh	r3, [r7, #14]
 80037be:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 80037c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ca:	4a19      	ldr	r2, [pc, #100]	@ (8003830 <TM_STMPE811_ReadY+0xa0>)
 80037cc:	fb82 1203 	smull	r1, r2, r2, r3
 80037d0:	1052      	asrs	r2, r2, #1
 80037d2:	17db      	asrs	r3, r3, #31
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 80037d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	dc02      	bgt.n	80037e6 <TM_STMPE811_ReadY+0x56>
        val = 0;
 80037e0:	2300      	movs	r3, #0
 80037e2:	81fb      	strh	r3, [r7, #14]
 80037e4:	e007      	b.n	80037f6 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 80037e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037ee:	db02      	blt.n	80037f6 <TM_STMPE811_ReadY+0x66>
        val = 319;
 80037f0:	f240 133f 	movw	r3, #319	@ 0x13f
 80037f4:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 80037f6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	dd05      	ble.n	800380c <TM_STMPE811_ReadY+0x7c>
 8003800:	89fa      	ldrh	r2, [r7, #14]
 8003802:	88fb      	ldrh	r3, [r7, #6]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	b29b      	uxth	r3, r3
 8003808:	b21b      	sxth	r3, r3
 800380a:	e004      	b.n	8003816 <TM_STMPE811_ReadY+0x86>
 800380c:	89fb      	ldrh	r3, [r7, #14]
 800380e:	88fa      	ldrh	r2, [r7, #6]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	b29b      	uxth	r3, r3
 8003814:	b21b      	sxth	r3, r3
 8003816:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8003818:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800381c:	2b04      	cmp	r3, #4
 800381e:	dd01      	ble.n	8003824 <TM_STMPE811_ReadY+0x94>
        return val;
 8003820:	89fb      	ldrh	r3, [r7, #14]
 8003822:	e000      	b.n	8003826 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8003824:	88fb      	ldrh	r3, [r7, #6]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	2e8ba2e9 	.word	0x2e8ba2e9

08003834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800383c:	4a14      	ldr	r2, [pc, #80]	@ (8003890 <_sbrk+0x5c>)
 800383e:	4b15      	ldr	r3, [pc, #84]	@ (8003894 <_sbrk+0x60>)
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003848:	4b13      	ldr	r3, [pc, #76]	@ (8003898 <_sbrk+0x64>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003850:	4b11      	ldr	r3, [pc, #68]	@ (8003898 <_sbrk+0x64>)
 8003852:	4a12      	ldr	r2, [pc, #72]	@ (800389c <_sbrk+0x68>)
 8003854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003856:	4b10      	ldr	r3, [pc, #64]	@ (8003898 <_sbrk+0x64>)
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4413      	add	r3, r2
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	429a      	cmp	r2, r3
 8003862:	d207      	bcs.n	8003874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003864:	f004 fb18 	bl	8007e98 <__errno>
 8003868:	4603      	mov	r3, r0
 800386a:	220c      	movs	r2, #12
 800386c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800386e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003872:	e009      	b.n	8003888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003874:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <_sbrk+0x64>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800387a:	4b07      	ldr	r3, [pc, #28]	@ (8003898 <_sbrk+0x64>)
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4413      	add	r3, r2
 8003882:	4a05      	ldr	r2, [pc, #20]	@ (8003898 <_sbrk+0x64>)
 8003884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003886:	68fb      	ldr	r3, [r7, #12]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	20030000 	.word	0x20030000
 8003894:	00000400 	.word	0x00000400
 8003898:	20025cc0 	.word	0x20025cc0
 800389c:	20025ec0 	.word	0x20025ec0

080038a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038a4:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <SystemInit+0x20>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038aa:	4a05      	ldr	r2, [pc, #20]	@ (80038c0 <SystemInit+0x20>)
 80038ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038b4:	bf00      	nop
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80038c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80038c8:	f7ff ffea 	bl	80038a0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038cc:	480c      	ldr	r0, [pc, #48]	@ (8003900 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038ce:	490d      	ldr	r1, [pc, #52]	@ (8003904 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003908 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038d4:	e002      	b.n	80038dc <LoopCopyDataInit>

080038d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038da:	3304      	adds	r3, #4

080038dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038e0:	d3f9      	bcc.n	80038d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038e2:	4a0a      	ldr	r2, [pc, #40]	@ (800390c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003910 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038e8:	e001      	b.n	80038ee <LoopFillZerobss>

080038ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038ec:	3204      	adds	r2, #4

080038ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038f0:	d3fb      	bcc.n	80038ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80038f2:	f004 fad7 	bl	8007ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038f6:	f7fe fcdb 	bl	80022b0 <main>
  bx  lr    
 80038fa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80038fc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003904:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003908:	08008e18 	.word	0x08008e18
  ldr r2, =_sbss
 800390c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8003910:	20025ec0 	.word	0x20025ec0

08003914 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003914:	e7fe      	b.n	8003914 <ADC_IRQHandler>
	...

08003918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800391c:	4b0e      	ldr	r3, [pc, #56]	@ (8003958 <HAL_Init+0x40>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a0d      	ldr	r2, [pc, #52]	@ (8003958 <HAL_Init+0x40>)
 8003922:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003926:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003928:	4b0b      	ldr	r3, [pc, #44]	@ (8003958 <HAL_Init+0x40>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a0a      	ldr	r2, [pc, #40]	@ (8003958 <HAL_Init+0x40>)
 800392e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003932:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003934:	4b08      	ldr	r3, [pc, #32]	@ (8003958 <HAL_Init+0x40>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a07      	ldr	r2, [pc, #28]	@ (8003958 <HAL_Init+0x40>)
 800393a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800393e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003940:	2003      	movs	r0, #3
 8003942:	f000 f991 	bl	8003c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003946:	2000      	movs	r0, #0
 8003948:	f000 f808 	bl	800395c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800394c:	f7ff f920 	bl	8002b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40023c00 	.word	0x40023c00

0800395c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003964:	4b12      	ldr	r3, [pc, #72]	@ (80039b0 <HAL_InitTick+0x54>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	4b12      	ldr	r3, [pc, #72]	@ (80039b4 <HAL_InitTick+0x58>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	4619      	mov	r1, r3
 800396e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003972:	fbb3 f3f1 	udiv	r3, r3, r1
 8003976:	fbb2 f3f3 	udiv	r3, r2, r3
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f9b7 	bl	8003cee <HAL_SYSTICK_Config>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e00e      	b.n	80039a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b0f      	cmp	r3, #15
 800398e:	d80a      	bhi.n	80039a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003990:	2200      	movs	r2, #0
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003998:	f000 f971 	bl	8003c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800399c:	4a06      	ldr	r2, [pc, #24]	@ (80039b8 <HAL_InitTick+0x5c>)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	e000      	b.n	80039a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	20000004 	.word	0x20000004
 80039b4:	2000000c 	.word	0x2000000c
 80039b8:	20000008 	.word	0x20000008

080039bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039c0:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <HAL_IncTick+0x20>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <HAL_IncTick+0x24>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4413      	add	r3, r2
 80039cc:	4a04      	ldr	r2, [pc, #16]	@ (80039e0 <HAL_IncTick+0x24>)
 80039ce:	6013      	str	r3, [r2, #0]
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	2000000c 	.word	0x2000000c
 80039e0:	20025cc4 	.word	0x20025cc4

080039e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  return uwTick;
 80039e8:	4b03      	ldr	r3, [pc, #12]	@ (80039f8 <HAL_GetTick+0x14>)
 80039ea:	681b      	ldr	r3, [r3, #0]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	20025cc4 	.word	0x20025cc4

080039fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a04:	f7ff ffee 	bl	80039e4 <HAL_GetTick>
 8003a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a14:	d005      	beq.n	8003a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a16:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <HAL_Delay+0x44>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4413      	add	r3, r2
 8003a20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a22:	bf00      	nop
 8003a24:	f7ff ffde 	bl	80039e4 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d8f7      	bhi.n	8003a24 <HAL_Delay+0x28>
  {
  }
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	2000000c 	.word	0x2000000c

08003a44 <__NVIC_SetPriorityGrouping>:
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a54:	4b0c      	ldr	r3, [pc, #48]	@ (8003a88 <__NVIC_SetPriorityGrouping+0x44>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a60:	4013      	ands	r3, r2
 8003a62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a76:	4a04      	ldr	r2, [pc, #16]	@ (8003a88 <__NVIC_SetPriorityGrouping+0x44>)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	60d3      	str	r3, [r2, #12]
}
 8003a7c:	bf00      	nop
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	e000ed00 	.word	0xe000ed00

08003a8c <__NVIC_GetPriorityGrouping>:
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a90:	4b04      	ldr	r3, [pc, #16]	@ (8003aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	0a1b      	lsrs	r3, r3, #8
 8003a96:	f003 0307 	and.w	r3, r3, #7
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	e000ed00 	.word	0xe000ed00

08003aa8 <__NVIC_EnableIRQ>:
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	db0b      	blt.n	8003ad2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	f003 021f 	and.w	r2, r3, #31
 8003ac0:	4907      	ldr	r1, [pc, #28]	@ (8003ae0 <__NVIC_EnableIRQ+0x38>)
 8003ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac6:	095b      	lsrs	r3, r3, #5
 8003ac8:	2001      	movs	r0, #1
 8003aca:	fa00 f202 	lsl.w	r2, r0, r2
 8003ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	e000e100 	.word	0xe000e100

08003ae4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	db12      	blt.n	8003b1c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003af6:	79fb      	ldrb	r3, [r7, #7]
 8003af8:	f003 021f 	and.w	r2, r3, #31
 8003afc:	490a      	ldr	r1, [pc, #40]	@ (8003b28 <__NVIC_DisableIRQ+0x44>)
 8003afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b02:	095b      	lsrs	r3, r3, #5
 8003b04:	2001      	movs	r0, #1
 8003b06:	fa00 f202 	lsl.w	r2, r0, r2
 8003b0a:	3320      	adds	r3, #32
 8003b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b10:	f3bf 8f4f 	dsb	sy
}
 8003b14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b16:	f3bf 8f6f 	isb	sy
}
 8003b1a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	e000e100 	.word	0xe000e100

08003b2c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	db0c      	blt.n	8003b58 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	4907      	ldr	r1, [pc, #28]	@ (8003b64 <__NVIC_ClearPendingIRQ+0x38>)
 8003b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2001      	movs	r0, #1
 8003b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b52:	3360      	adds	r3, #96	@ 0x60
 8003b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	e000e100 	.word	0xe000e100

08003b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	6039      	str	r1, [r7, #0]
 8003b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	db0a      	blt.n	8003b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	490c      	ldr	r1, [pc, #48]	@ (8003bb4 <__NVIC_SetPriority+0x4c>)
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	0112      	lsls	r2, r2, #4
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b90:	e00a      	b.n	8003ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	4908      	ldr	r1, [pc, #32]	@ (8003bb8 <__NVIC_SetPriority+0x50>)
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	3b04      	subs	r3, #4
 8003ba0:	0112      	lsls	r2, r2, #4
 8003ba2:	b2d2      	uxtb	r2, r2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	761a      	strb	r2, [r3, #24]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	e000e100 	.word	0xe000e100
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b089      	sub	sp, #36	@ 0x24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f1c3 0307 	rsb	r3, r3, #7
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	bf28      	it	cs
 8003bda:	2304      	movcs	r3, #4
 8003bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	3304      	adds	r3, #4
 8003be2:	2b06      	cmp	r3, #6
 8003be4:	d902      	bls.n	8003bec <NVIC_EncodePriority+0x30>
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	3b03      	subs	r3, #3
 8003bea:	e000      	b.n	8003bee <NVIC_EncodePriority+0x32>
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	43da      	mvns	r2, r3
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	401a      	ands	r2, r3
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0e:	43d9      	mvns	r1, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c14:	4313      	orrs	r3, r2
         );
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3724      	adds	r7, #36	@ 0x24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
	...

08003c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c34:	d301      	bcc.n	8003c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c36:	2301      	movs	r3, #1
 8003c38:	e00f      	b.n	8003c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c64 <SysTick_Config+0x40>)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c42:	210f      	movs	r1, #15
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c48:	f7ff ff8e 	bl	8003b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <SysTick_Config+0x40>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c52:	4b04      	ldr	r3, [pc, #16]	@ (8003c64 <SysTick_Config+0x40>)
 8003c54:	2207      	movs	r2, #7
 8003c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	e000e010 	.word	0xe000e010

08003c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff fee7 	bl	8003a44 <__NVIC_SetPriorityGrouping>
}
 8003c76:	bf00      	nop
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	4603      	mov	r3, r0
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607a      	str	r2, [r7, #4]
 8003c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c90:	f7ff fefc 	bl	8003a8c <__NVIC_GetPriorityGrouping>
 8003c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	6978      	ldr	r0, [r7, #20]
 8003c9c:	f7ff ff8e 	bl	8003bbc <NVIC_EncodePriority>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff5d 	bl	8003b68 <__NVIC_SetPriority>
}
 8003cae:	bf00      	nop
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff feef 	bl	8003aa8 <__NVIC_EnableIRQ>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	4603      	mov	r3, r0
 8003cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff feff 	bl	8003ae4 <__NVIC_DisableIRQ>
}
 8003ce6:	bf00      	nop
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7ff ff94 	bl	8003c24 <SysTick_Config>
 8003cfc:	4603      	mov	r3, r0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ff09 	bl	8003b2c <__NVIC_ClearPendingIRQ>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 031f 	and.w	r3, r3, #31
 8003d36:	2201      	movs	r2, #1
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8003d3e:	4a04      	ldr	r2, [pc, #16]	@ (8003d50 <HAL_EXTI_ClearPending+0x2c>)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6153      	str	r3, [r2, #20]
}
 8003d44:	bf00      	nop
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	40013c00 	.word	0x40013c00

08003d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b089      	sub	sp, #36	@ 0x24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d62:	2300      	movs	r3, #0
 8003d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	e177      	b.n	8004060 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d70:	2201      	movs	r2, #1
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4013      	ands	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	f040 8166 	bne.w	800405a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d005      	beq.n	8003da6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d130      	bne.n	8003e08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	2203      	movs	r2, #3
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	43db      	mvns	r3, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ddc:	2201      	movs	r2, #1
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	091b      	lsrs	r3, r3, #4
 8003df2:	f003 0201 	and.w	r2, r3, #1
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d017      	beq.n	8003e44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	2203      	movs	r2, #3
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d123      	bne.n	8003e98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	08da      	lsrs	r2, r3, #3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3208      	adds	r2, #8
 8003e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	220f      	movs	r2, #15
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4013      	ands	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	08da      	lsrs	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3208      	adds	r2, #8
 8003e92:	69b9      	ldr	r1, [r7, #24]
 8003e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f003 0203 	and.w	r2, r3, #3
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 80c0 	beq.w	800405a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eda:	2300      	movs	r3, #0
 8003edc:	60fb      	str	r3, [r7, #12]
 8003ede:	4b66      	ldr	r3, [pc, #408]	@ (8004078 <HAL_GPIO_Init+0x324>)
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	4a65      	ldr	r2, [pc, #404]	@ (8004078 <HAL_GPIO_Init+0x324>)
 8003ee4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ee8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eea:	4b63      	ldr	r3, [pc, #396]	@ (8004078 <HAL_GPIO_Init+0x324>)
 8003eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ef2:	60fb      	str	r3, [r7, #12]
 8003ef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ef6:	4a61      	ldr	r2, [pc, #388]	@ (800407c <HAL_GPIO_Init+0x328>)
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	089b      	lsrs	r3, r3, #2
 8003efc:	3302      	adds	r3, #2
 8003efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	220f      	movs	r2, #15
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43db      	mvns	r3, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4013      	ands	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a58      	ldr	r2, [pc, #352]	@ (8004080 <HAL_GPIO_Init+0x32c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d037      	beq.n	8003f92 <HAL_GPIO_Init+0x23e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a57      	ldr	r2, [pc, #348]	@ (8004084 <HAL_GPIO_Init+0x330>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d031      	beq.n	8003f8e <HAL_GPIO_Init+0x23a>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a56      	ldr	r2, [pc, #344]	@ (8004088 <HAL_GPIO_Init+0x334>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d02b      	beq.n	8003f8a <HAL_GPIO_Init+0x236>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a55      	ldr	r2, [pc, #340]	@ (800408c <HAL_GPIO_Init+0x338>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d025      	beq.n	8003f86 <HAL_GPIO_Init+0x232>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a54      	ldr	r2, [pc, #336]	@ (8004090 <HAL_GPIO_Init+0x33c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d01f      	beq.n	8003f82 <HAL_GPIO_Init+0x22e>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a53      	ldr	r2, [pc, #332]	@ (8004094 <HAL_GPIO_Init+0x340>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d019      	beq.n	8003f7e <HAL_GPIO_Init+0x22a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a52      	ldr	r2, [pc, #328]	@ (8004098 <HAL_GPIO_Init+0x344>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d013      	beq.n	8003f7a <HAL_GPIO_Init+0x226>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a51      	ldr	r2, [pc, #324]	@ (800409c <HAL_GPIO_Init+0x348>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d00d      	beq.n	8003f76 <HAL_GPIO_Init+0x222>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a50      	ldr	r2, [pc, #320]	@ (80040a0 <HAL_GPIO_Init+0x34c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d007      	beq.n	8003f72 <HAL_GPIO_Init+0x21e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a4f      	ldr	r2, [pc, #316]	@ (80040a4 <HAL_GPIO_Init+0x350>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d101      	bne.n	8003f6e <HAL_GPIO_Init+0x21a>
 8003f6a:	2309      	movs	r3, #9
 8003f6c:	e012      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f6e:	230a      	movs	r3, #10
 8003f70:	e010      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f72:	2308      	movs	r3, #8
 8003f74:	e00e      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f76:	2307      	movs	r3, #7
 8003f78:	e00c      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f7a:	2306      	movs	r3, #6
 8003f7c:	e00a      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f7e:	2305      	movs	r3, #5
 8003f80:	e008      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f82:	2304      	movs	r3, #4
 8003f84:	e006      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f86:	2303      	movs	r3, #3
 8003f88:	e004      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	e002      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <HAL_GPIO_Init+0x240>
 8003f92:	2300      	movs	r3, #0
 8003f94:	69fa      	ldr	r2, [r7, #28]
 8003f96:	f002 0203 	and.w	r2, r2, #3
 8003f9a:	0092      	lsls	r2, r2, #2
 8003f9c:	4093      	lsls	r3, r2
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fa4:	4935      	ldr	r1, [pc, #212]	@ (800407c <HAL_GPIO_Init+0x328>)
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	089b      	lsrs	r3, r3, #2
 8003faa:	3302      	adds	r3, #2
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fb2:	4b3d      	ldr	r3, [pc, #244]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fd6:	4a34      	ldr	r2, [pc, #208]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fdc:	4b32      	ldr	r3, [pc, #200]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004000:	4a29      	ldr	r2, [pc, #164]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004006:	4b28      	ldr	r3, [pc, #160]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	43db      	mvns	r3, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4013      	ands	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800402a:	4a1f      	ldr	r2, [pc, #124]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004030:	4b1d      	ldr	r3, [pc, #116]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	43db      	mvns	r3, r3
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	4013      	ands	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004054:	4a14      	ldr	r2, [pc, #80]	@ (80040a8 <HAL_GPIO_Init+0x354>)
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	3301      	adds	r3, #1
 800405e:	61fb      	str	r3, [r7, #28]
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2b0f      	cmp	r3, #15
 8004064:	f67f ae84 	bls.w	8003d70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	3724      	adds	r7, #36	@ 0x24
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	40023800 	.word	0x40023800
 800407c:	40013800 	.word	0x40013800
 8004080:	40020000 	.word	0x40020000
 8004084:	40020400 	.word	0x40020400
 8004088:	40020800 	.word	0x40020800
 800408c:	40020c00 	.word	0x40020c00
 8004090:	40021000 	.word	0x40021000
 8004094:	40021400 	.word	0x40021400
 8004098:	40021800 	.word	0x40021800
 800409c:	40021c00 	.word	0x40021c00
 80040a0:	40022000 	.word	0x40022000
 80040a4:	40022400 	.word	0x40022400
 80040a8:	40013c00 	.word	0x40013c00

080040ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040b6:	2300      	movs	r3, #0
 80040b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80040be:	2300      	movs	r3, #0
 80040c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c2:	2300      	movs	r3, #0
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	e0d9      	b.n	800427c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040c8:	2201      	movs	r2, #1
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80040d2:	683a      	ldr	r2, [r7, #0]
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	4013      	ands	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	429a      	cmp	r2, r3
 80040e0:	f040 80c9 	bne.w	8004276 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80040e4:	4a6b      	ldr	r2, [pc, #428]	@ (8004294 <HAL_GPIO_DeInit+0x1e8>)
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	089b      	lsrs	r3, r3, #2
 80040ea:	3302      	adds	r3, #2
 80040ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0303 	and.w	r3, r3, #3
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	220f      	movs	r2, #15
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	4013      	ands	r3, r2
 8004104:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a63      	ldr	r2, [pc, #396]	@ (8004298 <HAL_GPIO_DeInit+0x1ec>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d037      	beq.n	800417e <HAL_GPIO_DeInit+0xd2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a62      	ldr	r2, [pc, #392]	@ (800429c <HAL_GPIO_DeInit+0x1f0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d031      	beq.n	800417a <HAL_GPIO_DeInit+0xce>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a61      	ldr	r2, [pc, #388]	@ (80042a0 <HAL_GPIO_DeInit+0x1f4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d02b      	beq.n	8004176 <HAL_GPIO_DeInit+0xca>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a60      	ldr	r2, [pc, #384]	@ (80042a4 <HAL_GPIO_DeInit+0x1f8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d025      	beq.n	8004172 <HAL_GPIO_DeInit+0xc6>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a5f      	ldr	r2, [pc, #380]	@ (80042a8 <HAL_GPIO_DeInit+0x1fc>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d01f      	beq.n	800416e <HAL_GPIO_DeInit+0xc2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a5e      	ldr	r2, [pc, #376]	@ (80042ac <HAL_GPIO_DeInit+0x200>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d019      	beq.n	800416a <HAL_GPIO_DeInit+0xbe>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a5d      	ldr	r2, [pc, #372]	@ (80042b0 <HAL_GPIO_DeInit+0x204>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d013      	beq.n	8004166 <HAL_GPIO_DeInit+0xba>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a5c      	ldr	r2, [pc, #368]	@ (80042b4 <HAL_GPIO_DeInit+0x208>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d00d      	beq.n	8004162 <HAL_GPIO_DeInit+0xb6>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a5b      	ldr	r2, [pc, #364]	@ (80042b8 <HAL_GPIO_DeInit+0x20c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d007      	beq.n	800415e <HAL_GPIO_DeInit+0xb2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a5a      	ldr	r2, [pc, #360]	@ (80042bc <HAL_GPIO_DeInit+0x210>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d101      	bne.n	800415a <HAL_GPIO_DeInit+0xae>
 8004156:	2309      	movs	r3, #9
 8004158:	e012      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800415a:	230a      	movs	r3, #10
 800415c:	e010      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800415e:	2308      	movs	r3, #8
 8004160:	e00e      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 8004162:	2307      	movs	r3, #7
 8004164:	e00c      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 8004166:	2306      	movs	r3, #6
 8004168:	e00a      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800416a:	2305      	movs	r3, #5
 800416c:	e008      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800416e:	2304      	movs	r3, #4
 8004170:	e006      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 8004172:	2303      	movs	r3, #3
 8004174:	e004      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 8004176:	2302      	movs	r3, #2
 8004178:	e002      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800417a:	2301      	movs	r3, #1
 800417c:	e000      	b.n	8004180 <HAL_GPIO_DeInit+0xd4>
 800417e:	2300      	movs	r3, #0
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	f002 0203 	and.w	r2, r2, #3
 8004186:	0092      	lsls	r2, r2, #2
 8004188:	4093      	lsls	r3, r2
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	429a      	cmp	r2, r3
 800418e:	d132      	bne.n	80041f6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004190:	4b4b      	ldr	r3, [pc, #300]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	43db      	mvns	r3, r3
 8004198:	4949      	ldr	r1, [pc, #292]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 800419a:	4013      	ands	r3, r2
 800419c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800419e:	4b48      	ldr	r3, [pc, #288]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	43db      	mvns	r3, r3
 80041a6:	4946      	ldr	r1, [pc, #280]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80041ac:	4b44      	ldr	r3, [pc, #272]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	43db      	mvns	r3, r3
 80041b4:	4942      	ldr	r1, [pc, #264]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041b6:	4013      	ands	r3, r2
 80041b8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80041ba:	4b41      	ldr	r3, [pc, #260]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041bc:	689a      	ldr	r2, [r3, #8]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	43db      	mvns	r3, r3
 80041c2:	493f      	ldr	r1, [pc, #252]	@ (80042c0 <HAL_GPIO_DeInit+0x214>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	220f      	movs	r2, #15
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80041d8:	4a2e      	ldr	r2, [pc, #184]	@ (8004294 <HAL_GPIO_DeInit+0x1e8>)
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	3302      	adds	r3, #2
 80041e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	43da      	mvns	r2, r3
 80041e8:	482a      	ldr	r0, [pc, #168]	@ (8004294 <HAL_GPIO_DeInit+0x1e8>)
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	089b      	lsrs	r3, r3, #2
 80041ee:	400a      	ands	r2, r1
 80041f0:	3302      	adds	r3, #2
 80041f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	2103      	movs	r1, #3
 8004200:	fa01 f303 	lsl.w	r3, r1, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	401a      	ands	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	08da      	lsrs	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3208      	adds	r2, #8
 8004214:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	220f      	movs	r2, #15
 8004222:	fa02 f303 	lsl.w	r3, r2, r3
 8004226:	43db      	mvns	r3, r3
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	08d2      	lsrs	r2, r2, #3
 800422c:	4019      	ands	r1, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3208      	adds	r2, #8
 8004232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	2103      	movs	r1, #3
 8004240:	fa01 f303 	lsl.w	r3, r1, r3
 8004244:	43db      	mvns	r3, r3
 8004246:	401a      	ands	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	2101      	movs	r1, #1
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	fa01 f303 	lsl.w	r3, r1, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	401a      	ands	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689a      	ldr	r2, [r3, #8]
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	2103      	movs	r1, #3
 800426a:	fa01 f303 	lsl.w	r3, r1, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	401a      	ands	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	3301      	adds	r3, #1
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2b0f      	cmp	r3, #15
 8004280:	f67f af22 	bls.w	80040c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004284:	bf00      	nop
 8004286:	bf00      	nop
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	40013800 	.word	0x40013800
 8004298:	40020000 	.word	0x40020000
 800429c:	40020400 	.word	0x40020400
 80042a0:	40020800 	.word	0x40020800
 80042a4:	40020c00 	.word	0x40020c00
 80042a8:	40021000 	.word	0x40021000
 80042ac:	40021400 	.word	0x40021400
 80042b0:	40021800 	.word	0x40021800
 80042b4:	40021c00 	.word	0x40021c00
 80042b8:	40022000 	.word	0x40022000
 80042bc:	40022400 	.word	0x40022400
 80042c0:	40013c00 	.word	0x40013c00

080042c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	691a      	ldr	r2, [r3, #16]
 80042d4:	887b      	ldrh	r3, [r7, #2]
 80042d6:	4013      	ands	r3, r2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d002      	beq.n	80042e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042dc:	2301      	movs	r3, #1
 80042de:	73fb      	strb	r3, [r7, #15]
 80042e0:	e001      	b.n	80042e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	460b      	mov	r3, r1
 80042fe:	807b      	strh	r3, [r7, #2]
 8004300:	4613      	mov	r3, r2
 8004302:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004304:	787b      	ldrb	r3, [r7, #1]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800430a:	887a      	ldrh	r2, [r7, #2]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004310:	e003      	b.n	800431a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004312:	887b      	ldrh	r3, [r7, #2]
 8004314:	041a      	lsls	r2, r3, #16
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	619a      	str	r2, [r3, #24]
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
	...

08004328 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004332:	4b08      	ldr	r3, [pc, #32]	@ (8004354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004334:	695a      	ldr	r2, [r3, #20]
 8004336:	88fb      	ldrh	r3, [r7, #6]
 8004338:	4013      	ands	r3, r2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d006      	beq.n	800434c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800433e:	4a05      	ldr	r2, [pc, #20]	@ (8004354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004340:	88fb      	ldrh	r3, [r7, #6]
 8004342:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	4618      	mov	r0, r3
 8004348:	f7fe fea0 	bl	800308c <HAL_GPIO_EXTI_Callback>
  }
}
 800434c:	bf00      	nop
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	40013c00 	.word	0x40013c00

08004358 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e12b      	b.n	80045c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fe fc2e 	bl	8002be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2224      	movs	r2, #36	@ 0x24
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 0201 	bic.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043bc:	f001 ff82 	bl	80062c4 <HAL_RCC_GetPCLK1Freq>
 80043c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4a81      	ldr	r2, [pc, #516]	@ (80045cc <HAL_I2C_Init+0x274>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d807      	bhi.n	80043dc <HAL_I2C_Init+0x84>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	4a80      	ldr	r2, [pc, #512]	@ (80045d0 <HAL_I2C_Init+0x278>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	bf94      	ite	ls
 80043d4:	2301      	movls	r3, #1
 80043d6:	2300      	movhi	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	e006      	b.n	80043ea <HAL_I2C_Init+0x92>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4a7d      	ldr	r2, [pc, #500]	@ (80045d4 <HAL_I2C_Init+0x27c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	bf94      	ite	ls
 80043e4:	2301      	movls	r3, #1
 80043e6:	2300      	movhi	r3, #0
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e0e7      	b.n	80045c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	4a78      	ldr	r2, [pc, #480]	@ (80045d8 <HAL_I2C_Init+0x280>)
 80043f6:	fba2 2303 	umull	r2, r3, r2, r3
 80043fa:	0c9b      	lsrs	r3, r3, #18
 80043fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	430a      	orrs	r2, r1
 8004410:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	4a6a      	ldr	r2, [pc, #424]	@ (80045cc <HAL_I2C_Init+0x274>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d802      	bhi.n	800442c <HAL_I2C_Init+0xd4>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	3301      	adds	r3, #1
 800442a:	e009      	b.n	8004440 <HAL_I2C_Init+0xe8>
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004432:	fb02 f303 	mul.w	r3, r2, r3
 8004436:	4a69      	ldr	r2, [pc, #420]	@ (80045dc <HAL_I2C_Init+0x284>)
 8004438:	fba2 2303 	umull	r2, r3, r2, r3
 800443c:	099b      	lsrs	r3, r3, #6
 800443e:	3301      	adds	r3, #1
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	430b      	orrs	r3, r1
 8004446:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004452:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	495c      	ldr	r1, [pc, #368]	@ (80045cc <HAL_I2C_Init+0x274>)
 800445c:	428b      	cmp	r3, r1
 800445e:	d819      	bhi.n	8004494 <HAL_I2C_Init+0x13c>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	1e59      	subs	r1, r3, #1
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	fbb1 f3f3 	udiv	r3, r1, r3
 800446e:	1c59      	adds	r1, r3, #1
 8004470:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004474:	400b      	ands	r3, r1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <HAL_I2C_Init+0x138>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1e59      	subs	r1, r3, #1
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	fbb1 f3f3 	udiv	r3, r1, r3
 8004488:	3301      	adds	r3, #1
 800448a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800448e:	e051      	b.n	8004534 <HAL_I2C_Init+0x1dc>
 8004490:	2304      	movs	r3, #4
 8004492:	e04f      	b.n	8004534 <HAL_I2C_Init+0x1dc>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d111      	bne.n	80044c0 <HAL_I2C_Init+0x168>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	1e58      	subs	r0, r3, #1
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	460b      	mov	r3, r1
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	440b      	add	r3, r1
 80044aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80044ae:	3301      	adds	r3, #1
 80044b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	bf0c      	ite	eq
 80044b8:	2301      	moveq	r3, #1
 80044ba:	2300      	movne	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	e012      	b.n	80044e6 <HAL_I2C_Init+0x18e>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	1e58      	subs	r0, r3, #1
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6859      	ldr	r1, [r3, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	0099      	lsls	r1, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80044d6:	3301      	adds	r3, #1
 80044d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044dc:	2b00      	cmp	r3, #0
 80044de:	bf0c      	ite	eq
 80044e0:	2301      	moveq	r3, #1
 80044e2:	2300      	movne	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <HAL_I2C_Init+0x196>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e022      	b.n	8004534 <HAL_I2C_Init+0x1dc>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10e      	bne.n	8004514 <HAL_I2C_Init+0x1bc>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	1e58      	subs	r0, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6859      	ldr	r1, [r3, #4]
 80044fe:	460b      	mov	r3, r1
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	440b      	add	r3, r1
 8004504:	fbb0 f3f3 	udiv	r3, r0, r3
 8004508:	3301      	adds	r3, #1
 800450a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800450e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004512:	e00f      	b.n	8004534 <HAL_I2C_Init+0x1dc>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	1e58      	subs	r0, r3, #1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6859      	ldr	r1, [r3, #4]
 800451c:	460b      	mov	r3, r1
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	0099      	lsls	r1, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	fbb0 f3f3 	udiv	r3, r0, r3
 800452a:	3301      	adds	r3, #1
 800452c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004530:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	6809      	ldr	r1, [r1, #0]
 8004538:	4313      	orrs	r3, r2
 800453a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004562:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6911      	ldr	r1, [r2, #16]
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	68d2      	ldr	r2, [r2, #12]
 800456e:	4311      	orrs	r1, r2
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	430b      	orrs	r3, r1
 8004576:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	695a      	ldr	r2, [r3, #20]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0201 	orr.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	000186a0 	.word	0x000186a0
 80045d0:	001e847f 	.word	0x001e847f
 80045d4:	003d08ff 	.word	0x003d08ff
 80045d8:	431bde83 	.word	0x431bde83
 80045dc:	10624dd3 	.word	0x10624dd3

080045e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b088      	sub	sp, #32
 80045e4:	af02      	add	r7, sp, #8
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	4608      	mov	r0, r1
 80045ea:	4611      	mov	r1, r2
 80045ec:	461a      	mov	r2, r3
 80045ee:	4603      	mov	r3, r0
 80045f0:	817b      	strh	r3, [r7, #10]
 80045f2:	460b      	mov	r3, r1
 80045f4:	813b      	strh	r3, [r7, #8]
 80045f6:	4613      	mov	r3, r2
 80045f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045fa:	f7ff f9f3 	bl	80039e4 <HAL_GetTick>
 80045fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b20      	cmp	r3, #32
 800460a:	f040 80d9 	bne.w	80047c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	2319      	movs	r3, #25
 8004614:	2201      	movs	r2, #1
 8004616:	496d      	ldr	r1, [pc, #436]	@ (80047cc <HAL_I2C_Mem_Write+0x1ec>)
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fc8b 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004624:	2302      	movs	r3, #2
 8004626:	e0cc      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <HAL_I2C_Mem_Write+0x56>
 8004632:	2302      	movs	r3, #2
 8004634:	e0c5      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b01      	cmp	r3, #1
 800464a:	d007      	beq.n	800465c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0201 	orr.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800466a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2221      	movs	r2, #33	@ 0x21
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2240      	movs	r2, #64	@ 0x40
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a3a      	ldr	r2, [r7, #32]
 8004686:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800468c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	4a4d      	ldr	r2, [pc, #308]	@ (80047d0 <HAL_I2C_Mem_Write+0x1f0>)
 800469c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800469e:	88f8      	ldrh	r0, [r7, #6]
 80046a0:	893a      	ldrh	r2, [r7, #8]
 80046a2:	8979      	ldrh	r1, [r7, #10]
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	9301      	str	r3, [sp, #4]
 80046a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	4603      	mov	r3, r0
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 fac2 	bl	8004c38 <I2C_RequestMemoryWrite>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d052      	beq.n	8004760 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e081      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 fd50 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00d      	beq.n	80046ea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d2:	2b04      	cmp	r3, #4
 80046d4:	d107      	bne.n	80046e6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e06b      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ee:	781a      	ldrb	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b04      	cmp	r3, #4
 8004726:	d11b      	bne.n	8004760 <HAL_I2C_Mem_Write+0x180>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800472c:	2b00      	cmp	r3, #0
 800472e:	d017      	beq.n	8004760 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004734:	781a      	ldrb	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1aa      	bne.n	80046be <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 fd43 	bl	80051f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00d      	beq.n	8004794 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477c:	2b04      	cmp	r3, #4
 800477e:	d107      	bne.n	8004790 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800478e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e016      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	e000      	b.n	80047c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80047c0:	2302      	movs	r3, #2
  }
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3718      	adds	r7, #24
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	00100002 	.word	0x00100002
 80047d0:	ffff0000 	.word	0xffff0000

080047d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08c      	sub	sp, #48	@ 0x30
 80047d8:	af02      	add	r7, sp, #8
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	4608      	mov	r0, r1
 80047de:	4611      	mov	r1, r2
 80047e0:	461a      	mov	r2, r3
 80047e2:	4603      	mov	r3, r0
 80047e4:	817b      	strh	r3, [r7, #10]
 80047e6:	460b      	mov	r3, r1
 80047e8:	813b      	strh	r3, [r7, #8]
 80047ea:	4613      	mov	r3, r2
 80047ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047ee:	f7ff f8f9 	bl	80039e4 <HAL_GetTick>
 80047f2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	f040 8214 	bne.w	8004c2a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	2319      	movs	r3, #25
 8004808:	2201      	movs	r2, #1
 800480a:	497b      	ldr	r1, [pc, #492]	@ (80049f8 <HAL_I2C_Mem_Read+0x224>)
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 fb91 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004818:	2302      	movs	r3, #2
 800481a:	e207      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_I2C_Mem_Read+0x56>
 8004826:	2302      	movs	r3, #2
 8004828:	e200      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b01      	cmp	r3, #1
 800483e:	d007      	beq.n	8004850 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800485e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2222      	movs	r2, #34	@ 0x22
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2240      	movs	r2, #64	@ 0x40
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800487a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004880:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004886:	b29a      	uxth	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4a5b      	ldr	r2, [pc, #364]	@ (80049fc <HAL_I2C_Mem_Read+0x228>)
 8004890:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004892:	88f8      	ldrh	r0, [r7, #6]
 8004894:	893a      	ldrh	r2, [r7, #8]
 8004896:	8979      	ldrh	r1, [r7, #10]
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	9301      	str	r3, [sp, #4]
 800489c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	4603      	mov	r3, r0
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fa5e 	bl	8004d64 <I2C_RequestMemoryRead>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e1bc      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d113      	bne.n	80048e2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ba:	2300      	movs	r3, #0
 80048bc:	623b      	str	r3, [r7, #32]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	623b      	str	r3, [r7, #32]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	623b      	str	r3, [r7, #32]
 80048ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048de:	601a      	str	r2, [r3, #0]
 80048e0:	e190      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d11b      	bne.n	8004922 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	61fb      	str	r3, [r7, #28]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	61fb      	str	r3, [r7, #28]
 800490e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	e170      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004926:	2b02      	cmp	r3, #2
 8004928:	d11b      	bne.n	8004962 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004938:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004948:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494a:	2300      	movs	r3, #0
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	61bb      	str	r3, [r7, #24]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	e150      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004962:	2300      	movs	r3, #0
 8004964:	617b      	str	r3, [r7, #20]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004978:	e144      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497e:	2b03      	cmp	r3, #3
 8004980:	f200 80f1 	bhi.w	8004b66 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004988:	2b01      	cmp	r3, #1
 800498a:	d123      	bne.n	80049d4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800498c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800498e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 fc79 	bl	8005288 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e145      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	691a      	ldr	r2, [r3, #16]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049d2:	e117      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d14e      	bne.n	8004a7a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	2200      	movs	r2, #0
 80049e4:	4906      	ldr	r1, [pc, #24]	@ (8004a00 <HAL_I2C_Mem_Read+0x22c>)
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 faa4 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d008      	beq.n	8004a04 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e11a      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
 80049f6:	bf00      	nop
 80049f8:	00100002 	.word	0x00100002
 80049fc:	ffff0000 	.word	0xffff0000
 8004a00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a30:	3b01      	subs	r3, #1
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a78:	e0c4      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a80:	2200      	movs	r2, #0
 8004a82:	496c      	ldr	r1, [pc, #432]	@ (8004c34 <HAL_I2C_Mem_Read+0x460>)
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 fa55 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e0cb      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aa2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691a      	ldr	r2, [r3, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004adc:	2200      	movs	r2, #0
 8004ade:	4955      	ldr	r1, [pc, #340]	@ (8004c34 <HAL_I2C_Mem_Read+0x460>)
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fa27 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e09d      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004afe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b64:	e04e      	b.n	8004c04 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 fb8c 	bl	8005288 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e058      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	691a      	ldr	r2, [r3, #16]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b84:	b2d2      	uxtb	r2, r2
 8004b86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b96:	3b01      	subs	r3, #1
 8004b98:	b29a      	uxth	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d124      	bne.n	8004c04 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d107      	bne.n	8004bd2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bd0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	b2d2      	uxtb	r2, r2
 8004bde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be4:	1c5a      	adds	r2, r3, #1
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f47f aeb6 	bne.w	800497a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	e000      	b.n	8004c2c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c2a:	2302      	movs	r3, #2
  }
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3728      	adds	r7, #40	@ 0x28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	00010004 	.word	0x00010004

08004c38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	4608      	mov	r0, r1
 8004c42:	4611      	mov	r1, r2
 8004c44:	461a      	mov	r2, r3
 8004c46:	4603      	mov	r3, r0
 8004c48:	817b      	strh	r3, [r7, #10]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	813b      	strh	r3, [r7, #8]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f960 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00d      	beq.n	8004c96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c88:	d103      	bne.n	8004c92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c90:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e05f      	b.n	8004d56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c96:	897b      	ldrh	r3, [r7, #10]
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ca4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	6a3a      	ldr	r2, [r7, #32]
 8004caa:	492d      	ldr	r1, [pc, #180]	@ (8004d60 <I2C_RequestMemoryWrite+0x128>)
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f9bb 	bl	8005028 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d001      	beq.n	8004cbc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e04c      	b.n	8004d56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cd4:	6a39      	ldr	r1, [r7, #32]
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 fa46 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00d      	beq.n	8004cfe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d107      	bne.n	8004cfa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e02b      	b.n	8004d56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d105      	bne.n	8004d10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d04:	893b      	ldrh	r3, [r7, #8]
 8004d06:	b2da      	uxtb	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	611a      	str	r2, [r3, #16]
 8004d0e:	e021      	b.n	8004d54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d10:	893b      	ldrh	r3, [r7, #8]
 8004d12:	0a1b      	lsrs	r3, r3, #8
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d20:	6a39      	ldr	r1, [r7, #32]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fa20 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00d      	beq.n	8004d4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d107      	bne.n	8004d46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e005      	b.n	8004d56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d4a:	893b      	ldrh	r3, [r7, #8]
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	00010002 	.word	0x00010002

08004d64 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af02      	add	r7, sp, #8
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	4608      	mov	r0, r1
 8004d6e:	4611      	mov	r1, r2
 8004d70:	461a      	mov	r2, r3
 8004d72:	4603      	mov	r3, r0
 8004d74:	817b      	strh	r3, [r7, #10]
 8004d76:	460b      	mov	r3, r1
 8004d78:	813b      	strh	r3, [r7, #8]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d8c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	6a3b      	ldr	r3, [r7, #32]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 f8c2 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00d      	beq.n	8004dd2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dc4:	d103      	bne.n	8004dce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e0aa      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004dd2:	897b      	ldrh	r3, [r7, #10]
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004de0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	6a3a      	ldr	r2, [r7, #32]
 8004de6:	4952      	ldr	r1, [pc, #328]	@ (8004f30 <I2C_RequestMemoryRead+0x1cc>)
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f91d 	bl	8005028 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e097      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004df8:	2300      	movs	r3, #0
 8004dfa:	617b      	str	r3, [r7, #20]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	617b      	str	r3, [r7, #20]
 8004e0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e10:	6a39      	ldr	r1, [r7, #32]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f9a8 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d107      	bne.n	8004e36 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e076      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e3a:	88fb      	ldrh	r3, [r7, #6]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d105      	bne.n	8004e4c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e40:	893b      	ldrh	r3, [r7, #8]
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	611a      	str	r2, [r3, #16]
 8004e4a:	e021      	b.n	8004e90 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e4c:	893b      	ldrh	r3, [r7, #8]
 8004e4e:	0a1b      	lsrs	r3, r3, #8
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5c:	6a39      	ldr	r1, [r7, #32]
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 f982 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00d      	beq.n	8004e86 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d107      	bne.n	8004e82 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e050      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e86:	893b      	ldrh	r3, [r7, #8]
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e92:	6a39      	ldr	r1, [r7, #32]
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f967 	bl	8005168 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00d      	beq.n	8004ebc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d107      	bne.n	8004eb8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e035      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	6a3b      	ldr	r3, [r7, #32]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 f82b 	bl	8004f34 <I2C_WaitOnFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00d      	beq.n	8004f00 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef2:	d103      	bne.n	8004efc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e013      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f00:	897b      	ldrh	r3, [r7, #10]
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	f043 0301 	orr.w	r3, r3, #1
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	6a3a      	ldr	r2, [r7, #32]
 8004f14:	4906      	ldr	r1, [pc, #24]	@ (8004f30 <I2C_RequestMemoryRead+0x1cc>)
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 f886 	bl	8005028 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3718      	adds	r7, #24
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	00010002 	.word	0x00010002

08004f34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f44:	e048      	b.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f4c:	d044      	beq.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4e:	f7fe fd49 	bl	80039e4 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d302      	bcc.n	8004f64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d139      	bne.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	0c1b      	lsrs	r3, r3, #16
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d10d      	bne.n	8004f8a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	43da      	mvns	r2, r3
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf0c      	ite	eq
 8004f80:	2301      	moveq	r3, #1
 8004f82:	2300      	movne	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	461a      	mov	r2, r3
 8004f88:	e00c      	b.n	8004fa4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	43da      	mvns	r2, r3
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	4013      	ands	r3, r2
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	bf0c      	ite	eq
 8004f9c:	2301      	moveq	r3, #1
 8004f9e:	2300      	movne	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	79fb      	ldrb	r3, [r7, #7]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d116      	bne.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc4:	f043 0220 	orr.w	r2, r3, #32
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e023      	b.n	8005020 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	0c1b      	lsrs	r3, r3, #16
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d10d      	bne.n	8004ffe <I2C_WaitOnFlagUntilTimeout+0xca>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2301      	moveq	r3, #1
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	e00c      	b.n	8005018 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	43da      	mvns	r2, r3
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	4013      	ands	r3, r2
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	bf0c      	ite	eq
 8005010:	2301      	moveq	r3, #1
 8005012:	2300      	movne	r3, #0
 8005014:	b2db      	uxtb	r3, r3
 8005016:	461a      	mov	r2, r3
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	429a      	cmp	r2, r3
 800501c:	d093      	beq.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005036:	e071      	b.n	800511c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005046:	d123      	bne.n	8005090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005056:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005060:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	f043 0204 	orr.w	r2, r3, #4
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e067      	b.n	8005160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005096:	d041      	beq.n	800511c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005098:	f7fe fca4 	bl	80039e4 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d302      	bcc.n	80050ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d136      	bne.n	800511c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	0c1b      	lsrs	r3, r3, #16
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d10c      	bne.n	80050d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	43da      	mvns	r2, r3
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	4013      	ands	r3, r2
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	bf14      	ite	ne
 80050ca:	2301      	movne	r3, #1
 80050cc:	2300      	moveq	r3, #0
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	e00b      	b.n	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	43da      	mvns	r2, r3
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4013      	ands	r3, r2
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	bf14      	ite	ne
 80050e4:	2301      	movne	r3, #1
 80050e6:	2300      	moveq	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d016      	beq.n	800511c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005108:	f043 0220 	orr.w	r2, r3, #32
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e021      	b.n	8005160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	0c1b      	lsrs	r3, r3, #16
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b01      	cmp	r3, #1
 8005124:	d10c      	bne.n	8005140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	43da      	mvns	r2, r3
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	4013      	ands	r3, r2
 8005132:	b29b      	uxth	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	bf14      	ite	ne
 8005138:	2301      	movne	r3, #1
 800513a:	2300      	moveq	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e00b      	b.n	8005158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	43da      	mvns	r2, r3
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4013      	ands	r3, r2
 800514c:	b29b      	uxth	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	bf14      	ite	ne
 8005152:	2301      	movne	r3, #1
 8005154:	2300      	moveq	r3, #0
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	f47f af6d 	bne.w	8005038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005174:	e034      	b.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f8e3 	bl	8005342 <I2C_IsAcknowledgeFailed>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e034      	b.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800518c:	d028      	beq.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518e:	f7fe fc29 	bl	80039e4 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	429a      	cmp	r2, r3
 800519c:	d302      	bcc.n	80051a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d11d      	bne.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ae:	2b80      	cmp	r3, #128	@ 0x80
 80051b0:	d016      	beq.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2220      	movs	r2, #32
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051cc:	f043 0220 	orr.w	r2, r3, #32
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e007      	b.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ea:	2b80      	cmp	r3, #128	@ 0x80
 80051ec:	d1c3      	bne.n	8005176 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005204:	e034      	b.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 f89b 	bl	8005342 <I2C_IsAcknowledgeFailed>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e034      	b.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800521c:	d028      	beq.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800521e:	f7fe fbe1 	bl	80039e4 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	429a      	cmp	r2, r3
 800522c:	d302      	bcc.n	8005234 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d11d      	bne.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	f003 0304 	and.w	r3, r3, #4
 800523e:	2b04      	cmp	r3, #4
 8005240:	d016      	beq.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525c:	f043 0220 	orr.w	r2, r3, #32
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e007      	b.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b04      	cmp	r3, #4
 800527c:	d1c3      	bne.n	8005206 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005294:	e049      	b.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b10      	cmp	r3, #16
 80052a2:	d119      	bne.n	80052d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f06f 0210 	mvn.w	r2, #16
 80052ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e030      	b.n	800533a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d8:	f7fe fb84 	bl	80039e4 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d302      	bcc.n	80052ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d11d      	bne.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b40      	cmp	r3, #64	@ 0x40
 80052fa:	d016      	beq.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2220      	movs	r2, #32
 8005306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005316:	f043 0220 	orr.w	r2, r3, #32
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e007      	b.n	800533a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005334:	2b40      	cmp	r3, #64	@ 0x40
 8005336:	d1ae      	bne.n	8005296 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005358:	d11b      	bne.n	8005392 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005362:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	f043 0204 	orr.w	r2, r3, #4
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e000      	b.n	8005394 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d129      	bne.n	800540a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2224      	movs	r2, #36	@ 0x24
 80053ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 0201 	bic.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0210 	bic.w	r2, r2, #16
 80053dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f042 0201 	orr.w	r2, r2, #1
 80053fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2220      	movs	r2, #32
 8005402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005406:	2300      	movs	r3, #0
 8005408:	e000      	b.n	800540c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800540a:	2302      	movs	r3, #2
  }
}
 800540c:	4618      	mov	r0, r3
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005422:	2300      	movs	r3, #0
 8005424:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b20      	cmp	r3, #32
 8005430:	d12a      	bne.n	8005488 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2224      	movs	r2, #36	@ 0x24
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0201 	bic.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005450:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005452:	89fb      	ldrh	r3, [r7, #14]
 8005454:	f023 030f 	bic.w	r3, r3, #15
 8005458:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	b29a      	uxth	r2, r3
 800545e:	89fb      	ldrh	r3, [r7, #14]
 8005460:	4313      	orrs	r3, r2
 8005462:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	89fa      	ldrh	r2, [r7, #14]
 800546a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005484:	2300      	movs	r3, #0
 8005486:	e000      	b.n	800548a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005488:	2302      	movs	r3, #2
  }
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
	...

08005498 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e0bf      	b.n	800562a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d106      	bne.n	80054c4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f7fd fbf8 	bl	8002cb4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80054da:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6999      	ldr	r1, [r3, #24]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054f0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6899      	ldr	r1, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	4b4a      	ldr	r3, [pc, #296]	@ (8005634 <HAL_LTDC_Init+0x19c>)
 800550c:	400b      	ands	r3, r1
 800550e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	041b      	lsls	r3, r3, #16
 8005516:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6899      	ldr	r1, [r3, #8]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68d9      	ldr	r1, [r3, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	4b3e      	ldr	r3, [pc, #248]	@ (8005634 <HAL_LTDC_Init+0x19c>)
 800553a:	400b      	ands	r3, r1
 800553c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	041b      	lsls	r3, r3, #16
 8005544:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68d9      	ldr	r1, [r3, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a1a      	ldr	r2, [r3, #32]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6919      	ldr	r1, [r3, #16]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b33      	ldr	r3, [pc, #204]	@ (8005634 <HAL_LTDC_Init+0x19c>)
 8005568:	400b      	ands	r3, r1
 800556a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	041b      	lsls	r3, r3, #16
 8005572:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6919      	ldr	r1, [r3, #16]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	431a      	orrs	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6959      	ldr	r1, [r3, #20]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4b27      	ldr	r3, [pc, #156]	@ (8005634 <HAL_LTDC_Init+0x19c>)
 8005596:	400b      	ands	r3, r1
 8005598:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559e:	041b      	lsls	r3, r3, #16
 80055a0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6959      	ldr	r1, [r3, #20]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055be:	021b      	lsls	r3, r3, #8
 80055c0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80055c8:	041b      	lsls	r3, r3, #16
 80055ca:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80055da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0206 	orr.w	r2, r2, #6
 8005606:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f042 0201 	orr.w	r2, r2, #1
 8005616:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005628:	2300      	movs	r3, #0
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	f000f800 	.word	0xf000f800

08005638 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005638:	b5b0      	push	{r4, r5, r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800564a:	2b01      	cmp	r3, #1
 800564c:	d101      	bne.n	8005652 <HAL_LTDC_ConfigLayer+0x1a>
 800564e:	2302      	movs	r3, #2
 8005650:	e02c      	b.n	80056ac <HAL_LTDC_ConfigLayer+0x74>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2202      	movs	r2, #2
 800565e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2134      	movs	r1, #52	@ 0x34
 8005668:	fb01 f303 	mul.w	r3, r1, r3
 800566c:	4413      	add	r3, r2
 800566e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	4614      	mov	r4, r2
 8005676:	461d      	mov	r5, r3
 8005678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800567a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800567c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800567e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	68b9      	ldr	r1, [r7, #8]
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f811 	bl	80056b4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2201      	movs	r2, #1
 8005698:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bdb0      	pop	{r4, r5, r7, pc}

080056b4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b089      	sub	sp, #36	@ 0x24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056d0:	4413      	add	r3, r2
 80056d2:	041b      	lsls	r3, r3, #16
 80056d4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	461a      	mov	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	01db      	lsls	r3, r3, #7
 80056e0:	4413      	add	r3, r2
 80056e2:	3384      	adds	r3, #132	@ 0x84
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	68fa      	ldr	r2, [r7, #12]
 80056e8:	6812      	ldr	r2, [r2, #0]
 80056ea:	4611      	mov	r1, r2
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	01d2      	lsls	r2, r2, #7
 80056f0:	440a      	add	r2, r1
 80056f2:	3284      	adds	r2, #132	@ 0x84
 80056f4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80056f8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	0c1b      	lsrs	r3, r3, #16
 8005706:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800570a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800570c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4619      	mov	r1, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	01db      	lsls	r3, r3, #7
 8005718:	440b      	add	r3, r1
 800571a:	3384      	adds	r3, #132	@ 0x84
 800571c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005722:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	68da      	ldr	r2, [r3, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005732:	4413      	add	r3, r2
 8005734:	041b      	lsls	r3, r3, #16
 8005736:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	461a      	mov	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	01db      	lsls	r3, r3, #7
 8005742:	4413      	add	r3, r2
 8005744:	3384      	adds	r3, #132	@ 0x84
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	4611      	mov	r1, r2
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	01d2      	lsls	r2, r2, #7
 8005752:	440a      	add	r2, r1
 8005754:	3284      	adds	r2, #132	@ 0x84
 8005756:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800575a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800576a:	4413      	add	r3, r2
 800576c:	1c5a      	adds	r2, r3, #1
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4619      	mov	r1, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	01db      	lsls	r3, r3, #7
 8005778:	440b      	add	r3, r1
 800577a:	3384      	adds	r3, #132	@ 0x84
 800577c:	4619      	mov	r1, r3
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4313      	orrs	r3, r2
 8005782:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	461a      	mov	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	01db      	lsls	r3, r3, #7
 800578e:	4413      	add	r3, r2
 8005790:	3384      	adds	r3, #132	@ 0x84
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	6812      	ldr	r2, [r2, #0]
 8005798:	4611      	mov	r1, r2
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	01d2      	lsls	r2, r2, #7
 800579e:	440a      	add	r2, r1
 80057a0:	3284      	adds	r2, #132	@ 0x84
 80057a2:	f023 0307 	bic.w	r3, r3, #7
 80057a6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	461a      	mov	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	01db      	lsls	r3, r3, #7
 80057b2:	4413      	add	r3, r2
 80057b4:	3384      	adds	r3, #132	@ 0x84
 80057b6:	461a      	mov	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80057c4:	021b      	lsls	r3, r3, #8
 80057c6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80057ce:	041b      	lsls	r3, r3, #16
 80057d0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	061b      	lsls	r3, r3, #24
 80057d8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	461a      	mov	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	01db      	lsls	r3, r3, #7
 80057e4:	4413      	add	r3, r2
 80057e6:	3384      	adds	r3, #132	@ 0x84
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	461a      	mov	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	01db      	lsls	r3, r3, #7
 80057f4:	4413      	add	r3, r2
 80057f6:	3384      	adds	r3, #132	@ 0x84
 80057f8:	461a      	mov	r2, r3
 80057fa:	2300      	movs	r3, #0
 80057fc:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005804:	461a      	mov	r2, r3
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	431a      	orrs	r2, r3
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	431a      	orrs	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4619      	mov	r1, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	01db      	lsls	r3, r3, #7
 8005818:	440b      	add	r3, r1
 800581a:	3384      	adds	r3, #132	@ 0x84
 800581c:	4619      	mov	r1, r3
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	4313      	orrs	r3, r2
 8005822:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	461a      	mov	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	01db      	lsls	r3, r3, #7
 800582e:	4413      	add	r3, r2
 8005830:	3384      	adds	r3, #132	@ 0x84
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	4611      	mov	r1, r2
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	01d2      	lsls	r2, r2, #7
 800583e:	440a      	add	r2, r1
 8005840:	3284      	adds	r2, #132	@ 0x84
 8005842:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005846:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	461a      	mov	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	01db      	lsls	r3, r3, #7
 8005852:	4413      	add	r3, r2
 8005854:	3384      	adds	r3, #132	@ 0x84
 8005856:	461a      	mov	r2, r3
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	01db      	lsls	r3, r3, #7
 8005868:	4413      	add	r3, r2
 800586a:	3384      	adds	r3, #132	@ 0x84
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	6812      	ldr	r2, [r2, #0]
 8005872:	4611      	mov	r1, r2
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	01d2      	lsls	r2, r2, #7
 8005878:	440a      	add	r2, r1
 800587a:	3284      	adds	r2, #132	@ 0x84
 800587c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005880:	f023 0307 	bic.w	r3, r3, #7
 8005884:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	69da      	ldr	r2, [r3, #28]
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	6809      	ldr	r1, [r1, #0]
 8005892:	4608      	mov	r0, r1
 8005894:	6879      	ldr	r1, [r7, #4]
 8005896:	01c9      	lsls	r1, r1, #7
 8005898:	4401      	add	r1, r0
 800589a:	3184      	adds	r1, #132	@ 0x84
 800589c:	4313      	orrs	r3, r2
 800589e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	461a      	mov	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	01db      	lsls	r3, r3, #7
 80058aa:	4413      	add	r3, r2
 80058ac:	3384      	adds	r3, #132	@ 0x84
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	01db      	lsls	r3, r3, #7
 80058ba:	4413      	add	r3, r2
 80058bc:	3384      	adds	r3, #132	@ 0x84
 80058be:	461a      	mov	r2, r3
 80058c0:	2300      	movs	r3, #0
 80058c2:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	461a      	mov	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	01db      	lsls	r3, r3, #7
 80058ce:	4413      	add	r3, r2
 80058d0:	3384      	adds	r3, #132	@ 0x84
 80058d2:	461a      	mov	r2, r3
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d102      	bne.n	80058e8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80058e2:	2304      	movs	r3, #4
 80058e4:	61fb      	str	r3, [r7, #28]
 80058e6:	e01b      	b.n	8005920 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d102      	bne.n	80058f6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80058f0:	2303      	movs	r3, #3
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	e014      	b.n	8005920 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d00b      	beq.n	8005916 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005902:	2b02      	cmp	r3, #2
 8005904:	d007      	beq.n	8005916 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800590a:	2b03      	cmp	r3, #3
 800590c:	d003      	beq.n	8005916 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005912:	2b07      	cmp	r3, #7
 8005914:	d102      	bne.n	800591c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005916:	2302      	movs	r3, #2
 8005918:	61fb      	str	r3, [r7, #28]
 800591a:	e001      	b.n	8005920 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800591c:	2301      	movs	r3, #1
 800591e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	461a      	mov	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	01db      	lsls	r3, r3, #7
 800592a:	4413      	add	r3, r2
 800592c:	3384      	adds	r3, #132	@ 0x84
 800592e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	4611      	mov	r1, r2
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	01d2      	lsls	r2, r2, #7
 800593a:	440a      	add	r2, r1
 800593c:	3284      	adds	r2, #132	@ 0x84
 800593e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005942:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	6859      	ldr	r1, [r3, #4]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	1acb      	subs	r3, r1, r3
 800595a:	69f9      	ldr	r1, [r7, #28]
 800595c:	fb01 f303 	mul.w	r3, r1, r3
 8005960:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005962:	68f9      	ldr	r1, [r7, #12]
 8005964:	6809      	ldr	r1, [r1, #0]
 8005966:	4608      	mov	r0, r1
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	01c9      	lsls	r1, r1, #7
 800596c:	4401      	add	r1, r0
 800596e:	3184      	adds	r1, #132	@ 0x84
 8005970:	4313      	orrs	r3, r2
 8005972:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	461a      	mov	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	01db      	lsls	r3, r3, #7
 800597e:	4413      	add	r3, r2
 8005980:	3384      	adds	r3, #132	@ 0x84
 8005982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	6812      	ldr	r2, [r2, #0]
 8005988:	4611      	mov	r1, r2
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	01d2      	lsls	r2, r2, #7
 800598e:	440a      	add	r2, r1
 8005990:	3284      	adds	r2, #132	@ 0x84
 8005992:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005996:	f023 0307 	bic.w	r3, r3, #7
 800599a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	461a      	mov	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	01db      	lsls	r3, r3, #7
 80059a6:	4413      	add	r3, r2
 80059a8:	3384      	adds	r3, #132	@ 0x84
 80059aa:	461a      	mov	r2, r3
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	461a      	mov	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	01db      	lsls	r3, r3, #7
 80059bc:	4413      	add	r3, r2
 80059be:	3384      	adds	r3, #132	@ 0x84
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	6812      	ldr	r2, [r2, #0]
 80059c6:	4611      	mov	r1, r2
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	01d2      	lsls	r2, r2, #7
 80059cc:	440a      	add	r2, r1
 80059ce:	3284      	adds	r2, #132	@ 0x84
 80059d0:	f043 0301 	orr.w	r3, r3, #1
 80059d4:	6013      	str	r3, [r2, #0]
}
 80059d6:	bf00      	nop
 80059d8:	3724      	adds	r7, #36	@ 0x24
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
	...

080059e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e267      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d075      	beq.n	8005aee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a02:	4b88      	ldr	r3, [pc, #544]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f003 030c 	and.w	r3, r3, #12
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d00c      	beq.n	8005a28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a0e:	4b85      	ldr	r3, [pc, #532]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a16:	2b08      	cmp	r3, #8
 8005a18:	d112      	bne.n	8005a40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a1a:	4b82      	ldr	r3, [pc, #520]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a26:	d10b      	bne.n	8005a40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a28:	4b7e      	ldr	r3, [pc, #504]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d05b      	beq.n	8005aec <HAL_RCC_OscConfig+0x108>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d157      	bne.n	8005aec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e242      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a48:	d106      	bne.n	8005a58 <HAL_RCC_OscConfig+0x74>
 8005a4a:	4b76      	ldr	r3, [pc, #472]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a75      	ldr	r2, [pc, #468]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	e01d      	b.n	8005a94 <HAL_RCC_OscConfig+0xb0>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a60:	d10c      	bne.n	8005a7c <HAL_RCC_OscConfig+0x98>
 8005a62:	4b70      	ldr	r3, [pc, #448]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a6f      	ldr	r2, [pc, #444]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	4b6d      	ldr	r3, [pc, #436]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a6c      	ldr	r2, [pc, #432]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a78:	6013      	str	r3, [r2, #0]
 8005a7a:	e00b      	b.n	8005a94 <HAL_RCC_OscConfig+0xb0>
 8005a7c:	4b69      	ldr	r3, [pc, #420]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a68      	ldr	r2, [pc, #416]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	4b66      	ldr	r3, [pc, #408]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a65      	ldr	r2, [pc, #404]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d013      	beq.n	8005ac4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a9c:	f7fd ffa2 	bl	80039e4 <HAL_GetTick>
 8005aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aa2:	e008      	b.n	8005ab6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aa4:	f7fd ff9e 	bl	80039e4 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b64      	cmp	r3, #100	@ 0x64
 8005ab0:	d901      	bls.n	8005ab6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e207      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab6:	4b5b      	ldr	r3, [pc, #364]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d0f0      	beq.n	8005aa4 <HAL_RCC_OscConfig+0xc0>
 8005ac2:	e014      	b.n	8005aee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac4:	f7fd ff8e 	bl	80039e4 <HAL_GetTick>
 8005ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aca:	e008      	b.n	8005ade <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005acc:	f7fd ff8a 	bl	80039e4 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	2b64      	cmp	r3, #100	@ 0x64
 8005ad8:	d901      	bls.n	8005ade <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e1f3      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ade:	4b51      	ldr	r3, [pc, #324]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1f0      	bne.n	8005acc <HAL_RCC_OscConfig+0xe8>
 8005aea:	e000      	b.n	8005aee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0302 	and.w	r3, r3, #2
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d063      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005afa:	4b4a      	ldr	r3, [pc, #296]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f003 030c 	and.w	r3, r3, #12
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00b      	beq.n	8005b1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b06:	4b47      	ldr	r3, [pc, #284]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b0e:	2b08      	cmp	r3, #8
 8005b10:	d11c      	bne.n	8005b4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b12:	4b44      	ldr	r3, [pc, #272]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d116      	bne.n	8005b4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b1e:	4b41      	ldr	r3, [pc, #260]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_RCC_OscConfig+0x152>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d001      	beq.n	8005b36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e1c7      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b36:	4b3b      	ldr	r3, [pc, #236]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	4937      	ldr	r1, [pc, #220]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b4a:	e03a      	b.n	8005bc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d020      	beq.n	8005b96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b54:	4b34      	ldr	r3, [pc, #208]	@ (8005c28 <HAL_RCC_OscConfig+0x244>)
 8005b56:	2201      	movs	r2, #1
 8005b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5a:	f7fd ff43 	bl	80039e4 <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b62:	f7fd ff3f 	bl	80039e4 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e1a8      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b74:	4b2b      	ldr	r3, [pc, #172]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b80:	4b28      	ldr	r3, [pc, #160]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	00db      	lsls	r3, r3, #3
 8005b8e:	4925      	ldr	r1, [pc, #148]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	600b      	str	r3, [r1, #0]
 8005b94:	e015      	b.n	8005bc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b96:	4b24      	ldr	r3, [pc, #144]	@ (8005c28 <HAL_RCC_OscConfig+0x244>)
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9c:	f7fd ff22 	bl	80039e4 <HAL_GetTick>
 8005ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba4:	f7fd ff1e 	bl	80039e4 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e187      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1f0      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0308 	and.w	r3, r3, #8
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d036      	beq.n	8005c3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d016      	beq.n	8005c04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bd6:	4b15      	ldr	r3, [pc, #84]	@ (8005c2c <HAL_RCC_OscConfig+0x248>)
 8005bd8:	2201      	movs	r2, #1
 8005bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bdc:	f7fd ff02 	bl	80039e4 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be4:	f7fd fefe 	bl	80039e4 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e167      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8005c24 <HAL_RCC_OscConfig+0x240>)
 8005bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d0f0      	beq.n	8005be4 <HAL_RCC_OscConfig+0x200>
 8005c02:	e01b      	b.n	8005c3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c04:	4b09      	ldr	r3, [pc, #36]	@ (8005c2c <HAL_RCC_OscConfig+0x248>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c0a:	f7fd feeb 	bl	80039e4 <HAL_GetTick>
 8005c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c10:	e00e      	b.n	8005c30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c12:	f7fd fee7 	bl	80039e4 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d907      	bls.n	8005c30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e150      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
 8005c24:	40023800 	.word	0x40023800
 8005c28:	42470000 	.word	0x42470000
 8005c2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c30:	4b88      	ldr	r3, [pc, #544]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1ea      	bne.n	8005c12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 8097 	beq.w	8005d78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c4e:	4b81      	ldr	r3, [pc, #516]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10f      	bne.n	8005c7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60bb      	str	r3, [r7, #8]
 8005c5e:	4b7d      	ldr	r3, [pc, #500]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c62:	4a7c      	ldr	r2, [pc, #496]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c6a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c72:	60bb      	str	r3, [r7, #8]
 8005c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c7a:	4b77      	ldr	r3, [pc, #476]	@ (8005e58 <HAL_RCC_OscConfig+0x474>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d118      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c86:	4b74      	ldr	r3, [pc, #464]	@ (8005e58 <HAL_RCC_OscConfig+0x474>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a73      	ldr	r2, [pc, #460]	@ (8005e58 <HAL_RCC_OscConfig+0x474>)
 8005c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c92:	f7fd fea7 	bl	80039e4 <HAL_GetTick>
 8005c96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c98:	e008      	b.n	8005cac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c9a:	f7fd fea3 	bl	80039e4 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d901      	bls.n	8005cac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e10c      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cac:	4b6a      	ldr	r3, [pc, #424]	@ (8005e58 <HAL_RCC_OscConfig+0x474>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d0f0      	beq.n	8005c9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d106      	bne.n	8005cce <HAL_RCC_OscConfig+0x2ea>
 8005cc0:	4b64      	ldr	r3, [pc, #400]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc4:	4a63      	ldr	r2, [pc, #396]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cc6:	f043 0301 	orr.w	r3, r3, #1
 8005cca:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ccc:	e01c      	b.n	8005d08 <HAL_RCC_OscConfig+0x324>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	2b05      	cmp	r3, #5
 8005cd4:	d10c      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x30c>
 8005cd6:	4b5f      	ldr	r3, [pc, #380]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cda:	4a5e      	ldr	r2, [pc, #376]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cdc:	f043 0304 	orr.w	r3, r3, #4
 8005ce0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ce2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce6:	4a5b      	ldr	r2, [pc, #364]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cee:	e00b      	b.n	8005d08 <HAL_RCC_OscConfig+0x324>
 8005cf0:	4b58      	ldr	r3, [pc, #352]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf4:	4a57      	ldr	r2, [pc, #348]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cf6:	f023 0301 	bic.w	r3, r3, #1
 8005cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cfc:	4b55      	ldr	r3, [pc, #340]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d00:	4a54      	ldr	r2, [pc, #336]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d02:	f023 0304 	bic.w	r3, r3, #4
 8005d06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d015      	beq.n	8005d3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d10:	f7fd fe68 	bl	80039e4 <HAL_GetTick>
 8005d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d16:	e00a      	b.n	8005d2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d18:	f7fd fe64 	bl	80039e4 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e0cb      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d2e:	4b49      	ldr	r3, [pc, #292]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0ee      	beq.n	8005d18 <HAL_RCC_OscConfig+0x334>
 8005d3a:	e014      	b.n	8005d66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d3c:	f7fd fe52 	bl	80039e4 <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d42:	e00a      	b.n	8005d5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d44:	f7fd fe4e 	bl	80039e4 <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e0b5      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1ee      	bne.n	8005d44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d66:	7dfb      	ldrb	r3, [r7, #23]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d105      	bne.n	8005d78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d6c:	4b39      	ldr	r3, [pc, #228]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d70:	4a38      	ldr	r2, [pc, #224]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 80a1 	beq.w	8005ec4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d82:	4b34      	ldr	r3, [pc, #208]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f003 030c 	and.w	r3, r3, #12
 8005d8a:	2b08      	cmp	r3, #8
 8005d8c:	d05c      	beq.n	8005e48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d141      	bne.n	8005e1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d96:	4b31      	ldr	r3, [pc, #196]	@ (8005e5c <HAL_RCC_OscConfig+0x478>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d9c:	f7fd fe22 	bl	80039e4 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005da4:	f7fd fe1e 	bl	80039e4 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e087      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005db6:	4b27      	ldr	r3, [pc, #156]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1f0      	bne.n	8005da4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69da      	ldr	r2, [r3, #28]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	019b      	lsls	r3, r3, #6
 8005dd2:	431a      	orrs	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd8:	085b      	lsrs	r3, r3, #1
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	041b      	lsls	r3, r3, #16
 8005dde:	431a      	orrs	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	061b      	lsls	r3, r3, #24
 8005de6:	491b      	ldr	r1, [pc, #108]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dec:	4b1b      	ldr	r3, [pc, #108]	@ (8005e5c <HAL_RCC_OscConfig+0x478>)
 8005dee:	2201      	movs	r2, #1
 8005df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df2:	f7fd fdf7 	bl	80039e4 <HAL_GetTick>
 8005df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005df8:	e008      	b.n	8005e0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dfa:	f7fd fdf3 	bl	80039e4 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d901      	bls.n	8005e0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e05c      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e0c:	4b11      	ldr	r3, [pc, #68]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0f0      	beq.n	8005dfa <HAL_RCC_OscConfig+0x416>
 8005e18:	e054      	b.n	8005ec4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e1a:	4b10      	ldr	r3, [pc, #64]	@ (8005e5c <HAL_RCC_OscConfig+0x478>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fd fde0 	bl	80039e4 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e28:	f7fd fddc 	bl	80039e4 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e045      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e3a:	4b06      	ldr	r3, [pc, #24]	@ (8005e54 <HAL_RCC_OscConfig+0x470>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1f0      	bne.n	8005e28 <HAL_RCC_OscConfig+0x444>
 8005e46:	e03d      	b.n	8005ec4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d107      	bne.n	8005e60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e038      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
 8005e54:	40023800 	.word	0x40023800
 8005e58:	40007000 	.word	0x40007000
 8005e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e60:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed0 <HAL_RCC_OscConfig+0x4ec>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d028      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d121      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d11a      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e90:	4013      	ands	r3, r2
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d111      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea6:	085b      	lsrs	r3, r3, #1
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d107      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d001      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e000      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	40023800 	.word	0x40023800

08005ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e0cc      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ee8:	4b68      	ldr	r3, [pc, #416]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 030f 	and.w	r3, r3, #15
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d90c      	bls.n	8005f10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ef6:	4b65      	ldr	r3, [pc, #404]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efe:	4b63      	ldr	r3, [pc, #396]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 030f 	and.w	r3, r3, #15
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d001      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e0b8      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d020      	beq.n	8005f5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0304 	and.w	r3, r3, #4
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f28:	4b59      	ldr	r3, [pc, #356]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	4a58      	ldr	r2, [pc, #352]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0308 	and.w	r3, r3, #8
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d005      	beq.n	8005f4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f40:	4b53      	ldr	r3, [pc, #332]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	4a52      	ldr	r2, [pc, #328]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f4c:	4b50      	ldr	r3, [pc, #320]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	494d      	ldr	r1, [pc, #308]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d044      	beq.n	8005ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d107      	bne.n	8005f82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f72:	4b47      	ldr	r3, [pc, #284]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d119      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e07f      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d003      	beq.n	8005f92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f8e:	2b03      	cmp	r3, #3
 8005f90:	d107      	bne.n	8005fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f92:	4b3f      	ldr	r3, [pc, #252]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d109      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e06f      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fa2:	4b3b      	ldr	r3, [pc, #236]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e067      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fb2:	4b37      	ldr	r3, [pc, #220]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f023 0203 	bic.w	r2, r3, #3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4934      	ldr	r1, [pc, #208]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fc4:	f7fd fd0e 	bl	80039e4 <HAL_GetTick>
 8005fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fca:	e00a      	b.n	8005fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fcc:	f7fd fd0a 	bl	80039e4 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d901      	bls.n	8005fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e04f      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 020c 	and.w	r2, r3, #12
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d1eb      	bne.n	8005fcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ff4:	4b25      	ldr	r3, [pc, #148]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 030f 	and.w	r3, r3, #15
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d20c      	bcs.n	800601c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006002:	4b22      	ldr	r3, [pc, #136]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800600a:	4b20      	ldr	r3, [pc, #128]	@ (800608c <HAL_RCC_ClockConfig+0x1b8>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 030f 	and.w	r3, r3, #15
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	429a      	cmp	r2, r3
 8006016:	d001      	beq.n	800601c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e032      	b.n	8006082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0304 	and.w	r3, r3, #4
 8006024:	2b00      	cmp	r3, #0
 8006026:	d008      	beq.n	800603a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006028:	4b19      	ldr	r3, [pc, #100]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	4916      	ldr	r1, [pc, #88]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8006036:	4313      	orrs	r3, r2
 8006038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0308 	and.w	r3, r3, #8
 8006042:	2b00      	cmp	r3, #0
 8006044:	d009      	beq.n	800605a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006046:	4b12      	ldr	r3, [pc, #72]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	00db      	lsls	r3, r3, #3
 8006054:	490e      	ldr	r1, [pc, #56]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8006056:	4313      	orrs	r3, r2
 8006058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800605a:	f000 f821 	bl	80060a0 <HAL_RCC_GetSysClockFreq>
 800605e:	4602      	mov	r2, r0
 8006060:	4b0b      	ldr	r3, [pc, #44]	@ (8006090 <HAL_RCC_ClockConfig+0x1bc>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	091b      	lsrs	r3, r3, #4
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	490a      	ldr	r1, [pc, #40]	@ (8006094 <HAL_RCC_ClockConfig+0x1c0>)
 800606c:	5ccb      	ldrb	r3, [r1, r3]
 800606e:	fa22 f303 	lsr.w	r3, r2, r3
 8006072:	4a09      	ldr	r2, [pc, #36]	@ (8006098 <HAL_RCC_ClockConfig+0x1c4>)
 8006074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006076:	4b09      	ldr	r3, [pc, #36]	@ (800609c <HAL_RCC_ClockConfig+0x1c8>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4618      	mov	r0, r3
 800607c:	f7fd fc6e 	bl	800395c <HAL_InitTick>

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	40023c00 	.word	0x40023c00
 8006090:	40023800 	.word	0x40023800
 8006094:	08008da0 	.word	0x08008da0
 8006098:	20000004 	.word	0x20000004
 800609c:	20000008 	.word	0x20000008

080060a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a4:	b094      	sub	sp, #80	@ 0x50
 80060a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060b8:	4b79      	ldr	r3, [pc, #484]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f003 030c 	and.w	r3, r3, #12
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d00d      	beq.n	80060e0 <HAL_RCC_GetSysClockFreq+0x40>
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	f200 80e1 	bhi.w	800628c <HAL_RCC_GetSysClockFreq+0x1ec>
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_RCC_GetSysClockFreq+0x34>
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d003      	beq.n	80060da <HAL_RCC_GetSysClockFreq+0x3a>
 80060d2:	e0db      	b.n	800628c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060d4:	4b73      	ldr	r3, [pc, #460]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80060d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060d8:	e0db      	b.n	8006292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060da:	4b73      	ldr	r3, [pc, #460]	@ (80062a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80060dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060de:	e0d8      	b.n	8006292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060e0:	4b6f      	ldr	r3, [pc, #444]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060ea:	4b6d      	ldr	r3, [pc, #436]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d063      	beq.n	80061be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060f6:	4b6a      	ldr	r3, [pc, #424]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	099b      	lsrs	r3, r3, #6
 80060fc:	2200      	movs	r2, #0
 80060fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006100:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006108:	633b      	str	r3, [r7, #48]	@ 0x30
 800610a:	2300      	movs	r3, #0
 800610c:	637b      	str	r3, [r7, #52]	@ 0x34
 800610e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006112:	4622      	mov	r2, r4
 8006114:	462b      	mov	r3, r5
 8006116:	f04f 0000 	mov.w	r0, #0
 800611a:	f04f 0100 	mov.w	r1, #0
 800611e:	0159      	lsls	r1, r3, #5
 8006120:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006124:	0150      	lsls	r0, r2, #5
 8006126:	4602      	mov	r2, r0
 8006128:	460b      	mov	r3, r1
 800612a:	4621      	mov	r1, r4
 800612c:	1a51      	subs	r1, r2, r1
 800612e:	6139      	str	r1, [r7, #16]
 8006130:	4629      	mov	r1, r5
 8006132:	eb63 0301 	sbc.w	r3, r3, r1
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	f04f 0200 	mov.w	r2, #0
 800613c:	f04f 0300 	mov.w	r3, #0
 8006140:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006144:	4659      	mov	r1, fp
 8006146:	018b      	lsls	r3, r1, #6
 8006148:	4651      	mov	r1, sl
 800614a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800614e:	4651      	mov	r1, sl
 8006150:	018a      	lsls	r2, r1, #6
 8006152:	4651      	mov	r1, sl
 8006154:	ebb2 0801 	subs.w	r8, r2, r1
 8006158:	4659      	mov	r1, fp
 800615a:	eb63 0901 	sbc.w	r9, r3, r1
 800615e:	f04f 0200 	mov.w	r2, #0
 8006162:	f04f 0300 	mov.w	r3, #0
 8006166:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800616a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800616e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006172:	4690      	mov	r8, r2
 8006174:	4699      	mov	r9, r3
 8006176:	4623      	mov	r3, r4
 8006178:	eb18 0303 	adds.w	r3, r8, r3
 800617c:	60bb      	str	r3, [r7, #8]
 800617e:	462b      	mov	r3, r5
 8006180:	eb49 0303 	adc.w	r3, r9, r3
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	f04f 0200 	mov.w	r2, #0
 800618a:	f04f 0300 	mov.w	r3, #0
 800618e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006192:	4629      	mov	r1, r5
 8006194:	024b      	lsls	r3, r1, #9
 8006196:	4621      	mov	r1, r4
 8006198:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800619c:	4621      	mov	r1, r4
 800619e:	024a      	lsls	r2, r1, #9
 80061a0:	4610      	mov	r0, r2
 80061a2:	4619      	mov	r1, r3
 80061a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061a6:	2200      	movs	r2, #0
 80061a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061b0:	f7fa f876 	bl	80002a0 <__aeabi_uldivmod>
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4613      	mov	r3, r2
 80061ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061bc:	e058      	b.n	8006270 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061be:	4b38      	ldr	r3, [pc, #224]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	099b      	lsrs	r3, r3, #6
 80061c4:	2200      	movs	r2, #0
 80061c6:	4618      	mov	r0, r3
 80061c8:	4611      	mov	r1, r2
 80061ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061ce:	623b      	str	r3, [r7, #32]
 80061d0:	2300      	movs	r3, #0
 80061d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061d8:	4642      	mov	r2, r8
 80061da:	464b      	mov	r3, r9
 80061dc:	f04f 0000 	mov.w	r0, #0
 80061e0:	f04f 0100 	mov.w	r1, #0
 80061e4:	0159      	lsls	r1, r3, #5
 80061e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061ea:	0150      	lsls	r0, r2, #5
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	4641      	mov	r1, r8
 80061f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80061f6:	4649      	mov	r1, r9
 80061f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	f04f 0300 	mov.w	r3, #0
 8006204:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006208:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800620c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006210:	ebb2 040a 	subs.w	r4, r2, sl
 8006214:	eb63 050b 	sbc.w	r5, r3, fp
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	00eb      	lsls	r3, r5, #3
 8006222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006226:	00e2      	lsls	r2, r4, #3
 8006228:	4614      	mov	r4, r2
 800622a:	461d      	mov	r5, r3
 800622c:	4643      	mov	r3, r8
 800622e:	18e3      	adds	r3, r4, r3
 8006230:	603b      	str	r3, [r7, #0]
 8006232:	464b      	mov	r3, r9
 8006234:	eb45 0303 	adc.w	r3, r5, r3
 8006238:	607b      	str	r3, [r7, #4]
 800623a:	f04f 0200 	mov.w	r2, #0
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006246:	4629      	mov	r1, r5
 8006248:	028b      	lsls	r3, r1, #10
 800624a:	4621      	mov	r1, r4
 800624c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006250:	4621      	mov	r1, r4
 8006252:	028a      	lsls	r2, r1, #10
 8006254:	4610      	mov	r0, r2
 8006256:	4619      	mov	r1, r3
 8006258:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800625a:	2200      	movs	r2, #0
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	61fa      	str	r2, [r7, #28]
 8006260:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006264:	f7fa f81c 	bl	80002a0 <__aeabi_uldivmod>
 8006268:	4602      	mov	r2, r0
 800626a:	460b      	mov	r3, r1
 800626c:	4613      	mov	r3, r2
 800626e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006270:	4b0b      	ldr	r3, [pc, #44]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	0c1b      	lsrs	r3, r3, #16
 8006276:	f003 0303 	and.w	r3, r3, #3
 800627a:	3301      	adds	r3, #1
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006280:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006284:	fbb2 f3f3 	udiv	r3, r2, r3
 8006288:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800628a:	e002      	b.n	8006292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800628c:	4b05      	ldr	r3, [pc, #20]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800628e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006294:	4618      	mov	r0, r3
 8006296:	3750      	adds	r7, #80	@ 0x50
 8006298:	46bd      	mov	sp, r7
 800629a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800629e:	bf00      	nop
 80062a0:	40023800 	.word	0x40023800
 80062a4:	00f42400 	.word	0x00f42400
 80062a8:	007a1200 	.word	0x007a1200

080062ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062b0:	4b03      	ldr	r3, [pc, #12]	@ (80062c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80062b2:	681b      	ldr	r3, [r3, #0]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	20000004 	.word	0x20000004

080062c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062c8:	f7ff fff0 	bl	80062ac <HAL_RCC_GetHCLKFreq>
 80062cc:	4602      	mov	r2, r0
 80062ce:	4b05      	ldr	r3, [pc, #20]	@ (80062e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	0a9b      	lsrs	r3, r3, #10
 80062d4:	f003 0307 	and.w	r3, r3, #7
 80062d8:	4903      	ldr	r1, [pc, #12]	@ (80062e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062da:	5ccb      	ldrb	r3, [r1, r3]
 80062dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	40023800 	.word	0x40023800
 80062e8:	08008db0 	.word	0x08008db0

080062ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10b      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006310:	2b00      	cmp	r3, #0
 8006312:	d105      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800631c:	2b00      	cmp	r3, #0
 800631e:	d075      	beq.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006320:	4b91      	ldr	r3, [pc, #580]	@ (8006568 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006326:	f7fd fb5d 	bl	80039e4 <HAL_GetTick>
 800632a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800632c:	e008      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800632e:	f7fd fb59 	bl	80039e4 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b02      	cmp	r3, #2
 800633a:	d901      	bls.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e189      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006340:	4b8a      	ldr	r3, [pc, #552]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1f0      	bne.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d009      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	019a      	lsls	r2, r3, #6
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	071b      	lsls	r3, r3, #28
 8006364:	4981      	ldr	r1, [pc, #516]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006366:	4313      	orrs	r3, r2
 8006368:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0302 	and.w	r3, r3, #2
 8006374:	2b00      	cmp	r3, #0
 8006376:	d01f      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006378:	4b7c      	ldr	r3, [pc, #496]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800637a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800637e:	0f1b      	lsrs	r3, r3, #28
 8006380:	f003 0307 	and.w	r3, r3, #7
 8006384:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	019a      	lsls	r2, r3, #6
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	061b      	lsls	r3, r3, #24
 8006392:	431a      	orrs	r2, r3
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	071b      	lsls	r3, r3, #28
 8006398:	4974      	ldr	r1, [pc, #464]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800639a:	4313      	orrs	r3, r2
 800639c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80063a0:	4b72      	ldr	r3, [pc, #456]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063a6:	f023 021f 	bic.w	r2, r3, #31
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	496e      	ldr	r1, [pc, #440]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00d      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	019a      	lsls	r2, r3, #6
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	061b      	lsls	r3, r3, #24
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	071b      	lsls	r3, r3, #28
 80063d8:	4964      	ldr	r1, [pc, #400]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80063e0:	4b61      	ldr	r3, [pc, #388]	@ (8006568 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80063e2:	2201      	movs	r2, #1
 80063e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80063e6:	f7fd fafd 	bl	80039e4 <HAL_GetTick>
 80063ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063ec:	e008      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063ee:	f7fd faf9 	bl	80039e4 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d901      	bls.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e129      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006400:	4b5a      	ldr	r3, [pc, #360]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0f0      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d105      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006420:	2b00      	cmp	r3, #0
 8006422:	d079      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006424:	4b52      	ldr	r3, [pc, #328]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006426:	2200      	movs	r2, #0
 8006428:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800642a:	f7fd fadb 	bl	80039e4 <HAL_GetTick>
 800642e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006432:	f7fd fad7 	bl	80039e4 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e107      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006444:	4b49      	ldr	r3, [pc, #292]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800644c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006450:	d0ef      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0304 	and.w	r3, r3, #4
 800645a:	2b00      	cmp	r3, #0
 800645c:	d020      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800645e:	4b43      	ldr	r3, [pc, #268]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006464:	0f1b      	lsrs	r3, r3, #28
 8006466:	f003 0307 	and.w	r3, r3, #7
 800646a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	019a      	lsls	r2, r3, #6
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	061b      	lsls	r3, r3, #24
 8006478:	431a      	orrs	r2, r3
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	071b      	lsls	r3, r3, #28
 800647e:	493b      	ldr	r1, [pc, #236]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006480:	4313      	orrs	r3, r2
 8006482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006486:	4b39      	ldr	r3, [pc, #228]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800648c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	3b01      	subs	r3, #1
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	4934      	ldr	r1, [pc, #208]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800649a:	4313      	orrs	r3, r2
 800649c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0308 	and.w	r3, r3, #8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d01e      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80064ac:	4b2f      	ldr	r3, [pc, #188]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b2:	0e1b      	lsrs	r3, r3, #24
 80064b4:	f003 030f 	and.w	r3, r3, #15
 80064b8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	019a      	lsls	r2, r3, #6
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	061b      	lsls	r3, r3, #24
 80064c4:	431a      	orrs	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	071b      	lsls	r3, r3, #28
 80064cc:	4927      	ldr	r1, [pc, #156]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064ce:	4313      	orrs	r3, r2
 80064d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80064d4:	4b25      	ldr	r3, [pc, #148]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e2:	4922      	ldr	r1, [pc, #136]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80064ea:	4b21      	ldr	r3, [pc, #132]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80064ec:	2201      	movs	r2, #1
 80064ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064f0:	f7fd fa78 	bl	80039e4 <HAL_GetTick>
 80064f4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80064f6:	e008      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064f8:	f7fd fa74 	bl	80039e4 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d901      	bls.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e0a4      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800650a:	4b18      	ldr	r3, [pc, #96]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006512:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006516:	d1ef      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0320 	and.w	r3, r3, #32
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 808b 	beq.w	800663c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006526:	2300      	movs	r3, #0
 8006528:	60fb      	str	r3, [r7, #12]
 800652a:	4b10      	ldr	r3, [pc, #64]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800652c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652e:	4a0f      	ldr	r2, [pc, #60]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006534:	6413      	str	r3, [r2, #64]	@ 0x40
 8006536:	4b0d      	ldr	r3, [pc, #52]	@ (800656c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006542:	4b0c      	ldr	r3, [pc, #48]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a0b      	ldr	r2, [pc, #44]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800654c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800654e:	f7fd fa49 	bl	80039e4 <HAL_GetTick>
 8006552:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006554:	e010      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006556:	f7fd fa45 	bl	80039e4 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d909      	bls.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e075      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006568:	42470068 	.word	0x42470068
 800656c:	40023800 	.word	0x40023800
 8006570:	42470070 	.word	0x42470070
 8006574:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006578:	4b38      	ldr	r3, [pc, #224]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006580:	2b00      	cmp	r3, #0
 8006582:	d0e8      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006584:	4b36      	ldr	r3, [pc, #216]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006588:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800658c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d02f      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800659c:	693a      	ldr	r2, [r7, #16]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d028      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065a2:	4b2f      	ldr	r3, [pc, #188]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065aa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80065ae:	2201      	movs	r2, #1
 80065b0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065b2:	4b2c      	ldr	r3, [pc, #176]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80065b8:	4a29      	ldr	r2, [pc, #164]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80065be:	4b28      	ldr	r3, [pc, #160]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d114      	bne.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80065ca:	f7fd fa0b 	bl	80039e4 <HAL_GetTick>
 80065ce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065d0:	e00a      	b.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065d2:	f7fd fa07 	bl	80039e4 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d901      	bls.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80065e4:	2303      	movs	r3, #3
 80065e6:	e035      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ec:	f003 0302 	and.w	r3, r3, #2
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d0ee      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006600:	d10d      	bne.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006602:	4b17      	ldr	r3, [pc, #92]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006612:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006616:	4912      	ldr	r1, [pc, #72]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006618:	4313      	orrs	r3, r2
 800661a:	608b      	str	r3, [r1, #8]
 800661c:	e005      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800661e:	4b10      	ldr	r3, [pc, #64]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	4a0f      	ldr	r2, [pc, #60]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006624:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006628:	6093      	str	r3, [r2, #8]
 800662a:	4b0d      	ldr	r3, [pc, #52]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800662c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006636:	490a      	ldr	r1, [pc, #40]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006638:	4313      	orrs	r3, r2
 800663a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0310 	and.w	r3, r3, #16
 8006644:	2b00      	cmp	r3, #0
 8006646:	d004      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800664e:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006650:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40007000 	.word	0x40007000
 8006660:	40023800 	.word	0x40023800
 8006664:	42470e40 	.word	0x42470e40
 8006668:	424711e0 	.word	0x424711e0

0800666c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e01c      	b.n	80066b8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	795b      	ldrb	r3, [r3, #5]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d105      	bne.n	8006694 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fc fc38 	bl	8002f04 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f042 0204 	orr.w	r2, r2, #4
 80066a8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3708      	adds	r7, #8
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066ca:	2300      	movs	r3, #0
 80066cc:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	791b      	ldrb	r3, [r3, #4]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d101      	bne.n	80066da <HAL_RNG_GenerateRandomNumber+0x1a>
 80066d6:	2302      	movs	r3, #2
 80066d8:	e044      	b.n	8006764 <HAL_RNG_GenerateRandomNumber+0xa4>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	795b      	ldrb	r3, [r3, #5]
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d133      	bne.n	8006752 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2202      	movs	r2, #2
 80066ee:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80066f0:	f7fd f978 	bl	80039e4 <HAL_GetTick>
 80066f4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80066f6:	e018      	b.n	800672a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80066f8:	f7fd f974 	bl	80039e4 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d911      	bls.n	800672a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b01      	cmp	r3, #1
 8006712:	d00a      	beq.n	800672a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e01c      	b.n	8006764 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b01      	cmp	r3, #1
 8006736:	d1df      	bne.n	80066f8 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689a      	ldr	r2, [r3, #8]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	715a      	strb	r2, [r3, #5]
 8006750:	e004      	b.n	800675c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2204      	movs	r2, #4
 8006756:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	711a      	strb	r2, [r3, #4]

  return status;
 8006762:	7bfb      	ldrb	r3, [r7, #15]
}
 8006764:	4618      	mov	r0, r3
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e07b      	b.n	8006876 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006782:	2b00      	cmp	r3, #0
 8006784:	d108      	bne.n	8006798 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800678e:	d009      	beq.n	80067a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	61da      	str	r2, [r3, #28]
 8006796:	e005      	b.n	80067a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d106      	bne.n	80067c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7fc fbc2 	bl	8002f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2202      	movs	r2, #2
 80067c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80067ec:	431a      	orrs	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f6:	431a      	orrs	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	431a      	orrs	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	431a      	orrs	r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800681e:	431a      	orrs	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a1b      	ldr	r3, [r3, #32]
 8006824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006828:	ea42 0103 	orr.w	r1, r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006830:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	0c1b      	lsrs	r3, r3, #16
 8006842:	f003 0104 	and.w	r1, r3, #4
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684a:	f003 0210 	and.w	r2, r3, #16
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	69da      	ldr	r2, [r3, #28]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006864:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b082      	sub	sp, #8
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e01a      	b.n	80068c6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068a6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f7fc fb95 	bl	8002fd8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b088      	sub	sp, #32
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	60f8      	str	r0, [r7, #12]
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	603b      	str	r3, [r7, #0]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068de:	f7fd f881 	bl	80039e4 <HAL_GetTick>
 80068e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80068e4:	88fb      	ldrh	r3, [r7, #6]
 80068e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d001      	beq.n	80068f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80068f4:	2302      	movs	r3, #2
 80068f6:	e12a      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <HAL_SPI_Transmit+0x36>
 80068fe:	88fb      	ldrh	r3, [r7, #6]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e122      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_SPI_Transmit+0x48>
 8006912:	2302      	movs	r3, #2
 8006914:	e11b      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2203      	movs	r2, #3
 8006922:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	88fa      	ldrh	r2, [r7, #6]
 8006936:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	88fa      	ldrh	r2, [r7, #6]
 800693c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006964:	d10f      	bne.n	8006986 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006974:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006984:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006990:	2b40      	cmp	r3, #64	@ 0x40
 8006992:	d007      	beq.n	80069a4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069ac:	d152      	bne.n	8006a54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <HAL_SPI_Transmit+0xee>
 80069b6:	8b7b      	ldrh	r3, [r7, #26]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d145      	bne.n	8006a48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c0:	881a      	ldrh	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	1c9a      	adds	r2, r3, #2
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80069e0:	e032      	b.n	8006a48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d112      	bne.n	8006a16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f4:	881a      	ldrh	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006a14:	e018      	b.n	8006a48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a16:	f7fc ffe5 	bl	80039e4 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d803      	bhi.n	8006a2e <HAL_SPI_Transmit+0x160>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a2c:	d102      	bne.n	8006a34 <HAL_SPI_Transmit+0x166>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d109      	bne.n	8006a48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e082      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1c7      	bne.n	80069e2 <HAL_SPI_Transmit+0x114>
 8006a52:	e053      	b.n	8006afc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d002      	beq.n	8006a62 <HAL_SPI_Transmit+0x194>
 8006a5c:	8b7b      	ldrh	r3, [r7, #26]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d147      	bne.n	8006af2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	330c      	adds	r3, #12
 8006a6c:	7812      	ldrb	r2, [r2, #0]
 8006a6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a88:	e033      	b.n	8006af2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d113      	bne.n	8006ac0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	330c      	adds	r3, #12
 8006aa2:	7812      	ldrb	r2, [r2, #0]
 8006aa4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006abe:	e018      	b.n	8006af2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ac0:	f7fc ff90 	bl	80039e4 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d803      	bhi.n	8006ad8 <HAL_SPI_Transmit+0x20a>
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ad6:	d102      	bne.n	8006ade <HAL_SPI_Transmit+0x210>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d109      	bne.n	8006af2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e02d      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1c6      	bne.n	8006a8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006afc:	69fa      	ldr	r2, [r7, #28]
 8006afe:	6839      	ldr	r1, [r7, #0]
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 f8bf 	bl	8006c84 <SPI_EndRxTxTransaction>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2220      	movs	r2, #32
 8006b10:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10a      	bne.n	8006b30 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	617b      	str	r3, [r7, #20]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	617b      	str	r3, [r7, #20]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d001      	beq.n	8006b4c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
  }
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3720      	adds	r7, #32
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}

08006b56 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006b56:	b480      	push	{r7}
 8006b58:	b083      	sub	sp, #12
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b64:	b2db      	uxtb	r3, r3
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
	...

08006b74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	603b      	str	r3, [r7, #0]
 8006b80:	4613      	mov	r3, r2
 8006b82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b84:	f7fc ff2e 	bl	80039e4 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	4413      	add	r3, r2
 8006b92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b94:	f7fc ff26 	bl	80039e4 <HAL_GetTick>
 8006b98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b9a:	4b39      	ldr	r3, [pc, #228]	@ (8006c80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	015b      	lsls	r3, r3, #5
 8006ba0:	0d1b      	lsrs	r3, r3, #20
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	fb02 f303 	mul.w	r3, r2, r3
 8006ba8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006baa:	e054      	b.n	8006c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bb2:	d050      	beq.n	8006c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bb4:	f7fc ff16 	bl	80039e4 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	69fa      	ldr	r2, [r7, #28]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d902      	bls.n	8006bca <SPI_WaitFlagStateUntilTimeout+0x56>
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d13d      	bne.n	8006c46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006bd8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006be2:	d111      	bne.n	8006c08 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bec:	d004      	beq.n	8006bf8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bf6:	d107      	bne.n	8006c08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c10:	d10f      	bne.n	8006c32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e017      	b.n	8006c76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	3b01      	subs	r3, #1
 8006c54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	689a      	ldr	r2, [r3, #8]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	68ba      	ldr	r2, [r7, #8]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	bf0c      	ite	eq
 8006c66:	2301      	moveq	r3, #1
 8006c68:	2300      	movne	r3, #0
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d19b      	bne.n	8006bac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3720      	adds	r7, #32
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	20000004 	.word	0x20000004

08006c84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af02      	add	r7, sp, #8
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2201      	movs	r2, #1
 8006c98:	2102      	movs	r1, #2
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f7ff ff6a 	bl	8006b74 <SPI_WaitFlagStateUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d007      	beq.n	8006cb6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006caa:	f043 0220 	orr.w	r2, r3, #32
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e032      	b.n	8006d1c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8006d24 <SPI_EndRxTxTransaction+0xa0>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a1b      	ldr	r2, [pc, #108]	@ (8006d28 <SPI_EndRxTxTransaction+0xa4>)
 8006cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc0:	0d5b      	lsrs	r3, r3, #21
 8006cc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006cc6:	fb02 f303 	mul.w	r3, r2, r3
 8006cca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cd4:	d112      	bne.n	8006cfc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2180      	movs	r1, #128	@ 0x80
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f7ff ff47 	bl	8006b74 <SPI_WaitFlagStateUntilTimeout>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d016      	beq.n	8006d1a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cf0:	f043 0220 	orr.w	r2, r3, #32
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e00f      	b.n	8006d1c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00a      	beq.n	8006d18 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d12:	2b80      	cmp	r3, #128	@ 0x80
 8006d14:	d0f2      	beq.n	8006cfc <SPI_EndRxTxTransaction+0x78>
 8006d16:	e000      	b.n	8006d1a <SPI_EndRxTxTransaction+0x96>
        break;
 8006d18:	bf00      	nop
  }

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	20000004 	.word	0x20000004
 8006d28:	165e9f81 	.word	0x165e9f81

08006d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e041      	b.n	8006dc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d106      	bne.n	8006d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f7fc f95e 	bl	8003014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4619      	mov	r1, r3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	f000 fae6 	bl	800733c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3708      	adds	r7, #8
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
	...

08006dcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d001      	beq.n	8006de4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e046      	b.n	8006e72 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a23      	ldr	r2, [pc, #140]	@ (8006e80 <HAL_TIM_Base_Start+0xb4>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d022      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dfe:	d01d      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a1f      	ldr	r2, [pc, #124]	@ (8006e84 <HAL_TIM_Base_Start+0xb8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d018      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006e88 <HAL_TIM_Base_Start+0xbc>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d013      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a1c      	ldr	r2, [pc, #112]	@ (8006e8c <HAL_TIM_Base_Start+0xc0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00e      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a1b      	ldr	r2, [pc, #108]	@ (8006e90 <HAL_TIM_Base_Start+0xc4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d009      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a19      	ldr	r2, [pc, #100]	@ (8006e94 <HAL_TIM_Base_Start+0xc8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d004      	beq.n	8006e3c <HAL_TIM_Base_Start+0x70>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a18      	ldr	r2, [pc, #96]	@ (8006e98 <HAL_TIM_Base_Start+0xcc>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d111      	bne.n	8006e60 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2b06      	cmp	r3, #6
 8006e4c:	d010      	beq.n	8006e70 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f042 0201 	orr.w	r2, r2, #1
 8006e5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e5e:	e007      	b.n	8006e70 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0201 	orr.w	r2, r2, #1
 8006e6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	40010000 	.word	0x40010000
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40000800 	.word	0x40000800
 8006e8c:	40000c00 	.word	0x40000c00
 8006e90:	40010400 	.word	0x40010400
 8006e94:	40014000 	.word	0x40014000
 8006e98:	40001800 	.word	0x40001800

08006e9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d001      	beq.n	8006eb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e04e      	b.n	8006f52 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68da      	ldr	r2, [r3, #12]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0201 	orr.w	r2, r2, #1
 8006eca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a23      	ldr	r2, [pc, #140]	@ (8006f60 <HAL_TIM_Base_Start_IT+0xc4>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d022      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ede:	d01d      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8006f64 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d018      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1e      	ldr	r2, [pc, #120]	@ (8006f68 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d013      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f6c <HAL_TIM_Base_Start_IT+0xd0>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d00e      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a1b      	ldr	r2, [pc, #108]	@ (8006f70 <HAL_TIM_Base_Start_IT+0xd4>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d009      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a19      	ldr	r2, [pc, #100]	@ (8006f74 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d004      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0x80>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a18      	ldr	r2, [pc, #96]	@ (8006f78 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d111      	bne.n	8006f40 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 0307 	and.w	r3, r3, #7
 8006f26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2b06      	cmp	r3, #6
 8006f2c:	d010      	beq.n	8006f50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f042 0201 	orr.w	r2, r2, #1
 8006f3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f3e:	e007      	b.n	8006f50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0201 	orr.w	r2, r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3714      	adds	r7, #20
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	40010000 	.word	0x40010000
 8006f64:	40000400 	.word	0x40000400
 8006f68:	40000800 	.word	0x40000800
 8006f6c:	40000c00 	.word	0x40000c00
 8006f70:	40010400 	.word	0x40010400
 8006f74:	40014000 	.word	0x40014000
 8006f78:	40001800 	.word	0x40001800

08006f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d020      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01b      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0202 	mvn.w	r2, #2
 8006fb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f999 	bl	80072fe <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f98b 	bl	80072ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f99c 	bl	8007312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0304 	and.w	r3, r3, #4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d020      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d01b      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0204 	mvn.w	r2, #4
 8006ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2202      	movs	r2, #2
 8007002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f973 	bl	80072fe <HAL_TIM_IC_CaptureCallback>
 8007018:	e005      	b.n	8007026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f965 	bl	80072ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f976 	bl	8007312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d020      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01b      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f06f 0208 	mvn.w	r2, #8
 8007048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2204      	movs	r2, #4
 800704e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f003 0303 	and.w	r3, r3, #3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f94d 	bl	80072fe <HAL_TIM_IC_CaptureCallback>
 8007064:	e005      	b.n	8007072 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f93f 	bl	80072ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f950 	bl	8007312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b00      	cmp	r3, #0
 8007080:	d020      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f003 0310 	and.w	r3, r3, #16
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01b      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f06f 0210 	mvn.w	r2, #16
 8007094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2208      	movs	r2, #8
 800709a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f927 	bl	80072fe <HAL_TIM_IC_CaptureCallback>
 80070b0:	e005      	b.n	80070be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f919 	bl	80072ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f92a 	bl	8007312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d007      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f06f 0201 	mvn.w	r2, #1
 80070e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7fb ffe0 	bl	80030a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00c      	beq.n	800710c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d007      	beq.n	800710c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 fae4 	bl	80076d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00c      	beq.n	8007130 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711c:	2b00      	cmp	r3, #0
 800711e:	d007      	beq.n	8007130 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f8fb 	bl	8007326 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00c      	beq.n	8007154 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f003 0320 	and.w	r3, r3, #32
 8007140:	2b00      	cmp	r3, #0
 8007142:	d007      	beq.n	8007154 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f06f 0220 	mvn.w	r2, #32
 800714c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fab6 	bl	80076c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007154:	bf00      	nop
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007166:	2300      	movs	r3, #0
 8007168:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007170:	2b01      	cmp	r3, #1
 8007172:	d101      	bne.n	8007178 <HAL_TIM_ConfigClockSource+0x1c>
 8007174:	2302      	movs	r3, #2
 8007176:	e0b4      	b.n	80072e2 <HAL_TIM_ConfigClockSource+0x186>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800719e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68ba      	ldr	r2, [r7, #8]
 80071a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071b0:	d03e      	beq.n	8007230 <HAL_TIM_ConfigClockSource+0xd4>
 80071b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071b6:	f200 8087 	bhi.w	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071be:	f000 8086 	beq.w	80072ce <HAL_TIM_ConfigClockSource+0x172>
 80071c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c6:	d87f      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071c8:	2b70      	cmp	r3, #112	@ 0x70
 80071ca:	d01a      	beq.n	8007202 <HAL_TIM_ConfigClockSource+0xa6>
 80071cc:	2b70      	cmp	r3, #112	@ 0x70
 80071ce:	d87b      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071d0:	2b60      	cmp	r3, #96	@ 0x60
 80071d2:	d050      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x11a>
 80071d4:	2b60      	cmp	r3, #96	@ 0x60
 80071d6:	d877      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071d8:	2b50      	cmp	r3, #80	@ 0x50
 80071da:	d03c      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0xfa>
 80071dc:	2b50      	cmp	r3, #80	@ 0x50
 80071de:	d873      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071e0:	2b40      	cmp	r3, #64	@ 0x40
 80071e2:	d058      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0x13a>
 80071e4:	2b40      	cmp	r3, #64	@ 0x40
 80071e6:	d86f      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071e8:	2b30      	cmp	r3, #48	@ 0x30
 80071ea:	d064      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x15a>
 80071ec:	2b30      	cmp	r3, #48	@ 0x30
 80071ee:	d86b      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071f0:	2b20      	cmp	r3, #32
 80071f2:	d060      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x15a>
 80071f4:	2b20      	cmp	r3, #32
 80071f6:	d867      	bhi.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d05c      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x15a>
 80071fc:	2b10      	cmp	r3, #16
 80071fe:	d05a      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x15a>
 8007200:	e062      	b.n	80072c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007212:	f000 f9b9 	bl	8007588 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007224:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	609a      	str	r2, [r3, #8]
      break;
 800722e:	e04f      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007240:	f000 f9a2 	bl	8007588 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	689a      	ldr	r2, [r3, #8]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007252:	609a      	str	r2, [r3, #8]
      break;
 8007254:	e03c      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007262:	461a      	mov	r2, r3
 8007264:	f000 f916 	bl	8007494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2150      	movs	r1, #80	@ 0x50
 800726e:	4618      	mov	r0, r3
 8007270:	f000 f96f 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8007274:	e02c      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007282:	461a      	mov	r2, r3
 8007284:	f000 f935 	bl	80074f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2160      	movs	r1, #96	@ 0x60
 800728e:	4618      	mov	r0, r3
 8007290:	f000 f95f 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8007294:	e01c      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072a2:	461a      	mov	r2, r3
 80072a4:	f000 f8f6 	bl	8007494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2140      	movs	r1, #64	@ 0x40
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 f94f 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 80072b4:	e00c      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4619      	mov	r1, r3
 80072c0:	4610      	mov	r0, r2
 80072c2:	f000 f946 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 80072c6:	e003      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	73fb      	strb	r3, [r7, #15]
      break;
 80072cc:	e000      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80072ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072ea:	b480      	push	{r7}
 80072ec:	b083      	sub	sp, #12
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072f2:	bf00      	nop
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072fe:	b480      	push	{r7}
 8007300:	b083      	sub	sp, #12
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007312:	b480      	push	{r7}
 8007314:	b083      	sub	sp, #12
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800731a:	bf00      	nop
 800731c:	370c      	adds	r7, #12
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007326:	b480      	push	{r7}
 8007328:	b083      	sub	sp, #12
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800732e:	bf00      	nop
 8007330:	370c      	adds	r7, #12
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
	...

0800733c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a46      	ldr	r2, [pc, #280]	@ (8007468 <TIM_Base_SetConfig+0x12c>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d013      	beq.n	800737c <TIM_Base_SetConfig+0x40>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735a:	d00f      	beq.n	800737c <TIM_Base_SetConfig+0x40>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a43      	ldr	r2, [pc, #268]	@ (800746c <TIM_Base_SetConfig+0x130>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d00b      	beq.n	800737c <TIM_Base_SetConfig+0x40>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a42      	ldr	r2, [pc, #264]	@ (8007470 <TIM_Base_SetConfig+0x134>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d007      	beq.n	800737c <TIM_Base_SetConfig+0x40>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a41      	ldr	r2, [pc, #260]	@ (8007474 <TIM_Base_SetConfig+0x138>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d003      	beq.n	800737c <TIM_Base_SetConfig+0x40>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a40      	ldr	r2, [pc, #256]	@ (8007478 <TIM_Base_SetConfig+0x13c>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d108      	bne.n	800738e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a35      	ldr	r2, [pc, #212]	@ (8007468 <TIM_Base_SetConfig+0x12c>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d02b      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800739c:	d027      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a32      	ldr	r2, [pc, #200]	@ (800746c <TIM_Base_SetConfig+0x130>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d023      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a31      	ldr	r2, [pc, #196]	@ (8007470 <TIM_Base_SetConfig+0x134>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d01f      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a30      	ldr	r2, [pc, #192]	@ (8007474 <TIM_Base_SetConfig+0x138>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d01b      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007478 <TIM_Base_SetConfig+0x13c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d017      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a2e      	ldr	r2, [pc, #184]	@ (800747c <TIM_Base_SetConfig+0x140>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d013      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007480 <TIM_Base_SetConfig+0x144>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d00f      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007484 <TIM_Base_SetConfig+0x148>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d00b      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007488 <TIM_Base_SetConfig+0x14c>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d007      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a2a      	ldr	r2, [pc, #168]	@ (800748c <TIM_Base_SetConfig+0x150>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d003      	beq.n	80073ee <TIM_Base_SetConfig+0xb2>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a29      	ldr	r2, [pc, #164]	@ (8007490 <TIM_Base_SetConfig+0x154>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d108      	bne.n	8007400 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	4313      	orrs	r3, r2
 800740c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a10      	ldr	r2, [pc, #64]	@ (8007468 <TIM_Base_SetConfig+0x12c>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d003      	beq.n	8007434 <TIM_Base_SetConfig+0xf8>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a12      	ldr	r2, [pc, #72]	@ (8007478 <TIM_Base_SetConfig+0x13c>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d103      	bne.n	800743c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	691a      	ldr	r2, [r3, #16]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b01      	cmp	r3, #1
 800744c:	d105      	bne.n	800745a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	f023 0201 	bic.w	r2, r3, #1
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	611a      	str	r2, [r3, #16]
  }
}
 800745a:	bf00      	nop
 800745c:	3714      	adds	r7, #20
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	40010000 	.word	0x40010000
 800746c:	40000400 	.word	0x40000400
 8007470:	40000800 	.word	0x40000800
 8007474:	40000c00 	.word	0x40000c00
 8007478:	40010400 	.word	0x40010400
 800747c:	40014000 	.word	0x40014000
 8007480:	40014400 	.word	0x40014400
 8007484:	40014800 	.word	0x40014800
 8007488:	40001800 	.word	0x40001800
 800748c:	40001c00 	.word	0x40001c00
 8007490:	40002000 	.word	0x40002000

08007494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6a1b      	ldr	r3, [r3, #32]
 80074a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	f023 0201 	bic.w	r2, r3, #1
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	011b      	lsls	r3, r3, #4
 80074c4:	693a      	ldr	r2, [r7, #16]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f023 030a 	bic.w	r3, r3, #10
 80074d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074d2:	697a      	ldr	r2, [r7, #20]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	621a      	str	r2, [r3, #32]
}
 80074e6:	bf00      	nop
 80074e8:	371c      	adds	r7, #28
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074f2:	b480      	push	{r7}
 80074f4:	b087      	sub	sp, #28
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	60f8      	str	r0, [r7, #12]
 80074fa:	60b9      	str	r1, [r7, #8]
 80074fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	f023 0210 	bic.w	r2, r3, #16
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	699b      	ldr	r3, [r3, #24]
 8007514:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800751c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	031b      	lsls	r3, r3, #12
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	4313      	orrs	r3, r2
 8007526:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800752e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	011b      	lsls	r3, r3, #4
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	4313      	orrs	r3, r2
 8007538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	621a      	str	r2, [r3, #32]
}
 8007546:	bf00      	nop
 8007548:	371c      	adds	r7, #28
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007552:	b480      	push	{r7}
 8007554:	b085      	sub	sp, #20
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
 800755a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4313      	orrs	r3, r2
 8007570:	f043 0307 	orr.w	r3, r3, #7
 8007574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	609a      	str	r2, [r3, #8]
}
 800757c:	bf00      	nop
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	021a      	lsls	r2, r3, #8
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	431a      	orrs	r2, r3
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	697a      	ldr	r2, [r7, #20]
 80075ba:	609a      	str	r2, [r3, #8]
}
 80075bc:	bf00      	nop
 80075be:	371c      	adds	r7, #28
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d101      	bne.n	80075e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075dc:	2302      	movs	r3, #2
 80075de:	e05a      	b.n	8007696 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2202      	movs	r2, #2
 80075ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007606:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a21      	ldr	r2, [pc, #132]	@ (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d022      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800762c:	d01d      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a1d      	ldr	r2, [pc, #116]	@ (80076a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d018      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a1b      	ldr	r2, [pc, #108]	@ (80076ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d013      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1a      	ldr	r2, [pc, #104]	@ (80076b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d00e      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a18      	ldr	r2, [pc, #96]	@ (80076b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d009      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a17      	ldr	r2, [pc, #92]	@ (80076b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d004      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a15      	ldr	r2, [pc, #84]	@ (80076bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d10c      	bne.n	8007684 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007670:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	4313      	orrs	r3, r2
 800767a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3714      	adds	r7, #20
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop
 80076a4:	40010000 	.word	0x40010000
 80076a8:	40000400 	.word	0x40000400
 80076ac:	40000800 	.word	0x40000800
 80076b0:	40000c00 	.word	0x40000c00
 80076b4:	40010400 	.word	0x40010400
 80076b8:	40014000 	.word	0x40014000
 80076bc:	40001800 	.word	0x40001800

080076c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <findslot>:
 80076e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007714 <findslot+0x2c>)
 80076ea:	b510      	push	{r4, lr}
 80076ec:	4604      	mov	r4, r0
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	b118      	cbz	r0, 80076fa <findslot+0x12>
 80076f2:	6a03      	ldr	r3, [r0, #32]
 80076f4:	b90b      	cbnz	r3, 80076fa <findslot+0x12>
 80076f6:	f000 fb19 	bl	8007d2c <__sinit>
 80076fa:	2c13      	cmp	r4, #19
 80076fc:	d807      	bhi.n	800770e <findslot+0x26>
 80076fe:	4806      	ldr	r0, [pc, #24]	@ (8007718 <findslot+0x30>)
 8007700:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8007704:	3201      	adds	r2, #1
 8007706:	d002      	beq.n	800770e <findslot+0x26>
 8007708:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800770c:	bd10      	pop	{r4, pc}
 800770e:	2000      	movs	r0, #0
 8007710:	e7fc      	b.n	800770c <findslot+0x24>
 8007712:	bf00      	nop
 8007714:	20000024 	.word	0x20000024
 8007718:	20025cd4 	.word	0x20025cd4

0800771c <error>:
 800771c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771e:	4604      	mov	r4, r0
 8007720:	f000 fbba 	bl	8007e98 <__errno>
 8007724:	2613      	movs	r6, #19
 8007726:	4605      	mov	r5, r0
 8007728:	2700      	movs	r7, #0
 800772a:	4630      	mov	r0, r6
 800772c:	4639      	mov	r1, r7
 800772e:	beab      	bkpt	0x00ab
 8007730:	4606      	mov	r6, r0
 8007732:	602e      	str	r6, [r5, #0]
 8007734:	4620      	mov	r0, r4
 8007736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007738 <checkerror>:
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	d101      	bne.n	8007740 <checkerror+0x8>
 800773c:	f7ff bfee 	b.w	800771c <error>
 8007740:	4770      	bx	lr

08007742 <_swiread>:
 8007742:	b530      	push	{r4, r5, lr}
 8007744:	b085      	sub	sp, #20
 8007746:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800774a:	9203      	str	r2, [sp, #12]
 800774c:	2406      	movs	r4, #6
 800774e:	ad01      	add	r5, sp, #4
 8007750:	4620      	mov	r0, r4
 8007752:	4629      	mov	r1, r5
 8007754:	beab      	bkpt	0x00ab
 8007756:	4604      	mov	r4, r0
 8007758:	4620      	mov	r0, r4
 800775a:	f7ff ffed 	bl	8007738 <checkerror>
 800775e:	b005      	add	sp, #20
 8007760:	bd30      	pop	{r4, r5, pc}

08007762 <_read>:
 8007762:	b570      	push	{r4, r5, r6, lr}
 8007764:	460e      	mov	r6, r1
 8007766:	4614      	mov	r4, r2
 8007768:	f7ff ffbe 	bl	80076e8 <findslot>
 800776c:	4605      	mov	r5, r0
 800776e:	b930      	cbnz	r0, 800777e <_read+0x1c>
 8007770:	f000 fb92 	bl	8007e98 <__errno>
 8007774:	2309      	movs	r3, #9
 8007776:	6003      	str	r3, [r0, #0]
 8007778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800777c:	bd70      	pop	{r4, r5, r6, pc}
 800777e:	6800      	ldr	r0, [r0, #0]
 8007780:	4622      	mov	r2, r4
 8007782:	4631      	mov	r1, r6
 8007784:	f7ff ffdd 	bl	8007742 <_swiread>
 8007788:	1c43      	adds	r3, r0, #1
 800778a:	d0f5      	beq.n	8007778 <_read+0x16>
 800778c:	686b      	ldr	r3, [r5, #4]
 800778e:	1a20      	subs	r0, r4, r0
 8007790:	4403      	add	r3, r0
 8007792:	606b      	str	r3, [r5, #4]
 8007794:	e7f2      	b.n	800777c <_read+0x1a>

08007796 <_swilseek>:
 8007796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007798:	460c      	mov	r4, r1
 800779a:	4616      	mov	r6, r2
 800779c:	f7ff ffa4 	bl	80076e8 <findslot>
 80077a0:	4605      	mov	r5, r0
 80077a2:	b940      	cbnz	r0, 80077b6 <_swilseek+0x20>
 80077a4:	f000 fb78 	bl	8007e98 <__errno>
 80077a8:	2309      	movs	r3, #9
 80077aa:	6003      	str	r3, [r0, #0]
 80077ac:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80077b0:	4620      	mov	r0, r4
 80077b2:	b003      	add	sp, #12
 80077b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b6:	2e02      	cmp	r6, #2
 80077b8:	d903      	bls.n	80077c2 <_swilseek+0x2c>
 80077ba:	f000 fb6d 	bl	8007e98 <__errno>
 80077be:	2316      	movs	r3, #22
 80077c0:	e7f3      	b.n	80077aa <_swilseek+0x14>
 80077c2:	2e01      	cmp	r6, #1
 80077c4:	d112      	bne.n	80077ec <_swilseek+0x56>
 80077c6:	6843      	ldr	r3, [r0, #4]
 80077c8:	18e4      	adds	r4, r4, r3
 80077ca:	d4f6      	bmi.n	80077ba <_swilseek+0x24>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	260a      	movs	r6, #10
 80077d0:	e9cd 3400 	strd	r3, r4, [sp]
 80077d4:	466f      	mov	r7, sp
 80077d6:	4630      	mov	r0, r6
 80077d8:	4639      	mov	r1, r7
 80077da:	beab      	bkpt	0x00ab
 80077dc:	4606      	mov	r6, r0
 80077de:	4630      	mov	r0, r6
 80077e0:	f7ff ffaa 	bl	8007738 <checkerror>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	dbe1      	blt.n	80077ac <_swilseek+0x16>
 80077e8:	606c      	str	r4, [r5, #4]
 80077ea:	e7e1      	b.n	80077b0 <_swilseek+0x1a>
 80077ec:	2e02      	cmp	r6, #2
 80077ee:	6803      	ldr	r3, [r0, #0]
 80077f0:	d1ec      	bne.n	80077cc <_swilseek+0x36>
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	260c      	movs	r6, #12
 80077f6:	466f      	mov	r7, sp
 80077f8:	4630      	mov	r0, r6
 80077fa:	4639      	mov	r1, r7
 80077fc:	beab      	bkpt	0x00ab
 80077fe:	4606      	mov	r6, r0
 8007800:	4630      	mov	r0, r6
 8007802:	f7ff ff99 	bl	8007738 <checkerror>
 8007806:	1c43      	adds	r3, r0, #1
 8007808:	d0d0      	beq.n	80077ac <_swilseek+0x16>
 800780a:	4404      	add	r4, r0
 800780c:	e7de      	b.n	80077cc <_swilseek+0x36>

0800780e <_lseek>:
 800780e:	f7ff bfc2 	b.w	8007796 <_swilseek>

08007812 <_swiwrite>:
 8007812:	b530      	push	{r4, r5, lr}
 8007814:	b085      	sub	sp, #20
 8007816:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800781a:	9203      	str	r2, [sp, #12]
 800781c:	2405      	movs	r4, #5
 800781e:	ad01      	add	r5, sp, #4
 8007820:	4620      	mov	r0, r4
 8007822:	4629      	mov	r1, r5
 8007824:	beab      	bkpt	0x00ab
 8007826:	4604      	mov	r4, r0
 8007828:	4620      	mov	r0, r4
 800782a:	f7ff ff85 	bl	8007738 <checkerror>
 800782e:	b005      	add	sp, #20
 8007830:	bd30      	pop	{r4, r5, pc}

08007832 <_write>:
 8007832:	b570      	push	{r4, r5, r6, lr}
 8007834:	460e      	mov	r6, r1
 8007836:	4615      	mov	r5, r2
 8007838:	f7ff ff56 	bl	80076e8 <findslot>
 800783c:	4604      	mov	r4, r0
 800783e:	b930      	cbnz	r0, 800784e <_write+0x1c>
 8007840:	f000 fb2a 	bl	8007e98 <__errno>
 8007844:	2309      	movs	r3, #9
 8007846:	6003      	str	r3, [r0, #0]
 8007848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	6800      	ldr	r0, [r0, #0]
 8007850:	462a      	mov	r2, r5
 8007852:	4631      	mov	r1, r6
 8007854:	f7ff ffdd 	bl	8007812 <_swiwrite>
 8007858:	1e03      	subs	r3, r0, #0
 800785a:	dbf5      	blt.n	8007848 <_write+0x16>
 800785c:	6862      	ldr	r2, [r4, #4]
 800785e:	1ae8      	subs	r0, r5, r3
 8007860:	4402      	add	r2, r0
 8007862:	42ab      	cmp	r3, r5
 8007864:	6062      	str	r2, [r4, #4]
 8007866:	d1f1      	bne.n	800784c <_write+0x1a>
 8007868:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800786c:	2000      	movs	r0, #0
 800786e:	f7ff bf55 	b.w	800771c <error>

08007872 <_swiclose>:
 8007872:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007874:	2402      	movs	r4, #2
 8007876:	9001      	str	r0, [sp, #4]
 8007878:	ad01      	add	r5, sp, #4
 800787a:	4620      	mov	r0, r4
 800787c:	4629      	mov	r1, r5
 800787e:	beab      	bkpt	0x00ab
 8007880:	4604      	mov	r4, r0
 8007882:	4620      	mov	r0, r4
 8007884:	f7ff ff58 	bl	8007738 <checkerror>
 8007888:	b003      	add	sp, #12
 800788a:	bd30      	pop	{r4, r5, pc}

0800788c <_close>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	4605      	mov	r5, r0
 8007890:	f7ff ff2a 	bl	80076e8 <findslot>
 8007894:	4604      	mov	r4, r0
 8007896:	b930      	cbnz	r0, 80078a6 <_close+0x1a>
 8007898:	f000 fafe 	bl	8007e98 <__errno>
 800789c:	2309      	movs	r3, #9
 800789e:	6003      	str	r3, [r0, #0]
 80078a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078a4:	bd38      	pop	{r3, r4, r5, pc}
 80078a6:	3d01      	subs	r5, #1
 80078a8:	2d01      	cmp	r5, #1
 80078aa:	d809      	bhi.n	80078c0 <_close+0x34>
 80078ac:	4b07      	ldr	r3, [pc, #28]	@ (80078cc <_close+0x40>)
 80078ae:	689a      	ldr	r2, [r3, #8]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d104      	bne.n	80078c0 <_close+0x34>
 80078b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	2000      	movs	r0, #0
 80078be:	e7f1      	b.n	80078a4 <_close+0x18>
 80078c0:	6820      	ldr	r0, [r4, #0]
 80078c2:	f7ff ffd6 	bl	8007872 <_swiclose>
 80078c6:	2800      	cmp	r0, #0
 80078c8:	d0f5      	beq.n	80078b6 <_close+0x2a>
 80078ca:	e7eb      	b.n	80078a4 <_close+0x18>
 80078cc:	20025cd4 	.word	0x20025cd4

080078d0 <_swistat>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	460c      	mov	r4, r1
 80078d4:	f7ff ff08 	bl	80076e8 <findslot>
 80078d8:	4605      	mov	r5, r0
 80078da:	b930      	cbnz	r0, 80078ea <_swistat+0x1a>
 80078dc:	f000 fadc 	bl	8007e98 <__errno>
 80078e0:	2309      	movs	r3, #9
 80078e2:	6003      	str	r3, [r0, #0]
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078e8:	bd70      	pop	{r4, r5, r6, pc}
 80078ea:	6863      	ldr	r3, [r4, #4]
 80078ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80078f0:	6063      	str	r3, [r4, #4]
 80078f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078f6:	64a3      	str	r3, [r4, #72]	@ 0x48
 80078f8:	260c      	movs	r6, #12
 80078fa:	4630      	mov	r0, r6
 80078fc:	4629      	mov	r1, r5
 80078fe:	beab      	bkpt	0x00ab
 8007900:	4605      	mov	r5, r0
 8007902:	4628      	mov	r0, r5
 8007904:	f7ff ff18 	bl	8007738 <checkerror>
 8007908:	1c43      	adds	r3, r0, #1
 800790a:	d0eb      	beq.n	80078e4 <_swistat+0x14>
 800790c:	6120      	str	r0, [r4, #16]
 800790e:	2000      	movs	r0, #0
 8007910:	e7ea      	b.n	80078e8 <_swistat+0x18>

08007912 <_fstat>:
 8007912:	460b      	mov	r3, r1
 8007914:	b510      	push	{r4, lr}
 8007916:	2100      	movs	r1, #0
 8007918:	4604      	mov	r4, r0
 800791a:	2258      	movs	r2, #88	@ 0x58
 800791c:	4618      	mov	r0, r3
 800791e:	f000 fab3 	bl	8007e88 <memset>
 8007922:	4601      	mov	r1, r0
 8007924:	4620      	mov	r0, r4
 8007926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800792a:	f7ff bfd1 	b.w	80078d0 <_swistat>

0800792e <_stat>:
 800792e:	b538      	push	{r3, r4, r5, lr}
 8007930:	460d      	mov	r5, r1
 8007932:	4604      	mov	r4, r0
 8007934:	2258      	movs	r2, #88	@ 0x58
 8007936:	2100      	movs	r1, #0
 8007938:	4628      	mov	r0, r5
 800793a:	f000 faa5 	bl	8007e88 <memset>
 800793e:	4620      	mov	r0, r4
 8007940:	2100      	movs	r1, #0
 8007942:	f000 f811 	bl	8007968 <_swiopen>
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	4604      	mov	r4, r0
 800794a:	d00b      	beq.n	8007964 <_stat+0x36>
 800794c:	686b      	ldr	r3, [r5, #4]
 800794e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007952:	606b      	str	r3, [r5, #4]
 8007954:	4629      	mov	r1, r5
 8007956:	f7ff ffbb 	bl	80078d0 <_swistat>
 800795a:	4605      	mov	r5, r0
 800795c:	4620      	mov	r0, r4
 800795e:	f7ff ff95 	bl	800788c <_close>
 8007962:	462c      	mov	r4, r5
 8007964:	4620      	mov	r0, r4
 8007966:	bd38      	pop	{r3, r4, r5, pc}

08007968 <_swiopen>:
 8007968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796c:	4f29      	ldr	r7, [pc, #164]	@ (8007a14 <_swiopen+0xac>)
 800796e:	b096      	sub	sp, #88	@ 0x58
 8007970:	4682      	mov	sl, r0
 8007972:	460e      	mov	r6, r1
 8007974:	2400      	movs	r4, #0
 8007976:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 800797a:	3301      	adds	r3, #1
 800797c:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8007980:	d00c      	beq.n	800799c <_swiopen+0x34>
 8007982:	3401      	adds	r4, #1
 8007984:	2c14      	cmp	r4, #20
 8007986:	d1f6      	bne.n	8007976 <_swiopen+0xe>
 8007988:	f000 fa86 	bl	8007e98 <__errno>
 800798c:	2318      	movs	r3, #24
 800798e:	6003      	str	r3, [r0, #0]
 8007990:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007994:	4620      	mov	r0, r4
 8007996:	b016      	add	sp, #88	@ 0x58
 8007998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800799c:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 80079a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80079a4:	46e9      	mov	r9, sp
 80079a6:	d109      	bne.n	80079bc <_swiopen+0x54>
 80079a8:	4649      	mov	r1, r9
 80079aa:	4650      	mov	r0, sl
 80079ac:	f7ff ffbf 	bl	800792e <_stat>
 80079b0:	3001      	adds	r0, #1
 80079b2:	d003      	beq.n	80079bc <_swiopen+0x54>
 80079b4:	f000 fa70 	bl	8007e98 <__errno>
 80079b8:	2311      	movs	r3, #17
 80079ba:	e7e8      	b.n	800798e <_swiopen+0x26>
 80079bc:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80079c0:	f240 6301 	movw	r3, #1537	@ 0x601
 80079c4:	07b2      	lsls	r2, r6, #30
 80079c6:	bf48      	it	mi
 80079c8:	f045 0502 	orrmi.w	r5, r5, #2
 80079cc:	421e      	tst	r6, r3
 80079ce:	bf18      	it	ne
 80079d0:	f045 0504 	orrne.w	r5, r5, #4
 80079d4:	0733      	lsls	r3, r6, #28
 80079d6:	bf48      	it	mi
 80079d8:	f025 0504 	bicmi.w	r5, r5, #4
 80079dc:	4650      	mov	r0, sl
 80079de:	bf48      	it	mi
 80079e0:	f045 0508 	orrmi.w	r5, r5, #8
 80079e4:	f8cd a000 	str.w	sl, [sp]
 80079e8:	f7f8 fc02 	bl	80001f0 <strlen>
 80079ec:	e9cd 5001 	strd	r5, r0, [sp, #4]
 80079f0:	2501      	movs	r5, #1
 80079f2:	4628      	mov	r0, r5
 80079f4:	4649      	mov	r1, r9
 80079f6:	beab      	bkpt	0x00ab
 80079f8:	4605      	mov	r5, r0
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	db05      	blt.n	8007a0a <_swiopen+0xa2>
 80079fe:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8007a02:	4447      	add	r7, r8
 8007a04:	2300      	movs	r3, #0
 8007a06:	607b      	str	r3, [r7, #4]
 8007a08:	e7c4      	b.n	8007994 <_swiopen+0x2c>
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	f7ff fe86 	bl	800771c <error>
 8007a10:	4604      	mov	r4, r0
 8007a12:	e7bf      	b.n	8007994 <_swiopen+0x2c>
 8007a14:	20025cd4 	.word	0x20025cd4

08007a18 <_get_semihosting_exts>:
 8007a18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a1c:	4606      	mov	r6, r0
 8007a1e:	460f      	mov	r7, r1
 8007a20:	4829      	ldr	r0, [pc, #164]	@ (8007ac8 <_get_semihosting_exts+0xb0>)
 8007a22:	2100      	movs	r1, #0
 8007a24:	4615      	mov	r5, r2
 8007a26:	f7ff ff9f 	bl	8007968 <_swiopen>
 8007a2a:	462a      	mov	r2, r5
 8007a2c:	4604      	mov	r4, r0
 8007a2e:	2100      	movs	r1, #0
 8007a30:	4630      	mov	r0, r6
 8007a32:	f000 fa29 	bl	8007e88 <memset>
 8007a36:	1c63      	adds	r3, r4, #1
 8007a38:	d014      	beq.n	8007a64 <_get_semihosting_exts+0x4c>
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f7ff fe54 	bl	80076e8 <findslot>
 8007a40:	f04f 080c 	mov.w	r8, #12
 8007a44:	4681      	mov	r9, r0
 8007a46:	4640      	mov	r0, r8
 8007a48:	4649      	mov	r1, r9
 8007a4a:	beab      	bkpt	0x00ab
 8007a4c:	4680      	mov	r8, r0
 8007a4e:	4640      	mov	r0, r8
 8007a50:	f7ff fe72 	bl	8007738 <checkerror>
 8007a54:	2803      	cmp	r0, #3
 8007a56:	dd02      	ble.n	8007a5e <_get_semihosting_exts+0x46>
 8007a58:	1ec3      	subs	r3, r0, #3
 8007a5a:	42ab      	cmp	r3, r5
 8007a5c:	dc07      	bgt.n	8007a6e <_get_semihosting_exts+0x56>
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f7ff ff14 	bl	800788c <_close>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a68:	b003      	add	sp, #12
 8007a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a6e:	2204      	movs	r2, #4
 8007a70:	eb0d 0102 	add.w	r1, sp, r2
 8007a74:	4620      	mov	r0, r4
 8007a76:	f7ff fe74 	bl	8007762 <_read>
 8007a7a:	2803      	cmp	r0, #3
 8007a7c:	ddef      	ble.n	8007a5e <_get_semihosting_exts+0x46>
 8007a7e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007a82:	2b53      	cmp	r3, #83	@ 0x53
 8007a84:	d1eb      	bne.n	8007a5e <_get_semihosting_exts+0x46>
 8007a86:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007a8a:	2b48      	cmp	r3, #72	@ 0x48
 8007a8c:	d1e7      	bne.n	8007a5e <_get_semihosting_exts+0x46>
 8007a8e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007a92:	2b46      	cmp	r3, #70	@ 0x46
 8007a94:	d1e3      	bne.n	8007a5e <_get_semihosting_exts+0x46>
 8007a96:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007a9a:	2b42      	cmp	r3, #66	@ 0x42
 8007a9c:	d1df      	bne.n	8007a5e <_get_semihosting_exts+0x46>
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4639      	mov	r1, r7
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f7ff fe77 	bl	8007796 <_swilseek>
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	dbd8      	blt.n	8007a5e <_get_semihosting_exts+0x46>
 8007aac:	462a      	mov	r2, r5
 8007aae:	4631      	mov	r1, r6
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f7ff fe56 	bl	8007762 <_read>
 8007ab6:	4605      	mov	r5, r0
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f7ff fee7 	bl	800788c <_close>
 8007abe:	4628      	mov	r0, r5
 8007ac0:	f7ff fe3a 	bl	8007738 <checkerror>
 8007ac4:	e7d0      	b.n	8007a68 <_get_semihosting_exts+0x50>
 8007ac6:	bf00      	nop
 8007ac8:	08008db8 	.word	0x08008db8

08007acc <initialise_semihosting_exts>:
 8007acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ace:	4d0a      	ldr	r5, [pc, #40]	@ (8007af8 <initialise_semihosting_exts+0x2c>)
 8007ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8007afc <initialise_semihosting_exts+0x30>)
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	a801      	add	r0, sp, #4
 8007ad8:	6029      	str	r1, [r5, #0]
 8007ada:	6022      	str	r2, [r4, #0]
 8007adc:	f7ff ff9c 	bl	8007a18 <_get_semihosting_exts>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	dd07      	ble.n	8007af4 <initialise_semihosting_exts+0x28>
 8007ae4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007ae8:	f003 0201 	and.w	r2, r3, #1
 8007aec:	f003 0302 	and.w	r3, r3, #2
 8007af0:	602a      	str	r2, [r5, #0]
 8007af2:	6023      	str	r3, [r4, #0]
 8007af4:	b003      	add	sp, #12
 8007af6:	bd30      	pop	{r4, r5, pc}
 8007af8:	20000014 	.word	0x20000014
 8007afc:	20000010 	.word	0x20000010

08007b00 <_has_ext_stdout_stderr>:
 8007b00:	b510      	push	{r4, lr}
 8007b02:	4c04      	ldr	r4, [pc, #16]	@ (8007b14 <_has_ext_stdout_stderr+0x14>)
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	da01      	bge.n	8007b0e <_has_ext_stdout_stderr+0xe>
 8007b0a:	f7ff ffdf 	bl	8007acc <initialise_semihosting_exts>
 8007b0e:	6820      	ldr	r0, [r4, #0]
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	bf00      	nop
 8007b14:	20000010 	.word	0x20000010

08007b18 <initialise_monitor_handles>:
 8007b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8007bd0 <initialise_monitor_handles+0xb8>
 8007b22:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b26:	2303      	movs	r3, #3
 8007b28:	2400      	movs	r4, #0
 8007b2a:	9303      	str	r3, [sp, #12]
 8007b2c:	af01      	add	r7, sp, #4
 8007b2e:	9402      	str	r4, [sp, #8]
 8007b30:	2501      	movs	r5, #1
 8007b32:	4628      	mov	r0, r5
 8007b34:	4639      	mov	r1, r7
 8007b36:	beab      	bkpt	0x00ab
 8007b38:	4605      	mov	r5, r0
 8007b3a:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8007bd4 <initialise_monitor_handles+0xbc>
 8007b3e:	4623      	mov	r3, r4
 8007b40:	4c20      	ldr	r4, [pc, #128]	@ (8007bc4 <initialise_monitor_handles+0xac>)
 8007b42:	f8c8 5000 	str.w	r5, [r8]
 8007b46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b4a:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8007b4e:	3301      	adds	r3, #1
 8007b50:	2b14      	cmp	r3, #20
 8007b52:	d1fa      	bne.n	8007b4a <initialise_monitor_handles+0x32>
 8007b54:	f7ff ffd4 	bl	8007b00 <_has_ext_stdout_stderr>
 8007b58:	4d1b      	ldr	r5, [pc, #108]	@ (8007bc8 <initialise_monitor_handles+0xb0>)
 8007b5a:	b1d0      	cbz	r0, 8007b92 <initialise_monitor_handles+0x7a>
 8007b5c:	f04f 0a03 	mov.w	sl, #3
 8007b60:	2304      	movs	r3, #4
 8007b62:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b66:	2601      	movs	r6, #1
 8007b68:	f8cd a00c 	str.w	sl, [sp, #12]
 8007b6c:	9302      	str	r3, [sp, #8]
 8007b6e:	4630      	mov	r0, r6
 8007b70:	4639      	mov	r1, r7
 8007b72:	beab      	bkpt	0x00ab
 8007b74:	4683      	mov	fp, r0
 8007b76:	4b15      	ldr	r3, [pc, #84]	@ (8007bcc <initialise_monitor_handles+0xb4>)
 8007b78:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b7c:	f8c3 b000 	str.w	fp, [r3]
 8007b80:	2308      	movs	r3, #8
 8007b82:	f8cd a00c 	str.w	sl, [sp, #12]
 8007b86:	9302      	str	r3, [sp, #8]
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	beab      	bkpt	0x00ab
 8007b8e:	4606      	mov	r6, r0
 8007b90:	602e      	str	r6, [r5, #0]
 8007b92:	682b      	ldr	r3, [r5, #0]
 8007b94:	3301      	adds	r3, #1
 8007b96:	bf02      	ittt	eq
 8007b98:	4b0c      	ldreq	r3, [pc, #48]	@ (8007bcc <initialise_monitor_handles+0xb4>)
 8007b9a:	681b      	ldreq	r3, [r3, #0]
 8007b9c:	602b      	streq	r3, [r5, #0]
 8007b9e:	2600      	movs	r6, #0
 8007ba0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	6066      	str	r6, [r4, #4]
 8007ba8:	f7ff ffaa 	bl	8007b00 <_has_ext_stdout_stderr>
 8007bac:	b130      	cbz	r0, 8007bbc <initialise_monitor_handles+0xa4>
 8007bae:	4b07      	ldr	r3, [pc, #28]	@ (8007bcc <initialise_monitor_handles+0xb4>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8007bb6:	682b      	ldr	r3, [r5, #0]
 8007bb8:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8007bbc:	b005      	add	sp, #20
 8007bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc2:	bf00      	nop
 8007bc4:	20025cd4 	.word	0x20025cd4
 8007bc8:	20025cc8 	.word	0x20025cc8
 8007bcc:	20025ccc 	.word	0x20025ccc
 8007bd0:	08008dce 	.word	0x08008dce
 8007bd4:	20025cd0 	.word	0x20025cd0

08007bd8 <_isatty>:
 8007bd8:	b570      	push	{r4, r5, r6, lr}
 8007bda:	f7ff fd85 	bl	80076e8 <findslot>
 8007bde:	2409      	movs	r4, #9
 8007be0:	4605      	mov	r5, r0
 8007be2:	b920      	cbnz	r0, 8007bee <_isatty+0x16>
 8007be4:	f000 f958 	bl	8007e98 <__errno>
 8007be8:	6004      	str	r4, [r0, #0]
 8007bea:	2000      	movs	r0, #0
 8007bec:	bd70      	pop	{r4, r5, r6, pc}
 8007bee:	4620      	mov	r0, r4
 8007bf0:	4629      	mov	r1, r5
 8007bf2:	beab      	bkpt	0x00ab
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	2c01      	cmp	r4, #1
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	d0f7      	beq.n	8007bec <_isatty+0x14>
 8007bfc:	f000 f94c 	bl	8007e98 <__errno>
 8007c00:	2513      	movs	r5, #19
 8007c02:	4604      	mov	r4, r0
 8007c04:	2600      	movs	r6, #0
 8007c06:	4628      	mov	r0, r5
 8007c08:	4631      	mov	r1, r6
 8007c0a:	beab      	bkpt	0x00ab
 8007c0c:	4605      	mov	r5, r0
 8007c0e:	6025      	str	r5, [r4, #0]
 8007c10:	e7eb      	b.n	8007bea <_isatty+0x12>
	...

08007c14 <std>:
 8007c14:	2300      	movs	r3, #0
 8007c16:	b510      	push	{r4, lr}
 8007c18:	4604      	mov	r4, r0
 8007c1a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c22:	6083      	str	r3, [r0, #8]
 8007c24:	8181      	strh	r1, [r0, #12]
 8007c26:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c28:	81c2      	strh	r2, [r0, #14]
 8007c2a:	6183      	str	r3, [r0, #24]
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	2208      	movs	r2, #8
 8007c30:	305c      	adds	r0, #92	@ 0x5c
 8007c32:	f000 f929 	bl	8007e88 <memset>
 8007c36:	4b0d      	ldr	r3, [pc, #52]	@ (8007c6c <std+0x58>)
 8007c38:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c70 <std+0x5c>)
 8007c3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c74 <std+0x60>)
 8007c40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c42:	4b0d      	ldr	r3, [pc, #52]	@ (8007c78 <std+0x64>)
 8007c44:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c46:	4b0d      	ldr	r3, [pc, #52]	@ (8007c7c <std+0x68>)
 8007c48:	6224      	str	r4, [r4, #32]
 8007c4a:	429c      	cmp	r4, r3
 8007c4c:	d006      	beq.n	8007c5c <std+0x48>
 8007c4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c52:	4294      	cmp	r4, r2
 8007c54:	d002      	beq.n	8007c5c <std+0x48>
 8007c56:	33d0      	adds	r3, #208	@ 0xd0
 8007c58:	429c      	cmp	r4, r3
 8007c5a:	d105      	bne.n	8007c68 <std+0x54>
 8007c5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c64:	f000 b942 	b.w	8007eec <__retarget_lock_init_recursive>
 8007c68:	bd10      	pop	{r4, pc}
 8007c6a:	bf00      	nop
 8007c6c:	08008761 	.word	0x08008761
 8007c70:	08008783 	.word	0x08008783
 8007c74:	080087bb 	.word	0x080087bb
 8007c78:	080087df 	.word	0x080087df
 8007c7c:	20025d74 	.word	0x20025d74

08007c80 <stdio_exit_handler>:
 8007c80:	4a02      	ldr	r2, [pc, #8]	@ (8007c8c <stdio_exit_handler+0xc>)
 8007c82:	4903      	ldr	r1, [pc, #12]	@ (8007c90 <stdio_exit_handler+0x10>)
 8007c84:	4803      	ldr	r0, [pc, #12]	@ (8007c94 <stdio_exit_handler+0x14>)
 8007c86:	f000 b869 	b.w	8007d5c <_fwalk_sglue>
 8007c8a:	bf00      	nop
 8007c8c:	20000018 	.word	0x20000018
 8007c90:	080086f9 	.word	0x080086f9
 8007c94:	20000028 	.word	0x20000028

08007c98 <cleanup_stdio>:
 8007c98:	6841      	ldr	r1, [r0, #4]
 8007c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8007ccc <cleanup_stdio+0x34>)
 8007c9c:	4299      	cmp	r1, r3
 8007c9e:	b510      	push	{r4, lr}
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	d001      	beq.n	8007ca8 <cleanup_stdio+0x10>
 8007ca4:	f000 fd28 	bl	80086f8 <_fflush_r>
 8007ca8:	68a1      	ldr	r1, [r4, #8]
 8007caa:	4b09      	ldr	r3, [pc, #36]	@ (8007cd0 <cleanup_stdio+0x38>)
 8007cac:	4299      	cmp	r1, r3
 8007cae:	d002      	beq.n	8007cb6 <cleanup_stdio+0x1e>
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fd21 	bl	80086f8 <_fflush_r>
 8007cb6:	68e1      	ldr	r1, [r4, #12]
 8007cb8:	4b06      	ldr	r3, [pc, #24]	@ (8007cd4 <cleanup_stdio+0x3c>)
 8007cba:	4299      	cmp	r1, r3
 8007cbc:	d004      	beq.n	8007cc8 <cleanup_stdio+0x30>
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc4:	f000 bd18 	b.w	80086f8 <_fflush_r>
 8007cc8:	bd10      	pop	{r4, pc}
 8007cca:	bf00      	nop
 8007ccc:	20025d74 	.word	0x20025d74
 8007cd0:	20025ddc 	.word	0x20025ddc
 8007cd4:	20025e44 	.word	0x20025e44

08007cd8 <global_stdio_init.part.0>:
 8007cd8:	b510      	push	{r4, lr}
 8007cda:	4b0b      	ldr	r3, [pc, #44]	@ (8007d08 <global_stdio_init.part.0+0x30>)
 8007cdc:	4c0b      	ldr	r4, [pc, #44]	@ (8007d0c <global_stdio_init.part.0+0x34>)
 8007cde:	4a0c      	ldr	r2, [pc, #48]	@ (8007d10 <global_stdio_init.part.0+0x38>)
 8007ce0:	601a      	str	r2, [r3, #0]
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2104      	movs	r1, #4
 8007ce8:	f7ff ff94 	bl	8007c14 <std>
 8007cec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	2109      	movs	r1, #9
 8007cf4:	f7ff ff8e 	bl	8007c14 <std>
 8007cf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d02:	2112      	movs	r1, #18
 8007d04:	f7ff bf86 	b.w	8007c14 <std>
 8007d08:	20025eac 	.word	0x20025eac
 8007d0c:	20025d74 	.word	0x20025d74
 8007d10:	08007c81 	.word	0x08007c81

08007d14 <__sfp_lock_acquire>:
 8007d14:	4801      	ldr	r0, [pc, #4]	@ (8007d1c <__sfp_lock_acquire+0x8>)
 8007d16:	f000 b8ea 	b.w	8007eee <__retarget_lock_acquire_recursive>
 8007d1a:	bf00      	nop
 8007d1c:	20025eb1 	.word	0x20025eb1

08007d20 <__sfp_lock_release>:
 8007d20:	4801      	ldr	r0, [pc, #4]	@ (8007d28 <__sfp_lock_release+0x8>)
 8007d22:	f000 b8e5 	b.w	8007ef0 <__retarget_lock_release_recursive>
 8007d26:	bf00      	nop
 8007d28:	20025eb1 	.word	0x20025eb1

08007d2c <__sinit>:
 8007d2c:	b510      	push	{r4, lr}
 8007d2e:	4604      	mov	r4, r0
 8007d30:	f7ff fff0 	bl	8007d14 <__sfp_lock_acquire>
 8007d34:	6a23      	ldr	r3, [r4, #32]
 8007d36:	b11b      	cbz	r3, 8007d40 <__sinit+0x14>
 8007d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d3c:	f7ff bff0 	b.w	8007d20 <__sfp_lock_release>
 8007d40:	4b04      	ldr	r3, [pc, #16]	@ (8007d54 <__sinit+0x28>)
 8007d42:	6223      	str	r3, [r4, #32]
 8007d44:	4b04      	ldr	r3, [pc, #16]	@ (8007d58 <__sinit+0x2c>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1f5      	bne.n	8007d38 <__sinit+0xc>
 8007d4c:	f7ff ffc4 	bl	8007cd8 <global_stdio_init.part.0>
 8007d50:	e7f2      	b.n	8007d38 <__sinit+0xc>
 8007d52:	bf00      	nop
 8007d54:	08007c99 	.word	0x08007c99
 8007d58:	20025eac 	.word	0x20025eac

08007d5c <_fwalk_sglue>:
 8007d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d60:	4607      	mov	r7, r0
 8007d62:	4688      	mov	r8, r1
 8007d64:	4614      	mov	r4, r2
 8007d66:	2600      	movs	r6, #0
 8007d68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d6c:	f1b9 0901 	subs.w	r9, r9, #1
 8007d70:	d505      	bpl.n	8007d7e <_fwalk_sglue+0x22>
 8007d72:	6824      	ldr	r4, [r4, #0]
 8007d74:	2c00      	cmp	r4, #0
 8007d76:	d1f7      	bne.n	8007d68 <_fwalk_sglue+0xc>
 8007d78:	4630      	mov	r0, r6
 8007d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d7e:	89ab      	ldrh	r3, [r5, #12]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d907      	bls.n	8007d94 <_fwalk_sglue+0x38>
 8007d84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	d003      	beq.n	8007d94 <_fwalk_sglue+0x38>
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4638      	mov	r0, r7
 8007d90:	47c0      	blx	r8
 8007d92:	4306      	orrs	r6, r0
 8007d94:	3568      	adds	r5, #104	@ 0x68
 8007d96:	e7e9      	b.n	8007d6c <_fwalk_sglue+0x10>

08007d98 <iprintf>:
 8007d98:	b40f      	push	{r0, r1, r2, r3}
 8007d9a:	b507      	push	{r0, r1, r2, lr}
 8007d9c:	4906      	ldr	r1, [pc, #24]	@ (8007db8 <iprintf+0x20>)
 8007d9e:	ab04      	add	r3, sp, #16
 8007da0:	6808      	ldr	r0, [r1, #0]
 8007da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007da6:	6881      	ldr	r1, [r0, #8]
 8007da8:	9301      	str	r3, [sp, #4]
 8007daa:	f000 f8d9 	bl	8007f60 <_vfiprintf_r>
 8007dae:	b003      	add	sp, #12
 8007db0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007db4:	b004      	add	sp, #16
 8007db6:	4770      	bx	lr
 8007db8:	20000024 	.word	0x20000024

08007dbc <putchar>:
 8007dbc:	4b02      	ldr	r3, [pc, #8]	@ (8007dc8 <putchar+0xc>)
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	6818      	ldr	r0, [r3, #0]
 8007dc2:	6882      	ldr	r2, [r0, #8]
 8007dc4:	f000 be06 	b.w	80089d4 <_putc_r>
 8007dc8:	20000024 	.word	0x20000024

08007dcc <_puts_r>:
 8007dcc:	6a03      	ldr	r3, [r0, #32]
 8007dce:	b570      	push	{r4, r5, r6, lr}
 8007dd0:	6884      	ldr	r4, [r0, #8]
 8007dd2:	4605      	mov	r5, r0
 8007dd4:	460e      	mov	r6, r1
 8007dd6:	b90b      	cbnz	r3, 8007ddc <_puts_r+0x10>
 8007dd8:	f7ff ffa8 	bl	8007d2c <__sinit>
 8007ddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dde:	07db      	lsls	r3, r3, #31
 8007de0:	d405      	bmi.n	8007dee <_puts_r+0x22>
 8007de2:	89a3      	ldrh	r3, [r4, #12]
 8007de4:	0598      	lsls	r0, r3, #22
 8007de6:	d402      	bmi.n	8007dee <_puts_r+0x22>
 8007de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dea:	f000 f880 	bl	8007eee <__retarget_lock_acquire_recursive>
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	0719      	lsls	r1, r3, #28
 8007df2:	d502      	bpl.n	8007dfa <_puts_r+0x2e>
 8007df4:	6923      	ldr	r3, [r4, #16]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d135      	bne.n	8007e66 <_puts_r+0x9a>
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	f000 fd31 	bl	8008864 <__swsetup_r>
 8007e02:	b380      	cbz	r0, 8007e66 <_puts_r+0x9a>
 8007e04:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007e08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e0a:	07da      	lsls	r2, r3, #31
 8007e0c:	d405      	bmi.n	8007e1a <_puts_r+0x4e>
 8007e0e:	89a3      	ldrh	r3, [r4, #12]
 8007e10:	059b      	lsls	r3, r3, #22
 8007e12:	d402      	bmi.n	8007e1a <_puts_r+0x4e>
 8007e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e16:	f000 f86b 	bl	8007ef0 <__retarget_lock_release_recursive>
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	bd70      	pop	{r4, r5, r6, pc}
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	da04      	bge.n	8007e2c <_puts_r+0x60>
 8007e22:	69a2      	ldr	r2, [r4, #24]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	dc17      	bgt.n	8007e58 <_puts_r+0x8c>
 8007e28:	290a      	cmp	r1, #10
 8007e2a:	d015      	beq.n	8007e58 <_puts_r+0x8c>
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	6022      	str	r2, [r4, #0]
 8007e32:	7019      	strb	r1, [r3, #0]
 8007e34:	68a3      	ldr	r3, [r4, #8]
 8007e36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	60a3      	str	r3, [r4, #8]
 8007e3e:	2900      	cmp	r1, #0
 8007e40:	d1ed      	bne.n	8007e1e <_puts_r+0x52>
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	da11      	bge.n	8007e6a <_puts_r+0x9e>
 8007e46:	4622      	mov	r2, r4
 8007e48:	210a      	movs	r1, #10
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	f000 fccb 	bl	80087e6 <__swbuf_r>
 8007e50:	3001      	adds	r0, #1
 8007e52:	d0d7      	beq.n	8007e04 <_puts_r+0x38>
 8007e54:	250a      	movs	r5, #10
 8007e56:	e7d7      	b.n	8007e08 <_puts_r+0x3c>
 8007e58:	4622      	mov	r2, r4
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	f000 fcc3 	bl	80087e6 <__swbuf_r>
 8007e60:	3001      	adds	r0, #1
 8007e62:	d1e7      	bne.n	8007e34 <_puts_r+0x68>
 8007e64:	e7ce      	b.n	8007e04 <_puts_r+0x38>
 8007e66:	3e01      	subs	r6, #1
 8007e68:	e7e4      	b.n	8007e34 <_puts_r+0x68>
 8007e6a:	6823      	ldr	r3, [r4, #0]
 8007e6c:	1c5a      	adds	r2, r3, #1
 8007e6e:	6022      	str	r2, [r4, #0]
 8007e70:	220a      	movs	r2, #10
 8007e72:	701a      	strb	r2, [r3, #0]
 8007e74:	e7ee      	b.n	8007e54 <_puts_r+0x88>
	...

08007e78 <puts>:
 8007e78:	4b02      	ldr	r3, [pc, #8]	@ (8007e84 <puts+0xc>)
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	6818      	ldr	r0, [r3, #0]
 8007e7e:	f7ff bfa5 	b.w	8007dcc <_puts_r>
 8007e82:	bf00      	nop
 8007e84:	20000024 	.word	0x20000024

08007e88 <memset>:
 8007e88:	4402      	add	r2, r0
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d100      	bne.n	8007e92 <memset+0xa>
 8007e90:	4770      	bx	lr
 8007e92:	f803 1b01 	strb.w	r1, [r3], #1
 8007e96:	e7f9      	b.n	8007e8c <memset+0x4>

08007e98 <__errno>:
 8007e98:	4b01      	ldr	r3, [pc, #4]	@ (8007ea0 <__errno+0x8>)
 8007e9a:	6818      	ldr	r0, [r3, #0]
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	20000024 	.word	0x20000024

08007ea4 <__libc_init_array>:
 8007ea4:	b570      	push	{r4, r5, r6, lr}
 8007ea6:	4d0d      	ldr	r5, [pc, #52]	@ (8007edc <__libc_init_array+0x38>)
 8007ea8:	4c0d      	ldr	r4, [pc, #52]	@ (8007ee0 <__libc_init_array+0x3c>)
 8007eaa:	1b64      	subs	r4, r4, r5
 8007eac:	10a4      	asrs	r4, r4, #2
 8007eae:	2600      	movs	r6, #0
 8007eb0:	42a6      	cmp	r6, r4
 8007eb2:	d109      	bne.n	8007ec8 <__libc_init_array+0x24>
 8007eb4:	4d0b      	ldr	r5, [pc, #44]	@ (8007ee4 <__libc_init_array+0x40>)
 8007eb6:	4c0c      	ldr	r4, [pc, #48]	@ (8007ee8 <__libc_init_array+0x44>)
 8007eb8:	f000 fe82 	bl	8008bc0 <_init>
 8007ebc:	1b64      	subs	r4, r4, r5
 8007ebe:	10a4      	asrs	r4, r4, #2
 8007ec0:	2600      	movs	r6, #0
 8007ec2:	42a6      	cmp	r6, r4
 8007ec4:	d105      	bne.n	8007ed2 <__libc_init_array+0x2e>
 8007ec6:	bd70      	pop	{r4, r5, r6, pc}
 8007ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ecc:	4798      	blx	r3
 8007ece:	3601      	adds	r6, #1
 8007ed0:	e7ee      	b.n	8007eb0 <__libc_init_array+0xc>
 8007ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ed6:	4798      	blx	r3
 8007ed8:	3601      	adds	r6, #1
 8007eda:	e7f2      	b.n	8007ec2 <__libc_init_array+0x1e>
 8007edc:	08008e10 	.word	0x08008e10
 8007ee0:	08008e10 	.word	0x08008e10
 8007ee4:	08008e10 	.word	0x08008e10
 8007ee8:	08008e14 	.word	0x08008e14

08007eec <__retarget_lock_init_recursive>:
 8007eec:	4770      	bx	lr

08007eee <__retarget_lock_acquire_recursive>:
 8007eee:	4770      	bx	lr

08007ef0 <__retarget_lock_release_recursive>:
 8007ef0:	4770      	bx	lr

08007ef2 <memcpy>:
 8007ef2:	440a      	add	r2, r1
 8007ef4:	4291      	cmp	r1, r2
 8007ef6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007efa:	d100      	bne.n	8007efe <memcpy+0xc>
 8007efc:	4770      	bx	lr
 8007efe:	b510      	push	{r4, lr}
 8007f00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f08:	4291      	cmp	r1, r2
 8007f0a:	d1f9      	bne.n	8007f00 <memcpy+0xe>
 8007f0c:	bd10      	pop	{r4, pc}

08007f0e <__sfputc_r>:
 8007f0e:	6893      	ldr	r3, [r2, #8]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	b410      	push	{r4}
 8007f16:	6093      	str	r3, [r2, #8]
 8007f18:	da08      	bge.n	8007f2c <__sfputc_r+0x1e>
 8007f1a:	6994      	ldr	r4, [r2, #24]
 8007f1c:	42a3      	cmp	r3, r4
 8007f1e:	db01      	blt.n	8007f24 <__sfputc_r+0x16>
 8007f20:	290a      	cmp	r1, #10
 8007f22:	d103      	bne.n	8007f2c <__sfputc_r+0x1e>
 8007f24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f28:	f000 bc5d 	b.w	80087e6 <__swbuf_r>
 8007f2c:	6813      	ldr	r3, [r2, #0]
 8007f2e:	1c58      	adds	r0, r3, #1
 8007f30:	6010      	str	r0, [r2, #0]
 8007f32:	7019      	strb	r1, [r3, #0]
 8007f34:	4608      	mov	r0, r1
 8007f36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <__sfputs_r>:
 8007f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f3e:	4606      	mov	r6, r0
 8007f40:	460f      	mov	r7, r1
 8007f42:	4614      	mov	r4, r2
 8007f44:	18d5      	adds	r5, r2, r3
 8007f46:	42ac      	cmp	r4, r5
 8007f48:	d101      	bne.n	8007f4e <__sfputs_r+0x12>
 8007f4a:	2000      	movs	r0, #0
 8007f4c:	e007      	b.n	8007f5e <__sfputs_r+0x22>
 8007f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f52:	463a      	mov	r2, r7
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff ffda 	bl	8007f0e <__sfputc_r>
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	d1f3      	bne.n	8007f46 <__sfputs_r+0xa>
 8007f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f60 <_vfiprintf_r>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	460d      	mov	r5, r1
 8007f66:	b09d      	sub	sp, #116	@ 0x74
 8007f68:	4614      	mov	r4, r2
 8007f6a:	4698      	mov	r8, r3
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	b118      	cbz	r0, 8007f78 <_vfiprintf_r+0x18>
 8007f70:	6a03      	ldr	r3, [r0, #32]
 8007f72:	b90b      	cbnz	r3, 8007f78 <_vfiprintf_r+0x18>
 8007f74:	f7ff feda 	bl	8007d2c <__sinit>
 8007f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f7a:	07d9      	lsls	r1, r3, #31
 8007f7c:	d405      	bmi.n	8007f8a <_vfiprintf_r+0x2a>
 8007f7e:	89ab      	ldrh	r3, [r5, #12]
 8007f80:	059a      	lsls	r2, r3, #22
 8007f82:	d402      	bmi.n	8007f8a <_vfiprintf_r+0x2a>
 8007f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f86:	f7ff ffb2 	bl	8007eee <__retarget_lock_acquire_recursive>
 8007f8a:	89ab      	ldrh	r3, [r5, #12]
 8007f8c:	071b      	lsls	r3, r3, #28
 8007f8e:	d501      	bpl.n	8007f94 <_vfiprintf_r+0x34>
 8007f90:	692b      	ldr	r3, [r5, #16]
 8007f92:	b99b      	cbnz	r3, 8007fbc <_vfiprintf_r+0x5c>
 8007f94:	4629      	mov	r1, r5
 8007f96:	4630      	mov	r0, r6
 8007f98:	f000 fc64 	bl	8008864 <__swsetup_r>
 8007f9c:	b170      	cbz	r0, 8007fbc <_vfiprintf_r+0x5c>
 8007f9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fa0:	07dc      	lsls	r4, r3, #31
 8007fa2:	d504      	bpl.n	8007fae <_vfiprintf_r+0x4e>
 8007fa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fa8:	b01d      	add	sp, #116	@ 0x74
 8007faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fae:	89ab      	ldrh	r3, [r5, #12]
 8007fb0:	0598      	lsls	r0, r3, #22
 8007fb2:	d4f7      	bmi.n	8007fa4 <_vfiprintf_r+0x44>
 8007fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fb6:	f7ff ff9b 	bl	8007ef0 <__retarget_lock_release_recursive>
 8007fba:	e7f3      	b.n	8007fa4 <_vfiprintf_r+0x44>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fc0:	2320      	movs	r3, #32
 8007fc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fca:	2330      	movs	r3, #48	@ 0x30
 8007fcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800817c <_vfiprintf_r+0x21c>
 8007fd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fd4:	f04f 0901 	mov.w	r9, #1
 8007fd8:	4623      	mov	r3, r4
 8007fda:	469a      	mov	sl, r3
 8007fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fe0:	b10a      	cbz	r2, 8007fe6 <_vfiprintf_r+0x86>
 8007fe2:	2a25      	cmp	r2, #37	@ 0x25
 8007fe4:	d1f9      	bne.n	8007fda <_vfiprintf_r+0x7a>
 8007fe6:	ebba 0b04 	subs.w	fp, sl, r4
 8007fea:	d00b      	beq.n	8008004 <_vfiprintf_r+0xa4>
 8007fec:	465b      	mov	r3, fp
 8007fee:	4622      	mov	r2, r4
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	f7ff ffa2 	bl	8007f3c <__sfputs_r>
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	f000 80a7 	beq.w	800814c <_vfiprintf_r+0x1ec>
 8007ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008000:	445a      	add	r2, fp
 8008002:	9209      	str	r2, [sp, #36]	@ 0x24
 8008004:	f89a 3000 	ldrb.w	r3, [sl]
 8008008:	2b00      	cmp	r3, #0
 800800a:	f000 809f 	beq.w	800814c <_vfiprintf_r+0x1ec>
 800800e:	2300      	movs	r3, #0
 8008010:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008018:	f10a 0a01 	add.w	sl, sl, #1
 800801c:	9304      	str	r3, [sp, #16]
 800801e:	9307      	str	r3, [sp, #28]
 8008020:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008024:	931a      	str	r3, [sp, #104]	@ 0x68
 8008026:	4654      	mov	r4, sl
 8008028:	2205      	movs	r2, #5
 800802a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800802e:	4853      	ldr	r0, [pc, #332]	@ (800817c <_vfiprintf_r+0x21c>)
 8008030:	f7f8 f8e6 	bl	8000200 <memchr>
 8008034:	9a04      	ldr	r2, [sp, #16]
 8008036:	b9d8      	cbnz	r0, 8008070 <_vfiprintf_r+0x110>
 8008038:	06d1      	lsls	r1, r2, #27
 800803a:	bf44      	itt	mi
 800803c:	2320      	movmi	r3, #32
 800803e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008042:	0713      	lsls	r3, r2, #28
 8008044:	bf44      	itt	mi
 8008046:	232b      	movmi	r3, #43	@ 0x2b
 8008048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800804c:	f89a 3000 	ldrb.w	r3, [sl]
 8008050:	2b2a      	cmp	r3, #42	@ 0x2a
 8008052:	d015      	beq.n	8008080 <_vfiprintf_r+0x120>
 8008054:	9a07      	ldr	r2, [sp, #28]
 8008056:	4654      	mov	r4, sl
 8008058:	2000      	movs	r0, #0
 800805a:	f04f 0c0a 	mov.w	ip, #10
 800805e:	4621      	mov	r1, r4
 8008060:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008064:	3b30      	subs	r3, #48	@ 0x30
 8008066:	2b09      	cmp	r3, #9
 8008068:	d94b      	bls.n	8008102 <_vfiprintf_r+0x1a2>
 800806a:	b1b0      	cbz	r0, 800809a <_vfiprintf_r+0x13a>
 800806c:	9207      	str	r2, [sp, #28]
 800806e:	e014      	b.n	800809a <_vfiprintf_r+0x13a>
 8008070:	eba0 0308 	sub.w	r3, r0, r8
 8008074:	fa09 f303 	lsl.w	r3, r9, r3
 8008078:	4313      	orrs	r3, r2
 800807a:	9304      	str	r3, [sp, #16]
 800807c:	46a2      	mov	sl, r4
 800807e:	e7d2      	b.n	8008026 <_vfiprintf_r+0xc6>
 8008080:	9b03      	ldr	r3, [sp, #12]
 8008082:	1d19      	adds	r1, r3, #4
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	9103      	str	r1, [sp, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	bfbb      	ittet	lt
 800808c:	425b      	neglt	r3, r3
 800808e:	f042 0202 	orrlt.w	r2, r2, #2
 8008092:	9307      	strge	r3, [sp, #28]
 8008094:	9307      	strlt	r3, [sp, #28]
 8008096:	bfb8      	it	lt
 8008098:	9204      	strlt	r2, [sp, #16]
 800809a:	7823      	ldrb	r3, [r4, #0]
 800809c:	2b2e      	cmp	r3, #46	@ 0x2e
 800809e:	d10a      	bne.n	80080b6 <_vfiprintf_r+0x156>
 80080a0:	7863      	ldrb	r3, [r4, #1]
 80080a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80080a4:	d132      	bne.n	800810c <_vfiprintf_r+0x1ac>
 80080a6:	9b03      	ldr	r3, [sp, #12]
 80080a8:	1d1a      	adds	r2, r3, #4
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	9203      	str	r2, [sp, #12]
 80080ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080b2:	3402      	adds	r4, #2
 80080b4:	9305      	str	r3, [sp, #20]
 80080b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800818c <_vfiprintf_r+0x22c>
 80080ba:	7821      	ldrb	r1, [r4, #0]
 80080bc:	2203      	movs	r2, #3
 80080be:	4650      	mov	r0, sl
 80080c0:	f7f8 f89e 	bl	8000200 <memchr>
 80080c4:	b138      	cbz	r0, 80080d6 <_vfiprintf_r+0x176>
 80080c6:	9b04      	ldr	r3, [sp, #16]
 80080c8:	eba0 000a 	sub.w	r0, r0, sl
 80080cc:	2240      	movs	r2, #64	@ 0x40
 80080ce:	4082      	lsls	r2, r0
 80080d0:	4313      	orrs	r3, r2
 80080d2:	3401      	adds	r4, #1
 80080d4:	9304      	str	r3, [sp, #16]
 80080d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080da:	4829      	ldr	r0, [pc, #164]	@ (8008180 <_vfiprintf_r+0x220>)
 80080dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080e0:	2206      	movs	r2, #6
 80080e2:	f7f8 f88d 	bl	8000200 <memchr>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	d03f      	beq.n	800816a <_vfiprintf_r+0x20a>
 80080ea:	4b26      	ldr	r3, [pc, #152]	@ (8008184 <_vfiprintf_r+0x224>)
 80080ec:	bb1b      	cbnz	r3, 8008136 <_vfiprintf_r+0x1d6>
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	3307      	adds	r3, #7
 80080f2:	f023 0307 	bic.w	r3, r3, #7
 80080f6:	3308      	adds	r3, #8
 80080f8:	9303      	str	r3, [sp, #12]
 80080fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080fc:	443b      	add	r3, r7
 80080fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008100:	e76a      	b.n	8007fd8 <_vfiprintf_r+0x78>
 8008102:	fb0c 3202 	mla	r2, ip, r2, r3
 8008106:	460c      	mov	r4, r1
 8008108:	2001      	movs	r0, #1
 800810a:	e7a8      	b.n	800805e <_vfiprintf_r+0xfe>
 800810c:	2300      	movs	r3, #0
 800810e:	3401      	adds	r4, #1
 8008110:	9305      	str	r3, [sp, #20]
 8008112:	4619      	mov	r1, r3
 8008114:	f04f 0c0a 	mov.w	ip, #10
 8008118:	4620      	mov	r0, r4
 800811a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800811e:	3a30      	subs	r2, #48	@ 0x30
 8008120:	2a09      	cmp	r2, #9
 8008122:	d903      	bls.n	800812c <_vfiprintf_r+0x1cc>
 8008124:	2b00      	cmp	r3, #0
 8008126:	d0c6      	beq.n	80080b6 <_vfiprintf_r+0x156>
 8008128:	9105      	str	r1, [sp, #20]
 800812a:	e7c4      	b.n	80080b6 <_vfiprintf_r+0x156>
 800812c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008130:	4604      	mov	r4, r0
 8008132:	2301      	movs	r3, #1
 8008134:	e7f0      	b.n	8008118 <_vfiprintf_r+0x1b8>
 8008136:	ab03      	add	r3, sp, #12
 8008138:	9300      	str	r3, [sp, #0]
 800813a:	462a      	mov	r2, r5
 800813c:	4b12      	ldr	r3, [pc, #72]	@ (8008188 <_vfiprintf_r+0x228>)
 800813e:	a904      	add	r1, sp, #16
 8008140:	4630      	mov	r0, r6
 8008142:	f3af 8000 	nop.w
 8008146:	4607      	mov	r7, r0
 8008148:	1c78      	adds	r0, r7, #1
 800814a:	d1d6      	bne.n	80080fa <_vfiprintf_r+0x19a>
 800814c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800814e:	07d9      	lsls	r1, r3, #31
 8008150:	d405      	bmi.n	800815e <_vfiprintf_r+0x1fe>
 8008152:	89ab      	ldrh	r3, [r5, #12]
 8008154:	059a      	lsls	r2, r3, #22
 8008156:	d402      	bmi.n	800815e <_vfiprintf_r+0x1fe>
 8008158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800815a:	f7ff fec9 	bl	8007ef0 <__retarget_lock_release_recursive>
 800815e:	89ab      	ldrh	r3, [r5, #12]
 8008160:	065b      	lsls	r3, r3, #25
 8008162:	f53f af1f 	bmi.w	8007fa4 <_vfiprintf_r+0x44>
 8008166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008168:	e71e      	b.n	8007fa8 <_vfiprintf_r+0x48>
 800816a:	ab03      	add	r3, sp, #12
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	462a      	mov	r2, r5
 8008170:	4b05      	ldr	r3, [pc, #20]	@ (8008188 <_vfiprintf_r+0x228>)
 8008172:	a904      	add	r1, sp, #16
 8008174:	4630      	mov	r0, r6
 8008176:	f000 f91b 	bl	80083b0 <_printf_i>
 800817a:	e7e4      	b.n	8008146 <_vfiprintf_r+0x1e6>
 800817c:	08008dd2 	.word	0x08008dd2
 8008180:	08008ddc 	.word	0x08008ddc
 8008184:	00000000 	.word	0x00000000
 8008188:	08007f3d 	.word	0x08007f3d
 800818c:	08008dd8 	.word	0x08008dd8

08008190 <sbrk_aligned>:
 8008190:	b570      	push	{r4, r5, r6, lr}
 8008192:	4e0f      	ldr	r6, [pc, #60]	@ (80081d0 <sbrk_aligned+0x40>)
 8008194:	460c      	mov	r4, r1
 8008196:	6831      	ldr	r1, [r6, #0]
 8008198:	4605      	mov	r5, r0
 800819a:	b911      	cbnz	r1, 80081a2 <sbrk_aligned+0x12>
 800819c:	f000 fca4 	bl	8008ae8 <_sbrk_r>
 80081a0:	6030      	str	r0, [r6, #0]
 80081a2:	4621      	mov	r1, r4
 80081a4:	4628      	mov	r0, r5
 80081a6:	f000 fc9f 	bl	8008ae8 <_sbrk_r>
 80081aa:	1c43      	adds	r3, r0, #1
 80081ac:	d103      	bne.n	80081b6 <sbrk_aligned+0x26>
 80081ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80081b2:	4620      	mov	r0, r4
 80081b4:	bd70      	pop	{r4, r5, r6, pc}
 80081b6:	1cc4      	adds	r4, r0, #3
 80081b8:	f024 0403 	bic.w	r4, r4, #3
 80081bc:	42a0      	cmp	r0, r4
 80081be:	d0f8      	beq.n	80081b2 <sbrk_aligned+0x22>
 80081c0:	1a21      	subs	r1, r4, r0
 80081c2:	4628      	mov	r0, r5
 80081c4:	f000 fc90 	bl	8008ae8 <_sbrk_r>
 80081c8:	3001      	adds	r0, #1
 80081ca:	d1f2      	bne.n	80081b2 <sbrk_aligned+0x22>
 80081cc:	e7ef      	b.n	80081ae <sbrk_aligned+0x1e>
 80081ce:	bf00      	nop
 80081d0:	20025eb4 	.word	0x20025eb4

080081d4 <_malloc_r>:
 80081d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d8:	1ccd      	adds	r5, r1, #3
 80081da:	f025 0503 	bic.w	r5, r5, #3
 80081de:	3508      	adds	r5, #8
 80081e0:	2d0c      	cmp	r5, #12
 80081e2:	bf38      	it	cc
 80081e4:	250c      	movcc	r5, #12
 80081e6:	2d00      	cmp	r5, #0
 80081e8:	4606      	mov	r6, r0
 80081ea:	db01      	blt.n	80081f0 <_malloc_r+0x1c>
 80081ec:	42a9      	cmp	r1, r5
 80081ee:	d904      	bls.n	80081fa <_malloc_r+0x26>
 80081f0:	230c      	movs	r3, #12
 80081f2:	6033      	str	r3, [r6, #0]
 80081f4:	2000      	movs	r0, #0
 80081f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082d0 <_malloc_r+0xfc>
 80081fe:	f000 faa3 	bl	8008748 <__malloc_lock>
 8008202:	f8d8 3000 	ldr.w	r3, [r8]
 8008206:	461c      	mov	r4, r3
 8008208:	bb44      	cbnz	r4, 800825c <_malloc_r+0x88>
 800820a:	4629      	mov	r1, r5
 800820c:	4630      	mov	r0, r6
 800820e:	f7ff ffbf 	bl	8008190 <sbrk_aligned>
 8008212:	1c43      	adds	r3, r0, #1
 8008214:	4604      	mov	r4, r0
 8008216:	d158      	bne.n	80082ca <_malloc_r+0xf6>
 8008218:	f8d8 4000 	ldr.w	r4, [r8]
 800821c:	4627      	mov	r7, r4
 800821e:	2f00      	cmp	r7, #0
 8008220:	d143      	bne.n	80082aa <_malloc_r+0xd6>
 8008222:	2c00      	cmp	r4, #0
 8008224:	d04b      	beq.n	80082be <_malloc_r+0xea>
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	4639      	mov	r1, r7
 800822a:	4630      	mov	r0, r6
 800822c:	eb04 0903 	add.w	r9, r4, r3
 8008230:	f000 fc5a 	bl	8008ae8 <_sbrk_r>
 8008234:	4581      	cmp	r9, r0
 8008236:	d142      	bne.n	80082be <_malloc_r+0xea>
 8008238:	6821      	ldr	r1, [r4, #0]
 800823a:	1a6d      	subs	r5, r5, r1
 800823c:	4629      	mov	r1, r5
 800823e:	4630      	mov	r0, r6
 8008240:	f7ff ffa6 	bl	8008190 <sbrk_aligned>
 8008244:	3001      	adds	r0, #1
 8008246:	d03a      	beq.n	80082be <_malloc_r+0xea>
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	442b      	add	r3, r5
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	f8d8 3000 	ldr.w	r3, [r8]
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	bb62      	cbnz	r2, 80082b0 <_malloc_r+0xdc>
 8008256:	f8c8 7000 	str.w	r7, [r8]
 800825a:	e00f      	b.n	800827c <_malloc_r+0xa8>
 800825c:	6822      	ldr	r2, [r4, #0]
 800825e:	1b52      	subs	r2, r2, r5
 8008260:	d420      	bmi.n	80082a4 <_malloc_r+0xd0>
 8008262:	2a0b      	cmp	r2, #11
 8008264:	d917      	bls.n	8008296 <_malloc_r+0xc2>
 8008266:	1961      	adds	r1, r4, r5
 8008268:	42a3      	cmp	r3, r4
 800826a:	6025      	str	r5, [r4, #0]
 800826c:	bf18      	it	ne
 800826e:	6059      	strne	r1, [r3, #4]
 8008270:	6863      	ldr	r3, [r4, #4]
 8008272:	bf08      	it	eq
 8008274:	f8c8 1000 	streq.w	r1, [r8]
 8008278:	5162      	str	r2, [r4, r5]
 800827a:	604b      	str	r3, [r1, #4]
 800827c:	4630      	mov	r0, r6
 800827e:	f000 fa69 	bl	8008754 <__malloc_unlock>
 8008282:	f104 000b 	add.w	r0, r4, #11
 8008286:	1d23      	adds	r3, r4, #4
 8008288:	f020 0007 	bic.w	r0, r0, #7
 800828c:	1ac2      	subs	r2, r0, r3
 800828e:	bf1c      	itt	ne
 8008290:	1a1b      	subne	r3, r3, r0
 8008292:	50a3      	strne	r3, [r4, r2]
 8008294:	e7af      	b.n	80081f6 <_malloc_r+0x22>
 8008296:	6862      	ldr	r2, [r4, #4]
 8008298:	42a3      	cmp	r3, r4
 800829a:	bf0c      	ite	eq
 800829c:	f8c8 2000 	streq.w	r2, [r8]
 80082a0:	605a      	strne	r2, [r3, #4]
 80082a2:	e7eb      	b.n	800827c <_malloc_r+0xa8>
 80082a4:	4623      	mov	r3, r4
 80082a6:	6864      	ldr	r4, [r4, #4]
 80082a8:	e7ae      	b.n	8008208 <_malloc_r+0x34>
 80082aa:	463c      	mov	r4, r7
 80082ac:	687f      	ldr	r7, [r7, #4]
 80082ae:	e7b6      	b.n	800821e <_malloc_r+0x4a>
 80082b0:	461a      	mov	r2, r3
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	d1fb      	bne.n	80082b0 <_malloc_r+0xdc>
 80082b8:	2300      	movs	r3, #0
 80082ba:	6053      	str	r3, [r2, #4]
 80082bc:	e7de      	b.n	800827c <_malloc_r+0xa8>
 80082be:	230c      	movs	r3, #12
 80082c0:	6033      	str	r3, [r6, #0]
 80082c2:	4630      	mov	r0, r6
 80082c4:	f000 fa46 	bl	8008754 <__malloc_unlock>
 80082c8:	e794      	b.n	80081f4 <_malloc_r+0x20>
 80082ca:	6005      	str	r5, [r0, #0]
 80082cc:	e7d6      	b.n	800827c <_malloc_r+0xa8>
 80082ce:	bf00      	nop
 80082d0:	20025eb8 	.word	0x20025eb8

080082d4 <_printf_common>:
 80082d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082d8:	4616      	mov	r6, r2
 80082da:	4698      	mov	r8, r3
 80082dc:	688a      	ldr	r2, [r1, #8]
 80082de:	690b      	ldr	r3, [r1, #16]
 80082e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082e4:	4293      	cmp	r3, r2
 80082e6:	bfb8      	it	lt
 80082e8:	4613      	movlt	r3, r2
 80082ea:	6033      	str	r3, [r6, #0]
 80082ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082f0:	4607      	mov	r7, r0
 80082f2:	460c      	mov	r4, r1
 80082f4:	b10a      	cbz	r2, 80082fa <_printf_common+0x26>
 80082f6:	3301      	adds	r3, #1
 80082f8:	6033      	str	r3, [r6, #0]
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	0699      	lsls	r1, r3, #26
 80082fe:	bf42      	ittt	mi
 8008300:	6833      	ldrmi	r3, [r6, #0]
 8008302:	3302      	addmi	r3, #2
 8008304:	6033      	strmi	r3, [r6, #0]
 8008306:	6825      	ldr	r5, [r4, #0]
 8008308:	f015 0506 	ands.w	r5, r5, #6
 800830c:	d106      	bne.n	800831c <_printf_common+0x48>
 800830e:	f104 0a19 	add.w	sl, r4, #25
 8008312:	68e3      	ldr	r3, [r4, #12]
 8008314:	6832      	ldr	r2, [r6, #0]
 8008316:	1a9b      	subs	r3, r3, r2
 8008318:	42ab      	cmp	r3, r5
 800831a:	dc26      	bgt.n	800836a <_printf_common+0x96>
 800831c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008320:	6822      	ldr	r2, [r4, #0]
 8008322:	3b00      	subs	r3, #0
 8008324:	bf18      	it	ne
 8008326:	2301      	movne	r3, #1
 8008328:	0692      	lsls	r2, r2, #26
 800832a:	d42b      	bmi.n	8008384 <_printf_common+0xb0>
 800832c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008330:	4641      	mov	r1, r8
 8008332:	4638      	mov	r0, r7
 8008334:	47c8      	blx	r9
 8008336:	3001      	adds	r0, #1
 8008338:	d01e      	beq.n	8008378 <_printf_common+0xa4>
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	6922      	ldr	r2, [r4, #16]
 800833e:	f003 0306 	and.w	r3, r3, #6
 8008342:	2b04      	cmp	r3, #4
 8008344:	bf02      	ittt	eq
 8008346:	68e5      	ldreq	r5, [r4, #12]
 8008348:	6833      	ldreq	r3, [r6, #0]
 800834a:	1aed      	subeq	r5, r5, r3
 800834c:	68a3      	ldr	r3, [r4, #8]
 800834e:	bf0c      	ite	eq
 8008350:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008354:	2500      	movne	r5, #0
 8008356:	4293      	cmp	r3, r2
 8008358:	bfc4      	itt	gt
 800835a:	1a9b      	subgt	r3, r3, r2
 800835c:	18ed      	addgt	r5, r5, r3
 800835e:	2600      	movs	r6, #0
 8008360:	341a      	adds	r4, #26
 8008362:	42b5      	cmp	r5, r6
 8008364:	d11a      	bne.n	800839c <_printf_common+0xc8>
 8008366:	2000      	movs	r0, #0
 8008368:	e008      	b.n	800837c <_printf_common+0xa8>
 800836a:	2301      	movs	r3, #1
 800836c:	4652      	mov	r2, sl
 800836e:	4641      	mov	r1, r8
 8008370:	4638      	mov	r0, r7
 8008372:	47c8      	blx	r9
 8008374:	3001      	adds	r0, #1
 8008376:	d103      	bne.n	8008380 <_printf_common+0xac>
 8008378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800837c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008380:	3501      	adds	r5, #1
 8008382:	e7c6      	b.n	8008312 <_printf_common+0x3e>
 8008384:	18e1      	adds	r1, r4, r3
 8008386:	1c5a      	adds	r2, r3, #1
 8008388:	2030      	movs	r0, #48	@ 0x30
 800838a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800838e:	4422      	add	r2, r4
 8008390:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008394:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008398:	3302      	adds	r3, #2
 800839a:	e7c7      	b.n	800832c <_printf_common+0x58>
 800839c:	2301      	movs	r3, #1
 800839e:	4622      	mov	r2, r4
 80083a0:	4641      	mov	r1, r8
 80083a2:	4638      	mov	r0, r7
 80083a4:	47c8      	blx	r9
 80083a6:	3001      	adds	r0, #1
 80083a8:	d0e6      	beq.n	8008378 <_printf_common+0xa4>
 80083aa:	3601      	adds	r6, #1
 80083ac:	e7d9      	b.n	8008362 <_printf_common+0x8e>
	...

080083b0 <_printf_i>:
 80083b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083b4:	7e0f      	ldrb	r7, [r1, #24]
 80083b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80083b8:	2f78      	cmp	r7, #120	@ 0x78
 80083ba:	4691      	mov	r9, r2
 80083bc:	4680      	mov	r8, r0
 80083be:	460c      	mov	r4, r1
 80083c0:	469a      	mov	sl, r3
 80083c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083c6:	d807      	bhi.n	80083d8 <_printf_i+0x28>
 80083c8:	2f62      	cmp	r7, #98	@ 0x62
 80083ca:	d80a      	bhi.n	80083e2 <_printf_i+0x32>
 80083cc:	2f00      	cmp	r7, #0
 80083ce:	f000 80d2 	beq.w	8008576 <_printf_i+0x1c6>
 80083d2:	2f58      	cmp	r7, #88	@ 0x58
 80083d4:	f000 80b9 	beq.w	800854a <_printf_i+0x19a>
 80083d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083e0:	e03a      	b.n	8008458 <_printf_i+0xa8>
 80083e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083e6:	2b15      	cmp	r3, #21
 80083e8:	d8f6      	bhi.n	80083d8 <_printf_i+0x28>
 80083ea:	a101      	add	r1, pc, #4	@ (adr r1, 80083f0 <_printf_i+0x40>)
 80083ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083f0:	08008449 	.word	0x08008449
 80083f4:	0800845d 	.word	0x0800845d
 80083f8:	080083d9 	.word	0x080083d9
 80083fc:	080083d9 	.word	0x080083d9
 8008400:	080083d9 	.word	0x080083d9
 8008404:	080083d9 	.word	0x080083d9
 8008408:	0800845d 	.word	0x0800845d
 800840c:	080083d9 	.word	0x080083d9
 8008410:	080083d9 	.word	0x080083d9
 8008414:	080083d9 	.word	0x080083d9
 8008418:	080083d9 	.word	0x080083d9
 800841c:	0800855d 	.word	0x0800855d
 8008420:	08008487 	.word	0x08008487
 8008424:	08008517 	.word	0x08008517
 8008428:	080083d9 	.word	0x080083d9
 800842c:	080083d9 	.word	0x080083d9
 8008430:	0800857f 	.word	0x0800857f
 8008434:	080083d9 	.word	0x080083d9
 8008438:	08008487 	.word	0x08008487
 800843c:	080083d9 	.word	0x080083d9
 8008440:	080083d9 	.word	0x080083d9
 8008444:	0800851f 	.word	0x0800851f
 8008448:	6833      	ldr	r3, [r6, #0]
 800844a:	1d1a      	adds	r2, r3, #4
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6032      	str	r2, [r6, #0]
 8008450:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008454:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008458:	2301      	movs	r3, #1
 800845a:	e09d      	b.n	8008598 <_printf_i+0x1e8>
 800845c:	6833      	ldr	r3, [r6, #0]
 800845e:	6820      	ldr	r0, [r4, #0]
 8008460:	1d19      	adds	r1, r3, #4
 8008462:	6031      	str	r1, [r6, #0]
 8008464:	0606      	lsls	r6, r0, #24
 8008466:	d501      	bpl.n	800846c <_printf_i+0xbc>
 8008468:	681d      	ldr	r5, [r3, #0]
 800846a:	e003      	b.n	8008474 <_printf_i+0xc4>
 800846c:	0645      	lsls	r5, r0, #25
 800846e:	d5fb      	bpl.n	8008468 <_printf_i+0xb8>
 8008470:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008474:	2d00      	cmp	r5, #0
 8008476:	da03      	bge.n	8008480 <_printf_i+0xd0>
 8008478:	232d      	movs	r3, #45	@ 0x2d
 800847a:	426d      	negs	r5, r5
 800847c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008480:	4859      	ldr	r0, [pc, #356]	@ (80085e8 <_printf_i+0x238>)
 8008482:	230a      	movs	r3, #10
 8008484:	e011      	b.n	80084aa <_printf_i+0xfa>
 8008486:	6821      	ldr	r1, [r4, #0]
 8008488:	6833      	ldr	r3, [r6, #0]
 800848a:	0608      	lsls	r0, r1, #24
 800848c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008490:	d402      	bmi.n	8008498 <_printf_i+0xe8>
 8008492:	0649      	lsls	r1, r1, #25
 8008494:	bf48      	it	mi
 8008496:	b2ad      	uxthmi	r5, r5
 8008498:	2f6f      	cmp	r7, #111	@ 0x6f
 800849a:	4853      	ldr	r0, [pc, #332]	@ (80085e8 <_printf_i+0x238>)
 800849c:	6033      	str	r3, [r6, #0]
 800849e:	bf14      	ite	ne
 80084a0:	230a      	movne	r3, #10
 80084a2:	2308      	moveq	r3, #8
 80084a4:	2100      	movs	r1, #0
 80084a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80084aa:	6866      	ldr	r6, [r4, #4]
 80084ac:	60a6      	str	r6, [r4, #8]
 80084ae:	2e00      	cmp	r6, #0
 80084b0:	bfa2      	ittt	ge
 80084b2:	6821      	ldrge	r1, [r4, #0]
 80084b4:	f021 0104 	bicge.w	r1, r1, #4
 80084b8:	6021      	strge	r1, [r4, #0]
 80084ba:	b90d      	cbnz	r5, 80084c0 <_printf_i+0x110>
 80084bc:	2e00      	cmp	r6, #0
 80084be:	d04b      	beq.n	8008558 <_printf_i+0x1a8>
 80084c0:	4616      	mov	r6, r2
 80084c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80084c6:	fb03 5711 	mls	r7, r3, r1, r5
 80084ca:	5dc7      	ldrb	r7, [r0, r7]
 80084cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084d0:	462f      	mov	r7, r5
 80084d2:	42bb      	cmp	r3, r7
 80084d4:	460d      	mov	r5, r1
 80084d6:	d9f4      	bls.n	80084c2 <_printf_i+0x112>
 80084d8:	2b08      	cmp	r3, #8
 80084da:	d10b      	bne.n	80084f4 <_printf_i+0x144>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	07df      	lsls	r7, r3, #31
 80084e0:	d508      	bpl.n	80084f4 <_printf_i+0x144>
 80084e2:	6923      	ldr	r3, [r4, #16]
 80084e4:	6861      	ldr	r1, [r4, #4]
 80084e6:	4299      	cmp	r1, r3
 80084e8:	bfde      	ittt	le
 80084ea:	2330      	movle	r3, #48	@ 0x30
 80084ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084f0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80084f4:	1b92      	subs	r2, r2, r6
 80084f6:	6122      	str	r2, [r4, #16]
 80084f8:	f8cd a000 	str.w	sl, [sp]
 80084fc:	464b      	mov	r3, r9
 80084fe:	aa03      	add	r2, sp, #12
 8008500:	4621      	mov	r1, r4
 8008502:	4640      	mov	r0, r8
 8008504:	f7ff fee6 	bl	80082d4 <_printf_common>
 8008508:	3001      	adds	r0, #1
 800850a:	d14a      	bne.n	80085a2 <_printf_i+0x1f2>
 800850c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008510:	b004      	add	sp, #16
 8008512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	f043 0320 	orr.w	r3, r3, #32
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	4833      	ldr	r0, [pc, #204]	@ (80085ec <_printf_i+0x23c>)
 8008520:	2778      	movs	r7, #120	@ 0x78
 8008522:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	6831      	ldr	r1, [r6, #0]
 800852a:	061f      	lsls	r7, r3, #24
 800852c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008530:	d402      	bmi.n	8008538 <_printf_i+0x188>
 8008532:	065f      	lsls	r7, r3, #25
 8008534:	bf48      	it	mi
 8008536:	b2ad      	uxthmi	r5, r5
 8008538:	6031      	str	r1, [r6, #0]
 800853a:	07d9      	lsls	r1, r3, #31
 800853c:	bf44      	itt	mi
 800853e:	f043 0320 	orrmi.w	r3, r3, #32
 8008542:	6023      	strmi	r3, [r4, #0]
 8008544:	b11d      	cbz	r5, 800854e <_printf_i+0x19e>
 8008546:	2310      	movs	r3, #16
 8008548:	e7ac      	b.n	80084a4 <_printf_i+0xf4>
 800854a:	4827      	ldr	r0, [pc, #156]	@ (80085e8 <_printf_i+0x238>)
 800854c:	e7e9      	b.n	8008522 <_printf_i+0x172>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	f023 0320 	bic.w	r3, r3, #32
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	e7f6      	b.n	8008546 <_printf_i+0x196>
 8008558:	4616      	mov	r6, r2
 800855a:	e7bd      	b.n	80084d8 <_printf_i+0x128>
 800855c:	6833      	ldr	r3, [r6, #0]
 800855e:	6825      	ldr	r5, [r4, #0]
 8008560:	6961      	ldr	r1, [r4, #20]
 8008562:	1d18      	adds	r0, r3, #4
 8008564:	6030      	str	r0, [r6, #0]
 8008566:	062e      	lsls	r6, r5, #24
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	d501      	bpl.n	8008570 <_printf_i+0x1c0>
 800856c:	6019      	str	r1, [r3, #0]
 800856e:	e002      	b.n	8008576 <_printf_i+0x1c6>
 8008570:	0668      	lsls	r0, r5, #25
 8008572:	d5fb      	bpl.n	800856c <_printf_i+0x1bc>
 8008574:	8019      	strh	r1, [r3, #0]
 8008576:	2300      	movs	r3, #0
 8008578:	6123      	str	r3, [r4, #16]
 800857a:	4616      	mov	r6, r2
 800857c:	e7bc      	b.n	80084f8 <_printf_i+0x148>
 800857e:	6833      	ldr	r3, [r6, #0]
 8008580:	1d1a      	adds	r2, r3, #4
 8008582:	6032      	str	r2, [r6, #0]
 8008584:	681e      	ldr	r6, [r3, #0]
 8008586:	6862      	ldr	r2, [r4, #4]
 8008588:	2100      	movs	r1, #0
 800858a:	4630      	mov	r0, r6
 800858c:	f7f7 fe38 	bl	8000200 <memchr>
 8008590:	b108      	cbz	r0, 8008596 <_printf_i+0x1e6>
 8008592:	1b80      	subs	r0, r0, r6
 8008594:	6060      	str	r0, [r4, #4]
 8008596:	6863      	ldr	r3, [r4, #4]
 8008598:	6123      	str	r3, [r4, #16]
 800859a:	2300      	movs	r3, #0
 800859c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085a0:	e7aa      	b.n	80084f8 <_printf_i+0x148>
 80085a2:	6923      	ldr	r3, [r4, #16]
 80085a4:	4632      	mov	r2, r6
 80085a6:	4649      	mov	r1, r9
 80085a8:	4640      	mov	r0, r8
 80085aa:	47d0      	blx	sl
 80085ac:	3001      	adds	r0, #1
 80085ae:	d0ad      	beq.n	800850c <_printf_i+0x15c>
 80085b0:	6823      	ldr	r3, [r4, #0]
 80085b2:	079b      	lsls	r3, r3, #30
 80085b4:	d413      	bmi.n	80085de <_printf_i+0x22e>
 80085b6:	68e0      	ldr	r0, [r4, #12]
 80085b8:	9b03      	ldr	r3, [sp, #12]
 80085ba:	4298      	cmp	r0, r3
 80085bc:	bfb8      	it	lt
 80085be:	4618      	movlt	r0, r3
 80085c0:	e7a6      	b.n	8008510 <_printf_i+0x160>
 80085c2:	2301      	movs	r3, #1
 80085c4:	4632      	mov	r2, r6
 80085c6:	4649      	mov	r1, r9
 80085c8:	4640      	mov	r0, r8
 80085ca:	47d0      	blx	sl
 80085cc:	3001      	adds	r0, #1
 80085ce:	d09d      	beq.n	800850c <_printf_i+0x15c>
 80085d0:	3501      	adds	r5, #1
 80085d2:	68e3      	ldr	r3, [r4, #12]
 80085d4:	9903      	ldr	r1, [sp, #12]
 80085d6:	1a5b      	subs	r3, r3, r1
 80085d8:	42ab      	cmp	r3, r5
 80085da:	dcf2      	bgt.n	80085c2 <_printf_i+0x212>
 80085dc:	e7eb      	b.n	80085b6 <_printf_i+0x206>
 80085de:	2500      	movs	r5, #0
 80085e0:	f104 0619 	add.w	r6, r4, #25
 80085e4:	e7f5      	b.n	80085d2 <_printf_i+0x222>
 80085e6:	bf00      	nop
 80085e8:	08008de3 	.word	0x08008de3
 80085ec:	08008df4 	.word	0x08008df4

080085f0 <__sflush_r>:
 80085f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085f8:	0716      	lsls	r6, r2, #28
 80085fa:	4605      	mov	r5, r0
 80085fc:	460c      	mov	r4, r1
 80085fe:	d454      	bmi.n	80086aa <__sflush_r+0xba>
 8008600:	684b      	ldr	r3, [r1, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	dc02      	bgt.n	800860c <__sflush_r+0x1c>
 8008606:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008608:	2b00      	cmp	r3, #0
 800860a:	dd48      	ble.n	800869e <__sflush_r+0xae>
 800860c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800860e:	2e00      	cmp	r6, #0
 8008610:	d045      	beq.n	800869e <__sflush_r+0xae>
 8008612:	2300      	movs	r3, #0
 8008614:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008618:	682f      	ldr	r7, [r5, #0]
 800861a:	6a21      	ldr	r1, [r4, #32]
 800861c:	602b      	str	r3, [r5, #0]
 800861e:	d030      	beq.n	8008682 <__sflush_r+0x92>
 8008620:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008622:	89a3      	ldrh	r3, [r4, #12]
 8008624:	0759      	lsls	r1, r3, #29
 8008626:	d505      	bpl.n	8008634 <__sflush_r+0x44>
 8008628:	6863      	ldr	r3, [r4, #4]
 800862a:	1ad2      	subs	r2, r2, r3
 800862c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800862e:	b10b      	cbz	r3, 8008634 <__sflush_r+0x44>
 8008630:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008632:	1ad2      	subs	r2, r2, r3
 8008634:	2300      	movs	r3, #0
 8008636:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008638:	6a21      	ldr	r1, [r4, #32]
 800863a:	4628      	mov	r0, r5
 800863c:	47b0      	blx	r6
 800863e:	1c43      	adds	r3, r0, #1
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	d106      	bne.n	8008652 <__sflush_r+0x62>
 8008644:	6829      	ldr	r1, [r5, #0]
 8008646:	291d      	cmp	r1, #29
 8008648:	d82b      	bhi.n	80086a2 <__sflush_r+0xb2>
 800864a:	4a2a      	ldr	r2, [pc, #168]	@ (80086f4 <__sflush_r+0x104>)
 800864c:	410a      	asrs	r2, r1
 800864e:	07d6      	lsls	r6, r2, #31
 8008650:	d427      	bmi.n	80086a2 <__sflush_r+0xb2>
 8008652:	2200      	movs	r2, #0
 8008654:	6062      	str	r2, [r4, #4]
 8008656:	04d9      	lsls	r1, r3, #19
 8008658:	6922      	ldr	r2, [r4, #16]
 800865a:	6022      	str	r2, [r4, #0]
 800865c:	d504      	bpl.n	8008668 <__sflush_r+0x78>
 800865e:	1c42      	adds	r2, r0, #1
 8008660:	d101      	bne.n	8008666 <__sflush_r+0x76>
 8008662:	682b      	ldr	r3, [r5, #0]
 8008664:	b903      	cbnz	r3, 8008668 <__sflush_r+0x78>
 8008666:	6560      	str	r0, [r4, #84]	@ 0x54
 8008668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800866a:	602f      	str	r7, [r5, #0]
 800866c:	b1b9      	cbz	r1, 800869e <__sflush_r+0xae>
 800866e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008672:	4299      	cmp	r1, r3
 8008674:	d002      	beq.n	800867c <__sflush_r+0x8c>
 8008676:	4628      	mov	r0, r5
 8008678:	f000 fa58 	bl	8008b2c <_free_r>
 800867c:	2300      	movs	r3, #0
 800867e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008680:	e00d      	b.n	800869e <__sflush_r+0xae>
 8008682:	2301      	movs	r3, #1
 8008684:	4628      	mov	r0, r5
 8008686:	47b0      	blx	r6
 8008688:	4602      	mov	r2, r0
 800868a:	1c50      	adds	r0, r2, #1
 800868c:	d1c9      	bne.n	8008622 <__sflush_r+0x32>
 800868e:	682b      	ldr	r3, [r5, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d0c6      	beq.n	8008622 <__sflush_r+0x32>
 8008694:	2b1d      	cmp	r3, #29
 8008696:	d001      	beq.n	800869c <__sflush_r+0xac>
 8008698:	2b16      	cmp	r3, #22
 800869a:	d11e      	bne.n	80086da <__sflush_r+0xea>
 800869c:	602f      	str	r7, [r5, #0]
 800869e:	2000      	movs	r0, #0
 80086a0:	e022      	b.n	80086e8 <__sflush_r+0xf8>
 80086a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086a6:	b21b      	sxth	r3, r3
 80086a8:	e01b      	b.n	80086e2 <__sflush_r+0xf2>
 80086aa:	690f      	ldr	r7, [r1, #16]
 80086ac:	2f00      	cmp	r7, #0
 80086ae:	d0f6      	beq.n	800869e <__sflush_r+0xae>
 80086b0:	0793      	lsls	r3, r2, #30
 80086b2:	680e      	ldr	r6, [r1, #0]
 80086b4:	bf08      	it	eq
 80086b6:	694b      	ldreq	r3, [r1, #20]
 80086b8:	600f      	str	r7, [r1, #0]
 80086ba:	bf18      	it	ne
 80086bc:	2300      	movne	r3, #0
 80086be:	eba6 0807 	sub.w	r8, r6, r7
 80086c2:	608b      	str	r3, [r1, #8]
 80086c4:	f1b8 0f00 	cmp.w	r8, #0
 80086c8:	dde9      	ble.n	800869e <__sflush_r+0xae>
 80086ca:	6a21      	ldr	r1, [r4, #32]
 80086cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80086ce:	4643      	mov	r3, r8
 80086d0:	463a      	mov	r2, r7
 80086d2:	4628      	mov	r0, r5
 80086d4:	47b0      	blx	r6
 80086d6:	2800      	cmp	r0, #0
 80086d8:	dc08      	bgt.n	80086ec <__sflush_r+0xfc>
 80086da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086e2:	81a3      	strh	r3, [r4, #12]
 80086e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086ec:	4407      	add	r7, r0
 80086ee:	eba8 0800 	sub.w	r8, r8, r0
 80086f2:	e7e7      	b.n	80086c4 <__sflush_r+0xd4>
 80086f4:	dfbffffe 	.word	0xdfbffffe

080086f8 <_fflush_r>:
 80086f8:	b538      	push	{r3, r4, r5, lr}
 80086fa:	690b      	ldr	r3, [r1, #16]
 80086fc:	4605      	mov	r5, r0
 80086fe:	460c      	mov	r4, r1
 8008700:	b913      	cbnz	r3, 8008708 <_fflush_r+0x10>
 8008702:	2500      	movs	r5, #0
 8008704:	4628      	mov	r0, r5
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	b118      	cbz	r0, 8008712 <_fflush_r+0x1a>
 800870a:	6a03      	ldr	r3, [r0, #32]
 800870c:	b90b      	cbnz	r3, 8008712 <_fflush_r+0x1a>
 800870e:	f7ff fb0d 	bl	8007d2c <__sinit>
 8008712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d0f3      	beq.n	8008702 <_fflush_r+0xa>
 800871a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800871c:	07d0      	lsls	r0, r2, #31
 800871e:	d404      	bmi.n	800872a <_fflush_r+0x32>
 8008720:	0599      	lsls	r1, r3, #22
 8008722:	d402      	bmi.n	800872a <_fflush_r+0x32>
 8008724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008726:	f7ff fbe2 	bl	8007eee <__retarget_lock_acquire_recursive>
 800872a:	4628      	mov	r0, r5
 800872c:	4621      	mov	r1, r4
 800872e:	f7ff ff5f 	bl	80085f0 <__sflush_r>
 8008732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008734:	07da      	lsls	r2, r3, #31
 8008736:	4605      	mov	r5, r0
 8008738:	d4e4      	bmi.n	8008704 <_fflush_r+0xc>
 800873a:	89a3      	ldrh	r3, [r4, #12]
 800873c:	059b      	lsls	r3, r3, #22
 800873e:	d4e1      	bmi.n	8008704 <_fflush_r+0xc>
 8008740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008742:	f7ff fbd5 	bl	8007ef0 <__retarget_lock_release_recursive>
 8008746:	e7dd      	b.n	8008704 <_fflush_r+0xc>

08008748 <__malloc_lock>:
 8008748:	4801      	ldr	r0, [pc, #4]	@ (8008750 <__malloc_lock+0x8>)
 800874a:	f7ff bbd0 	b.w	8007eee <__retarget_lock_acquire_recursive>
 800874e:	bf00      	nop
 8008750:	20025eb0 	.word	0x20025eb0

08008754 <__malloc_unlock>:
 8008754:	4801      	ldr	r0, [pc, #4]	@ (800875c <__malloc_unlock+0x8>)
 8008756:	f7ff bbcb 	b.w	8007ef0 <__retarget_lock_release_recursive>
 800875a:	bf00      	nop
 800875c:	20025eb0 	.word	0x20025eb0

08008760 <__sread>:
 8008760:	b510      	push	{r4, lr}
 8008762:	460c      	mov	r4, r1
 8008764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008768:	f000 f9ac 	bl	8008ac4 <_read_r>
 800876c:	2800      	cmp	r0, #0
 800876e:	bfab      	itete	ge
 8008770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008772:	89a3      	ldrhlt	r3, [r4, #12]
 8008774:	181b      	addge	r3, r3, r0
 8008776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800877a:	bfac      	ite	ge
 800877c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800877e:	81a3      	strhlt	r3, [r4, #12]
 8008780:	bd10      	pop	{r4, pc}

08008782 <__swrite>:
 8008782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008786:	461f      	mov	r7, r3
 8008788:	898b      	ldrh	r3, [r1, #12]
 800878a:	05db      	lsls	r3, r3, #23
 800878c:	4605      	mov	r5, r0
 800878e:	460c      	mov	r4, r1
 8008790:	4616      	mov	r6, r2
 8008792:	d505      	bpl.n	80087a0 <__swrite+0x1e>
 8008794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008798:	2302      	movs	r3, #2
 800879a:	2200      	movs	r2, #0
 800879c:	f000 f980 	bl	8008aa0 <_lseek_r>
 80087a0:	89a3      	ldrh	r3, [r4, #12]
 80087a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087aa:	81a3      	strh	r3, [r4, #12]
 80087ac:	4632      	mov	r2, r6
 80087ae:	463b      	mov	r3, r7
 80087b0:	4628      	mov	r0, r5
 80087b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087b6:	f000 b9a7 	b.w	8008b08 <_write_r>

080087ba <__sseek>:
 80087ba:	b510      	push	{r4, lr}
 80087bc:	460c      	mov	r4, r1
 80087be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087c2:	f000 f96d 	bl	8008aa0 <_lseek_r>
 80087c6:	1c43      	adds	r3, r0, #1
 80087c8:	89a3      	ldrh	r3, [r4, #12]
 80087ca:	bf15      	itete	ne
 80087cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087d6:	81a3      	strheq	r3, [r4, #12]
 80087d8:	bf18      	it	ne
 80087da:	81a3      	strhne	r3, [r4, #12]
 80087dc:	bd10      	pop	{r4, pc}

080087de <__sclose>:
 80087de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e2:	f000 b92b 	b.w	8008a3c <_close_r>

080087e6 <__swbuf_r>:
 80087e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e8:	460e      	mov	r6, r1
 80087ea:	4614      	mov	r4, r2
 80087ec:	4605      	mov	r5, r0
 80087ee:	b118      	cbz	r0, 80087f8 <__swbuf_r+0x12>
 80087f0:	6a03      	ldr	r3, [r0, #32]
 80087f2:	b90b      	cbnz	r3, 80087f8 <__swbuf_r+0x12>
 80087f4:	f7ff fa9a 	bl	8007d2c <__sinit>
 80087f8:	69a3      	ldr	r3, [r4, #24]
 80087fa:	60a3      	str	r3, [r4, #8]
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	071a      	lsls	r2, r3, #28
 8008800:	d501      	bpl.n	8008806 <__swbuf_r+0x20>
 8008802:	6923      	ldr	r3, [r4, #16]
 8008804:	b943      	cbnz	r3, 8008818 <__swbuf_r+0x32>
 8008806:	4621      	mov	r1, r4
 8008808:	4628      	mov	r0, r5
 800880a:	f000 f82b 	bl	8008864 <__swsetup_r>
 800880e:	b118      	cbz	r0, 8008818 <__swbuf_r+0x32>
 8008810:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008814:	4638      	mov	r0, r7
 8008816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	6922      	ldr	r2, [r4, #16]
 800881c:	1a98      	subs	r0, r3, r2
 800881e:	6963      	ldr	r3, [r4, #20]
 8008820:	b2f6      	uxtb	r6, r6
 8008822:	4283      	cmp	r3, r0
 8008824:	4637      	mov	r7, r6
 8008826:	dc05      	bgt.n	8008834 <__swbuf_r+0x4e>
 8008828:	4621      	mov	r1, r4
 800882a:	4628      	mov	r0, r5
 800882c:	f7ff ff64 	bl	80086f8 <_fflush_r>
 8008830:	2800      	cmp	r0, #0
 8008832:	d1ed      	bne.n	8008810 <__swbuf_r+0x2a>
 8008834:	68a3      	ldr	r3, [r4, #8]
 8008836:	3b01      	subs	r3, #1
 8008838:	60a3      	str	r3, [r4, #8]
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	1c5a      	adds	r2, r3, #1
 800883e:	6022      	str	r2, [r4, #0]
 8008840:	701e      	strb	r6, [r3, #0]
 8008842:	6962      	ldr	r2, [r4, #20]
 8008844:	1c43      	adds	r3, r0, #1
 8008846:	429a      	cmp	r2, r3
 8008848:	d004      	beq.n	8008854 <__swbuf_r+0x6e>
 800884a:	89a3      	ldrh	r3, [r4, #12]
 800884c:	07db      	lsls	r3, r3, #31
 800884e:	d5e1      	bpl.n	8008814 <__swbuf_r+0x2e>
 8008850:	2e0a      	cmp	r6, #10
 8008852:	d1df      	bne.n	8008814 <__swbuf_r+0x2e>
 8008854:	4621      	mov	r1, r4
 8008856:	4628      	mov	r0, r5
 8008858:	f7ff ff4e 	bl	80086f8 <_fflush_r>
 800885c:	2800      	cmp	r0, #0
 800885e:	d0d9      	beq.n	8008814 <__swbuf_r+0x2e>
 8008860:	e7d6      	b.n	8008810 <__swbuf_r+0x2a>
	...

08008864 <__swsetup_r>:
 8008864:	b538      	push	{r3, r4, r5, lr}
 8008866:	4b29      	ldr	r3, [pc, #164]	@ (800890c <__swsetup_r+0xa8>)
 8008868:	4605      	mov	r5, r0
 800886a:	6818      	ldr	r0, [r3, #0]
 800886c:	460c      	mov	r4, r1
 800886e:	b118      	cbz	r0, 8008878 <__swsetup_r+0x14>
 8008870:	6a03      	ldr	r3, [r0, #32]
 8008872:	b90b      	cbnz	r3, 8008878 <__swsetup_r+0x14>
 8008874:	f7ff fa5a 	bl	8007d2c <__sinit>
 8008878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800887c:	0719      	lsls	r1, r3, #28
 800887e:	d422      	bmi.n	80088c6 <__swsetup_r+0x62>
 8008880:	06da      	lsls	r2, r3, #27
 8008882:	d407      	bmi.n	8008894 <__swsetup_r+0x30>
 8008884:	2209      	movs	r2, #9
 8008886:	602a      	str	r2, [r5, #0]
 8008888:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800888c:	81a3      	strh	r3, [r4, #12]
 800888e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008892:	e033      	b.n	80088fc <__swsetup_r+0x98>
 8008894:	0758      	lsls	r0, r3, #29
 8008896:	d512      	bpl.n	80088be <__swsetup_r+0x5a>
 8008898:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800889a:	b141      	cbz	r1, 80088ae <__swsetup_r+0x4a>
 800889c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088a0:	4299      	cmp	r1, r3
 80088a2:	d002      	beq.n	80088aa <__swsetup_r+0x46>
 80088a4:	4628      	mov	r0, r5
 80088a6:	f000 f941 	bl	8008b2c <_free_r>
 80088aa:	2300      	movs	r3, #0
 80088ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80088ae:	89a3      	ldrh	r3, [r4, #12]
 80088b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80088b4:	81a3      	strh	r3, [r4, #12]
 80088b6:	2300      	movs	r3, #0
 80088b8:	6063      	str	r3, [r4, #4]
 80088ba:	6923      	ldr	r3, [r4, #16]
 80088bc:	6023      	str	r3, [r4, #0]
 80088be:	89a3      	ldrh	r3, [r4, #12]
 80088c0:	f043 0308 	orr.w	r3, r3, #8
 80088c4:	81a3      	strh	r3, [r4, #12]
 80088c6:	6923      	ldr	r3, [r4, #16]
 80088c8:	b94b      	cbnz	r3, 80088de <__swsetup_r+0x7a>
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088d4:	d003      	beq.n	80088de <__swsetup_r+0x7a>
 80088d6:	4621      	mov	r1, r4
 80088d8:	4628      	mov	r0, r5
 80088da:	f000 f83f 	bl	800895c <__smakebuf_r>
 80088de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088e2:	f013 0201 	ands.w	r2, r3, #1
 80088e6:	d00a      	beq.n	80088fe <__swsetup_r+0x9a>
 80088e8:	2200      	movs	r2, #0
 80088ea:	60a2      	str	r2, [r4, #8]
 80088ec:	6962      	ldr	r2, [r4, #20]
 80088ee:	4252      	negs	r2, r2
 80088f0:	61a2      	str	r2, [r4, #24]
 80088f2:	6922      	ldr	r2, [r4, #16]
 80088f4:	b942      	cbnz	r2, 8008908 <__swsetup_r+0xa4>
 80088f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80088fa:	d1c5      	bne.n	8008888 <__swsetup_r+0x24>
 80088fc:	bd38      	pop	{r3, r4, r5, pc}
 80088fe:	0799      	lsls	r1, r3, #30
 8008900:	bf58      	it	pl
 8008902:	6962      	ldrpl	r2, [r4, #20]
 8008904:	60a2      	str	r2, [r4, #8]
 8008906:	e7f4      	b.n	80088f2 <__swsetup_r+0x8e>
 8008908:	2000      	movs	r0, #0
 800890a:	e7f7      	b.n	80088fc <__swsetup_r+0x98>
 800890c:	20000024 	.word	0x20000024

08008910 <__swhatbuf_r>:
 8008910:	b570      	push	{r4, r5, r6, lr}
 8008912:	460c      	mov	r4, r1
 8008914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008918:	2900      	cmp	r1, #0
 800891a:	b096      	sub	sp, #88	@ 0x58
 800891c:	4615      	mov	r5, r2
 800891e:	461e      	mov	r6, r3
 8008920:	da0d      	bge.n	800893e <__swhatbuf_r+0x2e>
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008928:	f04f 0100 	mov.w	r1, #0
 800892c:	bf14      	ite	ne
 800892e:	2340      	movne	r3, #64	@ 0x40
 8008930:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008934:	2000      	movs	r0, #0
 8008936:	6031      	str	r1, [r6, #0]
 8008938:	602b      	str	r3, [r5, #0]
 800893a:	b016      	add	sp, #88	@ 0x58
 800893c:	bd70      	pop	{r4, r5, r6, pc}
 800893e:	466a      	mov	r2, sp
 8008940:	f000 f88c 	bl	8008a5c <_fstat_r>
 8008944:	2800      	cmp	r0, #0
 8008946:	dbec      	blt.n	8008922 <__swhatbuf_r+0x12>
 8008948:	9901      	ldr	r1, [sp, #4]
 800894a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800894e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008952:	4259      	negs	r1, r3
 8008954:	4159      	adcs	r1, r3
 8008956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800895a:	e7eb      	b.n	8008934 <__swhatbuf_r+0x24>

0800895c <__smakebuf_r>:
 800895c:	898b      	ldrh	r3, [r1, #12]
 800895e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008960:	079d      	lsls	r5, r3, #30
 8008962:	4606      	mov	r6, r0
 8008964:	460c      	mov	r4, r1
 8008966:	d507      	bpl.n	8008978 <__smakebuf_r+0x1c>
 8008968:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	6123      	str	r3, [r4, #16]
 8008970:	2301      	movs	r3, #1
 8008972:	6163      	str	r3, [r4, #20]
 8008974:	b003      	add	sp, #12
 8008976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008978:	ab01      	add	r3, sp, #4
 800897a:	466a      	mov	r2, sp
 800897c:	f7ff ffc8 	bl	8008910 <__swhatbuf_r>
 8008980:	9f00      	ldr	r7, [sp, #0]
 8008982:	4605      	mov	r5, r0
 8008984:	4639      	mov	r1, r7
 8008986:	4630      	mov	r0, r6
 8008988:	f7ff fc24 	bl	80081d4 <_malloc_r>
 800898c:	b948      	cbnz	r0, 80089a2 <__smakebuf_r+0x46>
 800898e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008992:	059a      	lsls	r2, r3, #22
 8008994:	d4ee      	bmi.n	8008974 <__smakebuf_r+0x18>
 8008996:	f023 0303 	bic.w	r3, r3, #3
 800899a:	f043 0302 	orr.w	r3, r3, #2
 800899e:	81a3      	strh	r3, [r4, #12]
 80089a0:	e7e2      	b.n	8008968 <__smakebuf_r+0xc>
 80089a2:	89a3      	ldrh	r3, [r4, #12]
 80089a4:	6020      	str	r0, [r4, #0]
 80089a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80089b2:	b15b      	cbz	r3, 80089cc <__smakebuf_r+0x70>
 80089b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089b8:	4630      	mov	r0, r6
 80089ba:	f000 f861 	bl	8008a80 <_isatty_r>
 80089be:	b128      	cbz	r0, 80089cc <__smakebuf_r+0x70>
 80089c0:	89a3      	ldrh	r3, [r4, #12]
 80089c2:	f023 0303 	bic.w	r3, r3, #3
 80089c6:	f043 0301 	orr.w	r3, r3, #1
 80089ca:	81a3      	strh	r3, [r4, #12]
 80089cc:	89a3      	ldrh	r3, [r4, #12]
 80089ce:	431d      	orrs	r5, r3
 80089d0:	81a5      	strh	r5, [r4, #12]
 80089d2:	e7cf      	b.n	8008974 <__smakebuf_r+0x18>

080089d4 <_putc_r>:
 80089d4:	b570      	push	{r4, r5, r6, lr}
 80089d6:	460d      	mov	r5, r1
 80089d8:	4614      	mov	r4, r2
 80089da:	4606      	mov	r6, r0
 80089dc:	b118      	cbz	r0, 80089e6 <_putc_r+0x12>
 80089de:	6a03      	ldr	r3, [r0, #32]
 80089e0:	b90b      	cbnz	r3, 80089e6 <_putc_r+0x12>
 80089e2:	f7ff f9a3 	bl	8007d2c <__sinit>
 80089e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089e8:	07d8      	lsls	r0, r3, #31
 80089ea:	d405      	bmi.n	80089f8 <_putc_r+0x24>
 80089ec:	89a3      	ldrh	r3, [r4, #12]
 80089ee:	0599      	lsls	r1, r3, #22
 80089f0:	d402      	bmi.n	80089f8 <_putc_r+0x24>
 80089f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089f4:	f7ff fa7b 	bl	8007eee <__retarget_lock_acquire_recursive>
 80089f8:	68a3      	ldr	r3, [r4, #8]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	60a3      	str	r3, [r4, #8]
 8008a00:	da05      	bge.n	8008a0e <_putc_r+0x3a>
 8008a02:	69a2      	ldr	r2, [r4, #24]
 8008a04:	4293      	cmp	r3, r2
 8008a06:	db12      	blt.n	8008a2e <_putc_r+0x5a>
 8008a08:	b2eb      	uxtb	r3, r5
 8008a0a:	2b0a      	cmp	r3, #10
 8008a0c:	d00f      	beq.n	8008a2e <_putc_r+0x5a>
 8008a0e:	6823      	ldr	r3, [r4, #0]
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	6022      	str	r2, [r4, #0]
 8008a14:	701d      	strb	r5, [r3, #0]
 8008a16:	b2ed      	uxtb	r5, r5
 8008a18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a1a:	07da      	lsls	r2, r3, #31
 8008a1c:	d405      	bmi.n	8008a2a <_putc_r+0x56>
 8008a1e:	89a3      	ldrh	r3, [r4, #12]
 8008a20:	059b      	lsls	r3, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_putc_r+0x56>
 8008a24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a26:	f7ff fa63 	bl	8007ef0 <__retarget_lock_release_recursive>
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	bd70      	pop	{r4, r5, r6, pc}
 8008a2e:	4629      	mov	r1, r5
 8008a30:	4622      	mov	r2, r4
 8008a32:	4630      	mov	r0, r6
 8008a34:	f7ff fed7 	bl	80087e6 <__swbuf_r>
 8008a38:	4605      	mov	r5, r0
 8008a3a:	e7ed      	b.n	8008a18 <_putc_r+0x44>

08008a3c <_close_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4d06      	ldr	r5, [pc, #24]	@ (8008a58 <_close_r+0x1c>)
 8008a40:	2300      	movs	r3, #0
 8008a42:	4604      	mov	r4, r0
 8008a44:	4608      	mov	r0, r1
 8008a46:	602b      	str	r3, [r5, #0]
 8008a48:	f7fe ff20 	bl	800788c <_close>
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	d102      	bne.n	8008a56 <_close_r+0x1a>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <_close_r+0x1a>
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	20025ebc 	.word	0x20025ebc

08008a5c <_fstat_r>:
 8008a5c:	b538      	push	{r3, r4, r5, lr}
 8008a5e:	4d07      	ldr	r5, [pc, #28]	@ (8008a7c <_fstat_r+0x20>)
 8008a60:	2300      	movs	r3, #0
 8008a62:	4604      	mov	r4, r0
 8008a64:	4608      	mov	r0, r1
 8008a66:	4611      	mov	r1, r2
 8008a68:	602b      	str	r3, [r5, #0]
 8008a6a:	f7fe ff52 	bl	8007912 <_fstat>
 8008a6e:	1c43      	adds	r3, r0, #1
 8008a70:	d102      	bne.n	8008a78 <_fstat_r+0x1c>
 8008a72:	682b      	ldr	r3, [r5, #0]
 8008a74:	b103      	cbz	r3, 8008a78 <_fstat_r+0x1c>
 8008a76:	6023      	str	r3, [r4, #0]
 8008a78:	bd38      	pop	{r3, r4, r5, pc}
 8008a7a:	bf00      	nop
 8008a7c:	20025ebc 	.word	0x20025ebc

08008a80 <_isatty_r>:
 8008a80:	b538      	push	{r3, r4, r5, lr}
 8008a82:	4d06      	ldr	r5, [pc, #24]	@ (8008a9c <_isatty_r+0x1c>)
 8008a84:	2300      	movs	r3, #0
 8008a86:	4604      	mov	r4, r0
 8008a88:	4608      	mov	r0, r1
 8008a8a:	602b      	str	r3, [r5, #0]
 8008a8c:	f7ff f8a4 	bl	8007bd8 <_isatty>
 8008a90:	1c43      	adds	r3, r0, #1
 8008a92:	d102      	bne.n	8008a9a <_isatty_r+0x1a>
 8008a94:	682b      	ldr	r3, [r5, #0]
 8008a96:	b103      	cbz	r3, 8008a9a <_isatty_r+0x1a>
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	20025ebc 	.word	0x20025ebc

08008aa0 <_lseek_r>:
 8008aa0:	b538      	push	{r3, r4, r5, lr}
 8008aa2:	4d07      	ldr	r5, [pc, #28]	@ (8008ac0 <_lseek_r+0x20>)
 8008aa4:	4604      	mov	r4, r0
 8008aa6:	4608      	mov	r0, r1
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	2200      	movs	r2, #0
 8008aac:	602a      	str	r2, [r5, #0]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	f7fe fead 	bl	800780e <_lseek>
 8008ab4:	1c43      	adds	r3, r0, #1
 8008ab6:	d102      	bne.n	8008abe <_lseek_r+0x1e>
 8008ab8:	682b      	ldr	r3, [r5, #0]
 8008aba:	b103      	cbz	r3, 8008abe <_lseek_r+0x1e>
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	bd38      	pop	{r3, r4, r5, pc}
 8008ac0:	20025ebc 	.word	0x20025ebc

08008ac4 <_read_r>:
 8008ac4:	b538      	push	{r3, r4, r5, lr}
 8008ac6:	4d07      	ldr	r5, [pc, #28]	@ (8008ae4 <_read_r+0x20>)
 8008ac8:	4604      	mov	r4, r0
 8008aca:	4608      	mov	r0, r1
 8008acc:	4611      	mov	r1, r2
 8008ace:	2200      	movs	r2, #0
 8008ad0:	602a      	str	r2, [r5, #0]
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	f7fe fe45 	bl	8007762 <_read>
 8008ad8:	1c43      	adds	r3, r0, #1
 8008ada:	d102      	bne.n	8008ae2 <_read_r+0x1e>
 8008adc:	682b      	ldr	r3, [r5, #0]
 8008ade:	b103      	cbz	r3, 8008ae2 <_read_r+0x1e>
 8008ae0:	6023      	str	r3, [r4, #0]
 8008ae2:	bd38      	pop	{r3, r4, r5, pc}
 8008ae4:	20025ebc 	.word	0x20025ebc

08008ae8 <_sbrk_r>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	4d06      	ldr	r5, [pc, #24]	@ (8008b04 <_sbrk_r+0x1c>)
 8008aec:	2300      	movs	r3, #0
 8008aee:	4604      	mov	r4, r0
 8008af0:	4608      	mov	r0, r1
 8008af2:	602b      	str	r3, [r5, #0]
 8008af4:	f7fa fe9e 	bl	8003834 <_sbrk>
 8008af8:	1c43      	adds	r3, r0, #1
 8008afa:	d102      	bne.n	8008b02 <_sbrk_r+0x1a>
 8008afc:	682b      	ldr	r3, [r5, #0]
 8008afe:	b103      	cbz	r3, 8008b02 <_sbrk_r+0x1a>
 8008b00:	6023      	str	r3, [r4, #0]
 8008b02:	bd38      	pop	{r3, r4, r5, pc}
 8008b04:	20025ebc 	.word	0x20025ebc

08008b08 <_write_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d07      	ldr	r5, [pc, #28]	@ (8008b28 <_write_r+0x20>)
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	4608      	mov	r0, r1
 8008b10:	4611      	mov	r1, r2
 8008b12:	2200      	movs	r2, #0
 8008b14:	602a      	str	r2, [r5, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f7fe fe8b 	bl	8007832 <_write>
 8008b1c:	1c43      	adds	r3, r0, #1
 8008b1e:	d102      	bne.n	8008b26 <_write_r+0x1e>
 8008b20:	682b      	ldr	r3, [r5, #0]
 8008b22:	b103      	cbz	r3, 8008b26 <_write_r+0x1e>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd38      	pop	{r3, r4, r5, pc}
 8008b28:	20025ebc 	.word	0x20025ebc

08008b2c <_free_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4605      	mov	r5, r0
 8008b30:	2900      	cmp	r1, #0
 8008b32:	d041      	beq.n	8008bb8 <_free_r+0x8c>
 8008b34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b38:	1f0c      	subs	r4, r1, #4
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	bfb8      	it	lt
 8008b3e:	18e4      	addlt	r4, r4, r3
 8008b40:	f7ff fe02 	bl	8008748 <__malloc_lock>
 8008b44:	4a1d      	ldr	r2, [pc, #116]	@ (8008bbc <_free_r+0x90>)
 8008b46:	6813      	ldr	r3, [r2, #0]
 8008b48:	b933      	cbnz	r3, 8008b58 <_free_r+0x2c>
 8008b4a:	6063      	str	r3, [r4, #4]
 8008b4c:	6014      	str	r4, [r2, #0]
 8008b4e:	4628      	mov	r0, r5
 8008b50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b54:	f7ff bdfe 	b.w	8008754 <__malloc_unlock>
 8008b58:	42a3      	cmp	r3, r4
 8008b5a:	d908      	bls.n	8008b6e <_free_r+0x42>
 8008b5c:	6820      	ldr	r0, [r4, #0]
 8008b5e:	1821      	adds	r1, r4, r0
 8008b60:	428b      	cmp	r3, r1
 8008b62:	bf01      	itttt	eq
 8008b64:	6819      	ldreq	r1, [r3, #0]
 8008b66:	685b      	ldreq	r3, [r3, #4]
 8008b68:	1809      	addeq	r1, r1, r0
 8008b6a:	6021      	streq	r1, [r4, #0]
 8008b6c:	e7ed      	b.n	8008b4a <_free_r+0x1e>
 8008b6e:	461a      	mov	r2, r3
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	b10b      	cbz	r3, 8008b78 <_free_r+0x4c>
 8008b74:	42a3      	cmp	r3, r4
 8008b76:	d9fa      	bls.n	8008b6e <_free_r+0x42>
 8008b78:	6811      	ldr	r1, [r2, #0]
 8008b7a:	1850      	adds	r0, r2, r1
 8008b7c:	42a0      	cmp	r0, r4
 8008b7e:	d10b      	bne.n	8008b98 <_free_r+0x6c>
 8008b80:	6820      	ldr	r0, [r4, #0]
 8008b82:	4401      	add	r1, r0
 8008b84:	1850      	adds	r0, r2, r1
 8008b86:	4283      	cmp	r3, r0
 8008b88:	6011      	str	r1, [r2, #0]
 8008b8a:	d1e0      	bne.n	8008b4e <_free_r+0x22>
 8008b8c:	6818      	ldr	r0, [r3, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	6053      	str	r3, [r2, #4]
 8008b92:	4408      	add	r0, r1
 8008b94:	6010      	str	r0, [r2, #0]
 8008b96:	e7da      	b.n	8008b4e <_free_r+0x22>
 8008b98:	d902      	bls.n	8008ba0 <_free_r+0x74>
 8008b9a:	230c      	movs	r3, #12
 8008b9c:	602b      	str	r3, [r5, #0]
 8008b9e:	e7d6      	b.n	8008b4e <_free_r+0x22>
 8008ba0:	6820      	ldr	r0, [r4, #0]
 8008ba2:	1821      	adds	r1, r4, r0
 8008ba4:	428b      	cmp	r3, r1
 8008ba6:	bf04      	itt	eq
 8008ba8:	6819      	ldreq	r1, [r3, #0]
 8008baa:	685b      	ldreq	r3, [r3, #4]
 8008bac:	6063      	str	r3, [r4, #4]
 8008bae:	bf04      	itt	eq
 8008bb0:	1809      	addeq	r1, r1, r0
 8008bb2:	6021      	streq	r1, [r4, #0]
 8008bb4:	6054      	str	r4, [r2, #4]
 8008bb6:	e7ca      	b.n	8008b4e <_free_r+0x22>
 8008bb8:	bd38      	pop	{r3, r4, r5, pc}
 8008bba:	bf00      	nop
 8008bbc:	20025eb8 	.word	0x20025eb8

08008bc0 <_init>:
 8008bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bc2:	bf00      	nop
 8008bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bc6:	bc08      	pop	{r3}
 8008bc8:	469e      	mov	lr, r3
 8008bca:	4770      	bx	lr

08008bcc <_fini>:
 8008bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bce:	bf00      	nop
 8008bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bd2:	bc08      	pop	{r3}
 8008bd4:	469e      	mov	lr, r3
 8008bd6:	4770      	bx	lr
