module matrix_addition(
    input clk,
    input reset,
    input start,
    output reg done,
    output reg read_done,
    output [14:0] src1_address,  // Input matrix 1
    input  [15:0] src1_data,
    output [14:0] src2_address,  // Input matrix 2
    input  [15:0] src2_data,
    // output reg [15:0] result_matrix[0:8]  // Output matrix (flattened 3x3 matrix)
);
    reg [1:0] state;
    always(posedge clk) begin
        if (reset) begin
            state <= IDLE;
            index <= 0;
            done <= 0;
        end
        else begin
            2'd0: begin
                if (start) begin
                    state <= READ;
                    index <= 0;
                    done <= 0;
                end
            end
            2'd1: begin
                if()
            end
        end
    end
endmodule