Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 8DCF9D1A553
	for <lists+qemu-devel@lfdr.de>; Tue, 13 Jan 2026 17:39:31 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vfhPw-0002fs-VI; Tue, 13 Jan 2026 11:38:54 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1vfhPc-0002Ty-8i
 for qemu-devel@nongnu.org; Tue, 13 Jan 2026 11:38:35 -0500
Received: from mail-yx1-xb12f.google.com ([2607:f8b0:4864:20::b12f])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1vfhPW-0001ds-ND
 for qemu-devel@nongnu.org; Tue, 13 Jan 2026 11:38:29 -0500
Received: by mail-yx1-xb12f.google.com with SMTP id
 956f58d0204a3-646b8d2431dso6672934d50.2
 for <qemu-devel@nongnu.org>; Tue, 13 Jan 2026 08:38:25 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1768322304; x=1768927104; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=BAWObkOEc0iAoS3YYnimXyZaVGOXoHowNE71d0UoW3g=;
 b=VLhYBRDys8hrNnvEHsddiaesQi4rEnIPxKjUOuoISxvR5JPt8wd0U7mZHlGkqyCwE9
 4PaW10jR6E8HOsm8EEZjpbu7j2ykJBLz8/wHw43AgZrl+yzcQVc8et0GK3Z+07hjXzXO
 lHYTfDIwx2n4fPAIJpp57NEU8jNp5auQztwpG4JmH5w+k86jA449RoW7v58zRQTtF1Re
 nDXjn/gd9BrhKvQQugqdm/DqTPuvghWZSDJLWndYNr38FyQKd5fGDaXOFzwgdRcKZCzC
 j49eFZQ7OXpAI/7c2pij0oJzSV1SF8sDZxSyY1Tj071o14P7yyB4Yj1JAh9g1agyB0Wy
 PxhA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1768322304; x=1768927104;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=BAWObkOEc0iAoS3YYnimXyZaVGOXoHowNE71d0UoW3g=;
 b=XXbjKw6XPahUPLLq/1fafjjmGNnIDzcJWFJanKcqn37hsWhl64nGyBkHw6A/caKBhk
 kgxXKI8hkAmFtGvrNQvEkwQEJ2MItCoOszDNUpB/vTtQgYRArCeLqqwHUJnQnewpzxVa
 s7qxd6IndoHyextebiOkfTxQNXzajt8DdsdIeYVV6PK6kYJ86uyxF5lRi2jvmrNF/bXH
 Y5kwtWdJCe93VC/WI5hLzgIVANIMj8DKlvvSyxjkCGmXC3LFulH2Z3QnLvyVe+qyVwRn
 i/XFlBro6k3Q8Lh8HRDlEq8b/4CFRKpfp26BiI04XT1EeREZKrw2puxMJmL6gwxtQRu6
 O2vw==
X-Gm-Message-State: AOJu0YxwiXI/9qCdJCpUOLZFCZrgeLCpOTe+Gn08Od8LpY+oPZCcSpSj
 S7BeC4UU6qHNC9yzNhpMdaszWi3Da2zAsEpQIBXyEZcTqd50F9VKtn5nrFD71QPCBndq0qNVNvx
 rywgHJuOrsXGWFsrliNYga9NdcwmzmbOsOoqzGie1HA==
X-Gm-Gg: AY/fxX4cbFM/RrF9JK8fLaPWlo8Rg2XTDQt2RmpCOF7IiUqURk1Pf9LzmQRnmozCcgu
 dlmuNXZuJMrX0TTtoUsy930FPd1fCxaZrN/rTSeNsx/L2V41ZOfCzit21xV1P26bWoMVKOiTy69
 nOGP79m8tTuMF//QhmkoQk0hr5YW9keqpkmmSpfo2gr2nsA13uDfljCggohzPSyYFbnv4y7x6XR
 4o2oifBCiXJ7Mehb1jrEtuic3Pp2QW3GJK7/SLWoQ1IzOxnSbSBAI0u9smUuF06NwDlsnLDWqwv
 AVOJcRPmaOppZGL/pRu9x9Q=
X-Google-Smtp-Source: AGHT+IHR5XoIYHIoMwy7aBtXlC81gC2hC1MqeASvttMYvNl8vm200/grEiMAOqjALSLVFM81QhW6fY98ok50GhqwLFU=
X-Received: by 2002:a05:690e:1509:b0:63f:bb53:fe2f with SMTP id
 956f58d0204a3-64716b3aa82mr17815096d50.3.1768322304422; Tue, 13 Jan 2026
 08:38:24 -0800 (PST)
MIME-Version: 1.0
References: <20260108143423.1378674-1-alex.bennee@linaro.org>
 <20260108143423.1378674-5-alex.bennee@linaro.org>
In-Reply-To: <20260108143423.1378674-5-alex.bennee@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 13 Jan 2026 16:38:13 +0000
X-Gm-Features: AZwV_QgiYuHeD4gBnjUGMurGitHFJs9Dycn_rfX_zwekImuGMVUiaQFFfqfpTnY
Message-ID: <CAFEAcA_Y_fTBo_0qg4Lm+7WrMdEown=-RrHHjcsKKE6WRX3eRw@mail.gmail.com>
Subject: Re: [RFC PATCH 04/12] hw/m68k: register a mcf5208evb_cpu_reset handler
To: =?UTF-8?B?QWxleCBCZW5uw6ll?= <alex.bennee@linaro.org>
Cc: qemu-devel@nongnu.org, Aurelien Jarno <aurelien@aurel32.net>, 
 Jiaxun Yang <jiaxun.yang@flygoat.com>,
 Bastian Koppelmann <kbastian@rumtueddeln.de>, 
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>, Zhao Liu <zhao1.liu@intel.com>, 
 Laurent Vivier <laurent@vivier.eu>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 qemu-arm@nongnu.org, Yoshinori Sato <yoshinori.sato@nifty.com>, 
 Yanan Wang <wangyanan55@huawei.com>, Aleksandar Rikalo <arikalo@gmail.com>, 
 Thomas Huth <huth@tuxfamily.org>, Eduardo Habkost <eduardo@habkost.net>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::b12f;
 envelope-from=peter.maydell@linaro.org; helo=mail-yx1-xb12f.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: qemu development <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Thu, 8 Jan 2026 at 14:34, Alex Benn=C3=A9e <alex.bennee@linaro.org> wrot=
e:
>
> It looks like allowing a -kernel to override any firmware setting is
> intentional.
>
> Signed-off-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>
> ---
>  hw/m68k/mcf5208.c | 25 +++++++++++++++++++------
>  1 file changed, 19 insertions(+), 6 deletions(-)
>
> diff --git a/hw/m68k/mcf5208.c b/hw/m68k/mcf5208.c
> index c6d1c5fae9f..5680d516a23 100644
> --- a/hw/m68k/mcf5208.c
> +++ b/hw/m68k/mcf5208.c
> @@ -27,6 +27,7 @@
>  #include "qemu/timer.h"
>  #include "hw/core/ptimer.h"
>  #include "system/system.h"
> +#include "system/reset.h"
>  #include "system/qtest.h"
>  #include "net/net.h"
>  #include "hw/core/boards.h"
> @@ -274,6 +275,20 @@ static void mcf_fec_init(MemoryRegion *sysmem, hwadd=
r base, qemu_irq *irqs)
>      memory_region_add_subregion(sysmem, base, sysbus_mmio_get_region(s, =
0));
>  }
>
> +static void mcf5208evb_cpu_reset(void *opaque)
> +{
> +    M68kCPU *cpu =3D opaque;
> +    CPUM68KState *env =3D &cpu->env;
> +    CPUState *cs =3D CPU(cpu);
> +
> +    cpu_reset(cs);
> +    /* Initialize CPU registers.  */
> +    env->vbr =3D 0;
> +    /* TODO: Configure BARs.  */
> +    env->aregs[7] =3D ldl_phys(cs->as, 0);
> +    env->pc =3D env->reset_pc;
> +}

It looks from my quick skim of the m68k manual like
"on reset, initial PC is read from offset 4, initial
SP is read from offset 0" is part of the architected
CPU reset, not board-specific. Maybe we should model
that inside the CPU reset method? Compare M-profile
Arm, which does basically the same thing in
arm_cpu_reset_hold().

(I really need to look again at whether we can move
that to the reset_exit phase now and drop the awkward
"maybe we need to look at a rom blob" special casing.)

-- PMM

