`include "B_GTME5_QUAD_defines.vh"

reg [`GTME5_QUAD_DATA_SZ-1:0] ATTR [0:`GTME5_QUAD_ADDR_N-1];
reg [`GTME5_QUAD__A_CFG0_SZ-1:0] A_CFG0_REG = A_CFG0;
reg [`GTME5_QUAD__A_CFG1_SZ-1:0] A_CFG1_REG = A_CFG1;
reg [`GTME5_QUAD__A_CFG2_SZ-1:0] A_CFG2_REG = A_CFG2;
reg [`GTME5_QUAD__A_CFG3_SZ-1:0] A_CFG3_REG = A_CFG3;
reg [`GTME5_QUAD__A_CFG4_SZ-1:0] A_CFG4_REG = A_CFG4;
reg [`GTME5_QUAD__A_CFG5_SZ-1:0] A_CFG5_REG = A_CFG5;
reg [`GTME5_QUAD__CH0_CHCLK_CFG0_SZ-1:0] CH0_CHCLK_CFG0_REG = CH0_CHCLK_CFG0;
reg [`GTME5_QUAD__CH0_CHCLK_CFG1_SZ-1:0] CH0_CHCLK_CFG1_REG = CH0_CHCLK_CFG1;
reg [`GTME5_QUAD__CH0_CHCLK_CFG2_SZ-1:0] CH0_CHCLK_CFG2_REG = CH0_CHCLK_CFG2;
reg [`GTME5_QUAD__CH0_CHCLK_CFG3_SZ-1:0] CH0_CHCLK_CFG3_REG = CH0_CHCLK_CFG3;
reg [`GTME5_QUAD__CH0_CHCLK_CFG4_SZ-1:0] CH0_CHCLK_CFG4_REG = CH0_CHCLK_CFG4;
reg [`GTME5_QUAD__CH0_CHCLK_CFG5_SZ-1:0] CH0_CHCLK_CFG5_REG = CH0_CHCLK_CFG5;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG0_SZ-1:0] CH0_EYESCAN_CFG0_REG = CH0_EYESCAN_CFG0;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG1_SZ-1:0] CH0_EYESCAN_CFG1_REG = CH0_EYESCAN_CFG1;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG2_SZ-1:0] CH0_EYESCAN_CFG2_REG = CH0_EYESCAN_CFG2;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG3_SZ-1:0] CH0_EYESCAN_CFG3_REG = CH0_EYESCAN_CFG3;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG4_SZ-1:0] CH0_EYESCAN_CFG4_REG = CH0_EYESCAN_CFG4;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG5_SZ-1:0] CH0_EYESCAN_CFG5_REG = CH0_EYESCAN_CFG5;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG6_SZ-1:0] CH0_EYESCAN_CFG6_REG = CH0_EYESCAN_CFG6;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG7_SZ-1:0] CH0_EYESCAN_CFG7_REG = CH0_EYESCAN_CFG7;
reg [`GTME5_QUAD__CH0_EYESCAN_CFG8_SZ-1:0] CH0_EYESCAN_CFG8_REG = CH0_EYESCAN_CFG8;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG0_SZ-1:0] CH0_FABRIC_INTF_CFG0_REG = CH0_FABRIC_INTF_CFG0;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG1_SZ-1:0] CH0_FABRIC_INTF_CFG1_REG = CH0_FABRIC_INTF_CFG1;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG2_SZ-1:0] CH0_FABRIC_INTF_CFG2_REG = CH0_FABRIC_INTF_CFG2;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG3_SZ-1:0] CH0_FABRIC_INTF_CFG3_REG = CH0_FABRIC_INTF_CFG3;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG4_SZ-1:0] CH0_FABRIC_INTF_CFG4_REG = CH0_FABRIC_INTF_CFG4;
reg [`GTME5_QUAD__CH0_FABRIC_INTF_CFG5_SZ-1:0] CH0_FABRIC_INTF_CFG5_REG = CH0_FABRIC_INTF_CFG5;
reg CH0_INSTANTIATED_REG = CH0_INSTANTIATED;
reg [`GTME5_QUAD__CH0_MONITOR_CFG0_SZ-1:0] CH0_MONITOR_CFG0_REG = CH0_MONITOR_CFG0;
reg [`GTME5_QUAD__CH0_PMA_MISC_CFG0_SZ-1:0] CH0_PMA_MISC_CFG0_REG = CH0_PMA_MISC_CFG0;
reg [`GTME5_QUAD__CH0_RESET_BYP_HDSHK_CFG_SZ-1:0] CH0_RESET_BYP_HDSHK_CFG_REG = CH0_RESET_BYP_HDSHK_CFG;
reg [`GTME5_QUAD__CH0_RESET_CFG_SZ-1:0] CH0_RESET_CFG_REG = CH0_RESET_CFG;
reg [`GTME5_QUAD__CH0_RESET_LOOPER_ID_CFG_SZ-1:0] CH0_RESET_LOOPER_ID_CFG_REG = CH0_RESET_LOOPER_ID_CFG;
reg [`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG0_SZ-1:0] CH0_RESET_LOOP_ID_CFG0_REG = CH0_RESET_LOOP_ID_CFG0;
reg [`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG1_SZ-1:0] CH0_RESET_LOOP_ID_CFG1_REG = CH0_RESET_LOOP_ID_CFG1;
reg [`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG2_SZ-1:0] CH0_RESET_LOOP_ID_CFG2_REG = CH0_RESET_LOOP_ID_CFG2;
reg [`GTME5_QUAD__CH0_RESET_TIME_CFG0_SZ-1:0] CH0_RESET_TIME_CFG0_REG = CH0_RESET_TIME_CFG0;
reg [`GTME5_QUAD__CH0_RESET_TIME_CFG1_SZ-1:0] CH0_RESET_TIME_CFG1_REG = CH0_RESET_TIME_CFG1;
reg [`GTME5_QUAD__CH0_RESET_TIME_CFG2_SZ-1:0] CH0_RESET_TIME_CFG2_REG = CH0_RESET_TIME_CFG2;
reg [`GTME5_QUAD__CH0_RESET_TIME_CFG3_SZ-1:0] CH0_RESET_TIME_CFG3_REG = CH0_RESET_TIME_CFG3;
real CH0_RXOUTCLK_FREQ_REG = CH0_RXOUTCLK_FREQ;
real CH0_RXOUTCLK_REF_FREQ_REG = CH0_RXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH0_RXOUTCLK_REF_SOURCE_SZ:1] CH0_RXOUTCLK_REF_SOURCE_REG = CH0_RXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH0_RX_APT_CFG0_SZ-1:0] CH0_RX_APT_CFG0_REG = CH0_RX_APT_CFG0;
reg [`GTME5_QUAD__CH0_RX_APT_CFG1_SZ-1:0] CH0_RX_APT_CFG1_REG = CH0_RX_APT_CFG1;
reg [`GTME5_QUAD__CH0_RX_APT_CFG10_SZ-1:0] CH0_RX_APT_CFG10_REG = CH0_RX_APT_CFG10;
reg [`GTME5_QUAD__CH0_RX_APT_CFG11_SZ-1:0] CH0_RX_APT_CFG11_REG = CH0_RX_APT_CFG11;
reg [`GTME5_QUAD__CH0_RX_APT_CFG12_SZ-1:0] CH0_RX_APT_CFG12_REG = CH0_RX_APT_CFG12;
reg [`GTME5_QUAD__CH0_RX_APT_CFG13_SZ-1:0] CH0_RX_APT_CFG13_REG = CH0_RX_APT_CFG13;
reg [`GTME5_QUAD__CH0_RX_APT_CFG14_SZ-1:0] CH0_RX_APT_CFG14_REG = CH0_RX_APT_CFG14;
reg [`GTME5_QUAD__CH0_RX_APT_CFG15_SZ-1:0] CH0_RX_APT_CFG15_REG = CH0_RX_APT_CFG15;
reg [`GTME5_QUAD__CH0_RX_APT_CFG16_SZ-1:0] CH0_RX_APT_CFG16_REG = CH0_RX_APT_CFG16;
reg [`GTME5_QUAD__CH0_RX_APT_CFG17_SZ-1:0] CH0_RX_APT_CFG17_REG = CH0_RX_APT_CFG17;
reg [`GTME5_QUAD__CH0_RX_APT_CFG18_SZ-1:0] CH0_RX_APT_CFG18_REG = CH0_RX_APT_CFG18;
reg [`GTME5_QUAD__CH0_RX_APT_CFG19_SZ-1:0] CH0_RX_APT_CFG19_REG = CH0_RX_APT_CFG19;
reg [`GTME5_QUAD__CH0_RX_APT_CFG2_SZ-1:0] CH0_RX_APT_CFG2_REG = CH0_RX_APT_CFG2;
reg [`GTME5_QUAD__CH0_RX_APT_CFG20_SZ-1:0] CH0_RX_APT_CFG20_REG = CH0_RX_APT_CFG20;
reg [`GTME5_QUAD__CH0_RX_APT_CFG21_SZ-1:0] CH0_RX_APT_CFG21_REG = CH0_RX_APT_CFG21;
reg [`GTME5_QUAD__CH0_RX_APT_CFG22_SZ-1:0] CH0_RX_APT_CFG22_REG = CH0_RX_APT_CFG22;
reg [`GTME5_QUAD__CH0_RX_APT_CFG23_SZ-1:0] CH0_RX_APT_CFG23_REG = CH0_RX_APT_CFG23;
reg [`GTME5_QUAD__CH0_RX_APT_CFG24_SZ-1:0] CH0_RX_APT_CFG24_REG = CH0_RX_APT_CFG24;
reg [`GTME5_QUAD__CH0_RX_APT_CFG25_SZ-1:0] CH0_RX_APT_CFG25_REG = CH0_RX_APT_CFG25;
reg [`GTME5_QUAD__CH0_RX_APT_CFG26_SZ-1:0] CH0_RX_APT_CFG26_REG = CH0_RX_APT_CFG26;
reg [`GTME5_QUAD__CH0_RX_APT_CFG27_SZ-1:0] CH0_RX_APT_CFG27_REG = CH0_RX_APT_CFG27;
reg [`GTME5_QUAD__CH0_RX_APT_CFG28_SZ-1:0] CH0_RX_APT_CFG28_REG = CH0_RX_APT_CFG28;
reg [`GTME5_QUAD__CH0_RX_APT_CFG29_SZ-1:0] CH0_RX_APT_CFG29_REG = CH0_RX_APT_CFG29;
reg [`GTME5_QUAD__CH0_RX_APT_CFG3_SZ-1:0] CH0_RX_APT_CFG3_REG = CH0_RX_APT_CFG3;
reg [`GTME5_QUAD__CH0_RX_APT_CFG30_SZ-1:0] CH0_RX_APT_CFG30_REG = CH0_RX_APT_CFG30;
reg [`GTME5_QUAD__CH0_RX_APT_CFG31_SZ-1:0] CH0_RX_APT_CFG31_REG = CH0_RX_APT_CFG31;
reg [`GTME5_QUAD__CH0_RX_APT_CFG32_SZ-1:0] CH0_RX_APT_CFG32_REG = CH0_RX_APT_CFG32;
reg [`GTME5_QUAD__CH0_RX_APT_CFG33_SZ-1:0] CH0_RX_APT_CFG33_REG = CH0_RX_APT_CFG33;
reg [`GTME5_QUAD__CH0_RX_APT_CFG34_SZ-1:0] CH0_RX_APT_CFG34_REG = CH0_RX_APT_CFG34;
reg [`GTME5_QUAD__CH0_RX_APT_CFG35_SZ-1:0] CH0_RX_APT_CFG35_REG = CH0_RX_APT_CFG35;
reg [`GTME5_QUAD__CH0_RX_APT_CFG36_SZ-1:0] CH0_RX_APT_CFG36_REG = CH0_RX_APT_CFG36;
reg [`GTME5_QUAD__CH0_RX_APT_CFG37_SZ-1:0] CH0_RX_APT_CFG37_REG = CH0_RX_APT_CFG37;
reg [`GTME5_QUAD__CH0_RX_APT_CFG38_SZ-1:0] CH0_RX_APT_CFG38_REG = CH0_RX_APT_CFG38;
reg [`GTME5_QUAD__CH0_RX_APT_CFG39_SZ-1:0] CH0_RX_APT_CFG39_REG = CH0_RX_APT_CFG39;
reg [`GTME5_QUAD__CH0_RX_APT_CFG4_SZ-1:0] CH0_RX_APT_CFG4_REG = CH0_RX_APT_CFG4;
reg [`GTME5_QUAD__CH0_RX_APT_CFG40_SZ-1:0] CH0_RX_APT_CFG40_REG = CH0_RX_APT_CFG40;
reg [`GTME5_QUAD__CH0_RX_APT_CFG41_SZ-1:0] CH0_RX_APT_CFG41_REG = CH0_RX_APT_CFG41;
reg [`GTME5_QUAD__CH0_RX_APT_CFG42_SZ-1:0] CH0_RX_APT_CFG42_REG = CH0_RX_APT_CFG42;
reg [`GTME5_QUAD__CH0_RX_APT_CFG43_SZ-1:0] CH0_RX_APT_CFG43_REG = CH0_RX_APT_CFG43;
reg [`GTME5_QUAD__CH0_RX_APT_CFG44_SZ-1:0] CH0_RX_APT_CFG44_REG = CH0_RX_APT_CFG44;
reg [`GTME5_QUAD__CH0_RX_APT_CFG45_SZ-1:0] CH0_RX_APT_CFG45_REG = CH0_RX_APT_CFG45;
reg [`GTME5_QUAD__CH0_RX_APT_CFG46_SZ-1:0] CH0_RX_APT_CFG46_REG = CH0_RX_APT_CFG46;
reg [`GTME5_QUAD__CH0_RX_APT_CFG47_SZ-1:0] CH0_RX_APT_CFG47_REG = CH0_RX_APT_CFG47;
reg [`GTME5_QUAD__CH0_RX_APT_CFG48_SZ-1:0] CH0_RX_APT_CFG48_REG = CH0_RX_APT_CFG48;
reg [`GTME5_QUAD__CH0_RX_APT_CFG49_SZ-1:0] CH0_RX_APT_CFG49_REG = CH0_RX_APT_CFG49;
reg [`GTME5_QUAD__CH0_RX_APT_CFG5_SZ-1:0] CH0_RX_APT_CFG5_REG = CH0_RX_APT_CFG5;
reg [`GTME5_QUAD__CH0_RX_APT_CFG50_SZ-1:0] CH0_RX_APT_CFG50_REG = CH0_RX_APT_CFG50;
reg [`GTME5_QUAD__CH0_RX_APT_CFG51_SZ-1:0] CH0_RX_APT_CFG51_REG = CH0_RX_APT_CFG51;
reg [`GTME5_QUAD__CH0_RX_APT_CFG52_SZ-1:0] CH0_RX_APT_CFG52_REG = CH0_RX_APT_CFG52;
reg [`GTME5_QUAD__CH0_RX_APT_CFG53_SZ-1:0] CH0_RX_APT_CFG53_REG = CH0_RX_APT_CFG53;
reg [`GTME5_QUAD__CH0_RX_APT_CFG54_SZ-1:0] CH0_RX_APT_CFG54_REG = CH0_RX_APT_CFG54;
reg [`GTME5_QUAD__CH0_RX_APT_CFG55_SZ-1:0] CH0_RX_APT_CFG55_REG = CH0_RX_APT_CFG55;
reg [`GTME5_QUAD__CH0_RX_APT_CFG56_SZ-1:0] CH0_RX_APT_CFG56_REG = CH0_RX_APT_CFG56;
reg [`GTME5_QUAD__CH0_RX_APT_CFG57_SZ-1:0] CH0_RX_APT_CFG57_REG = CH0_RX_APT_CFG57;
reg [`GTME5_QUAD__CH0_RX_APT_CFG58_SZ-1:0] CH0_RX_APT_CFG58_REG = CH0_RX_APT_CFG58;
reg [`GTME5_QUAD__CH0_RX_APT_CFG6_SZ-1:0] CH0_RX_APT_CFG6_REG = CH0_RX_APT_CFG6;
reg [`GTME5_QUAD__CH0_RX_APT_CFG7_SZ-1:0] CH0_RX_APT_CFG7_REG = CH0_RX_APT_CFG7;
reg [`GTME5_QUAD__CH0_RX_APT_CFG8_SZ-1:0] CH0_RX_APT_CFG8_REG = CH0_RX_APT_CFG8;
reg [`GTME5_QUAD__CH0_RX_APT_CFG9_SZ-1:0] CH0_RX_APT_CFG9_REG = CH0_RX_APT_CFG9;
reg [`GTME5_QUAD__CH0_RX_CAL_CFG0_SZ-1:0] CH0_RX_CAL_CFG0_REG = CH0_RX_CAL_CFG0;
reg [`GTME5_QUAD__CH0_RX_CAL_CFG1_SZ-1:0] CH0_RX_CAL_CFG1_REG = CH0_RX_CAL_CFG1;
reg [`GTME5_QUAD__CH0_RX_CAL_CFG2_SZ-1:0] CH0_RX_CAL_CFG2_REG = CH0_RX_CAL_CFG2;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG0_SZ-1:0] CH0_RX_CDR_CFG0_REG = CH0_RX_CDR_CFG0;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG1_SZ-1:0] CH0_RX_CDR_CFG1_REG = CH0_RX_CDR_CFG1;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG2_SZ-1:0] CH0_RX_CDR_CFG2_REG = CH0_RX_CDR_CFG2;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG3_SZ-1:0] CH0_RX_CDR_CFG3_REG = CH0_RX_CDR_CFG3;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG4_SZ-1:0] CH0_RX_CDR_CFG4_REG = CH0_RX_CDR_CFG4;
reg [`GTME5_QUAD__CH0_RX_CDR_CFG5_SZ-1:0] CH0_RX_CDR_CFG5_REG = CH0_RX_CDR_CFG5;
reg [`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG0_SZ-1:0] CH0_RX_CTLE_ADC_CFG0_REG = CH0_RX_CTLE_ADC_CFG0;
reg [`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG1_SZ-1:0] CH0_RX_CTLE_ADC_CFG1_REG = CH0_RX_CTLE_ADC_CFG1;
reg [`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG2_SZ-1:0] CH0_RX_CTLE_ADC_CFG2_REG = CH0_RX_CTLE_ADC_CFG2;
reg [`GTME5_QUAD__CH0_RX_CTLE_HF_CFG0_SZ-1:0] CH0_RX_CTLE_HF_CFG0_REG = CH0_RX_CTLE_HF_CFG0;
reg [`GTME5_QUAD__CH0_RX_CTLE_HF_CFG1_SZ-1:0] CH0_RX_CTLE_HF_CFG1_REG = CH0_RX_CTLE_HF_CFG1;
reg [`GTME5_QUAD__CH0_RX_DSP_CFG0_SZ-1:0] CH0_RX_DSP_CFG0_REG = CH0_RX_DSP_CFG0;
reg [`GTME5_QUAD__CH0_RX_DSP_CFG1_SZ-1:0] CH0_RX_DSP_CFG1_REG = CH0_RX_DSP_CFG1;
reg [`GTME5_QUAD__CH0_RX_MISC_CFG1_SZ-1:0] CH0_RX_MISC_CFG1_REG = CH0_RX_MISC_CFG1;
reg [`GTME5_QUAD__CH0_RX_PAD_CFG0_SZ-1:0] CH0_RX_PAD_CFG0_REG = CH0_RX_PAD_CFG0;
reg [`GTME5_QUAD__CH0_RX_PAD_CFG1_SZ-1:0] CH0_RX_PAD_CFG1_REG = CH0_RX_PAD_CFG1;
reg [`GTME5_QUAD__CH0_RX_PCS_CFG0_SZ-1:0] CH0_RX_PCS_CFG0_REG = CH0_RX_PCS_CFG0;
reg [`GTME5_QUAD__CH0_RX_PCS_CFG1_SZ-1:0] CH0_RX_PCS_CFG1_REG = CH0_RX_PCS_CFG1;
reg [`GTME5_QUAD__CH0_RX_RSV_CFG0_SZ-1:0] CH0_RX_RSV_CFG0_REG = CH0_RX_RSV_CFG0;
reg [`GTME5_QUAD__CH0_RX_RSV_CFG1_SZ-1:0] CH0_RX_RSV_CFG1_REG = CH0_RX_RSV_CFG1;
reg [`GTME5_QUAD__CH0_RX_SPARE_CFG0_SZ-1:0] CH0_RX_SPARE_CFG0_REG = CH0_RX_SPARE_CFG0;
reg [`GTME5_QUAD__CH0_SIM_MODE_SZ:1] CH0_SIM_MODE_REG = CH0_SIM_MODE;
reg [`GTME5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS_SZ:1] CH0_SIM_RECEIVER_DETECT_PASS_REG = CH0_SIM_RECEIVER_DETECT_PASS;
reg [`GTME5_QUAD__CH0_SIM_RESET_SPEEDUP_SZ:1] CH0_SIM_RESET_SPEEDUP_REG = CH0_SIM_RESET_SPEEDUP;
real CH0_TXOUTCLK_FREQ_REG = CH0_TXOUTCLK_FREQ;
real CH0_TXOUTCLK_REF_FREQ_REG = CH0_TXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH0_TXOUTCLK_REF_SOURCE_SZ:1] CH0_TXOUTCLK_REF_SOURCE_REG = CH0_TXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH0_TX_CAL_CFG0_SZ-1:0] CH0_TX_CAL_CFG0_REG = CH0_TX_CAL_CFG0;
reg [`GTME5_QUAD__CH0_TX_CAL_CFG1_SZ-1:0] CH0_TX_CAL_CFG1_REG = CH0_TX_CAL_CFG1;
reg [`GTME5_QUAD__CH0_TX_CAL_CFG2_SZ-1:0] CH0_TX_CAL_CFG2_REG = CH0_TX_CAL_CFG2;
reg [`GTME5_QUAD__CH0_TX_CTRL_CFG0_SZ-1:0] CH0_TX_CTRL_CFG0_REG = CH0_TX_CTRL_CFG0;
reg [`GTME5_QUAD__CH0_TX_CTRL_CFG1_SZ-1:0] CH0_TX_CTRL_CFG1_REG = CH0_TX_CTRL_CFG1;
reg [`GTME5_QUAD__CH0_TX_CTRL_CFG2_SZ-1:0] CH0_TX_CTRL_CFG2_REG = CH0_TX_CTRL_CFG2;
reg [`GTME5_QUAD__CH0_TX_CTRL_CFG3_SZ-1:0] CH0_TX_CTRL_CFG3_REG = CH0_TX_CTRL_CFG3;
reg [`GTME5_QUAD__CH0_TX_MISC_CFG0_SZ-1:0] CH0_TX_MISC_CFG0_REG = CH0_TX_MISC_CFG0;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG0_SZ-1:0] CH0_TX_PCS_CFG0_REG = CH0_TX_PCS_CFG0;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG1_SZ-1:0] CH0_TX_PCS_CFG1_REG = CH0_TX_PCS_CFG1;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG2_SZ-1:0] CH0_TX_PCS_CFG2_REG = CH0_TX_PCS_CFG2;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG3_SZ-1:0] CH0_TX_PCS_CFG3_REG = CH0_TX_PCS_CFG3;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG4_SZ-1:0] CH0_TX_PCS_CFG4_REG = CH0_TX_PCS_CFG4;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG5_SZ-1:0] CH0_TX_PCS_CFG5_REG = CH0_TX_PCS_CFG5;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG6_SZ-1:0] CH0_TX_PCS_CFG6_REG = CH0_TX_PCS_CFG6;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG7_SZ-1:0] CH0_TX_PCS_CFG7_REG = CH0_TX_PCS_CFG7;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG8_SZ-1:0] CH0_TX_PCS_CFG8_REG = CH0_TX_PCS_CFG8;
reg [`GTME5_QUAD__CH0_TX_PCS_CFG9_SZ-1:0] CH0_TX_PCS_CFG9_REG = CH0_TX_PCS_CFG9;
reg [`GTME5_QUAD__CH1_CHCLK_CFG0_SZ-1:0] CH1_CHCLK_CFG0_REG = CH1_CHCLK_CFG0;
reg [`GTME5_QUAD__CH1_CHCLK_CFG1_SZ-1:0] CH1_CHCLK_CFG1_REG = CH1_CHCLK_CFG1;
reg [`GTME5_QUAD__CH1_CHCLK_CFG2_SZ-1:0] CH1_CHCLK_CFG2_REG = CH1_CHCLK_CFG2;
reg [`GTME5_QUAD__CH1_CHCLK_CFG3_SZ-1:0] CH1_CHCLK_CFG3_REG = CH1_CHCLK_CFG3;
reg [`GTME5_QUAD__CH1_CHCLK_CFG4_SZ-1:0] CH1_CHCLK_CFG4_REG = CH1_CHCLK_CFG4;
reg [`GTME5_QUAD__CH1_CHCLK_CFG5_SZ-1:0] CH1_CHCLK_CFG5_REG = CH1_CHCLK_CFG5;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG0_SZ-1:0] CH1_EYESCAN_CFG0_REG = CH1_EYESCAN_CFG0;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG1_SZ-1:0] CH1_EYESCAN_CFG1_REG = CH1_EYESCAN_CFG1;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG2_SZ-1:0] CH1_EYESCAN_CFG2_REG = CH1_EYESCAN_CFG2;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG3_SZ-1:0] CH1_EYESCAN_CFG3_REG = CH1_EYESCAN_CFG3;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG4_SZ-1:0] CH1_EYESCAN_CFG4_REG = CH1_EYESCAN_CFG4;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG5_SZ-1:0] CH1_EYESCAN_CFG5_REG = CH1_EYESCAN_CFG5;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG6_SZ-1:0] CH1_EYESCAN_CFG6_REG = CH1_EYESCAN_CFG6;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG7_SZ-1:0] CH1_EYESCAN_CFG7_REG = CH1_EYESCAN_CFG7;
reg [`GTME5_QUAD__CH1_EYESCAN_CFG8_SZ-1:0] CH1_EYESCAN_CFG8_REG = CH1_EYESCAN_CFG8;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG0_SZ-1:0] CH1_FABRIC_INTF_CFG0_REG = CH1_FABRIC_INTF_CFG0;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG1_SZ-1:0] CH1_FABRIC_INTF_CFG1_REG = CH1_FABRIC_INTF_CFG1;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG2_SZ-1:0] CH1_FABRIC_INTF_CFG2_REG = CH1_FABRIC_INTF_CFG2;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG3_SZ-1:0] CH1_FABRIC_INTF_CFG3_REG = CH1_FABRIC_INTF_CFG3;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG4_SZ-1:0] CH1_FABRIC_INTF_CFG4_REG = CH1_FABRIC_INTF_CFG4;
reg [`GTME5_QUAD__CH1_FABRIC_INTF_CFG5_SZ-1:0] CH1_FABRIC_INTF_CFG5_REG = CH1_FABRIC_INTF_CFG5;
reg CH1_INSTANTIATED_REG = CH1_INSTANTIATED;
reg [`GTME5_QUAD__CH1_MONITOR_CFG0_SZ-1:0] CH1_MONITOR_CFG0_REG = CH1_MONITOR_CFG0;
reg [`GTME5_QUAD__CH1_PMA_MISC_CFG0_SZ-1:0] CH1_PMA_MISC_CFG0_REG = CH1_PMA_MISC_CFG0;
reg [`GTME5_QUAD__CH1_RESET_BYP_HDSHK_CFG_SZ-1:0] CH1_RESET_BYP_HDSHK_CFG_REG = CH1_RESET_BYP_HDSHK_CFG;
reg [`GTME5_QUAD__CH1_RESET_CFG_SZ-1:0] CH1_RESET_CFG_REG = CH1_RESET_CFG;
reg [`GTME5_QUAD__CH1_RESET_LOOPER_ID_CFG_SZ-1:0] CH1_RESET_LOOPER_ID_CFG_REG = CH1_RESET_LOOPER_ID_CFG;
reg [`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG0_SZ-1:0] CH1_RESET_LOOP_ID_CFG0_REG = CH1_RESET_LOOP_ID_CFG0;
reg [`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG1_SZ-1:0] CH1_RESET_LOOP_ID_CFG1_REG = CH1_RESET_LOOP_ID_CFG1;
reg [`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG2_SZ-1:0] CH1_RESET_LOOP_ID_CFG2_REG = CH1_RESET_LOOP_ID_CFG2;
reg [`GTME5_QUAD__CH1_RESET_TIME_CFG0_SZ-1:0] CH1_RESET_TIME_CFG0_REG = CH1_RESET_TIME_CFG0;
reg [`GTME5_QUAD__CH1_RESET_TIME_CFG1_SZ-1:0] CH1_RESET_TIME_CFG1_REG = CH1_RESET_TIME_CFG1;
reg [`GTME5_QUAD__CH1_RESET_TIME_CFG2_SZ-1:0] CH1_RESET_TIME_CFG2_REG = CH1_RESET_TIME_CFG2;
reg [`GTME5_QUAD__CH1_RESET_TIME_CFG3_SZ-1:0] CH1_RESET_TIME_CFG3_REG = CH1_RESET_TIME_CFG3;
real CH1_RXOUTCLK_FREQ_REG = CH1_RXOUTCLK_FREQ;
real CH1_RXOUTCLK_REF_FREQ_REG = CH1_RXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH1_RXOUTCLK_REF_SOURCE_SZ:1] CH1_RXOUTCLK_REF_SOURCE_REG = CH1_RXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH1_RX_APT_CFG0_SZ-1:0] CH1_RX_APT_CFG0_REG = CH1_RX_APT_CFG0;
reg [`GTME5_QUAD__CH1_RX_APT_CFG1_SZ-1:0] CH1_RX_APT_CFG1_REG = CH1_RX_APT_CFG1;
reg [`GTME5_QUAD__CH1_RX_APT_CFG10_SZ-1:0] CH1_RX_APT_CFG10_REG = CH1_RX_APT_CFG10;
reg [`GTME5_QUAD__CH1_RX_APT_CFG11_SZ-1:0] CH1_RX_APT_CFG11_REG = CH1_RX_APT_CFG11;
reg [`GTME5_QUAD__CH1_RX_APT_CFG12_SZ-1:0] CH1_RX_APT_CFG12_REG = CH1_RX_APT_CFG12;
reg [`GTME5_QUAD__CH1_RX_APT_CFG13_SZ-1:0] CH1_RX_APT_CFG13_REG = CH1_RX_APT_CFG13;
reg [`GTME5_QUAD__CH1_RX_APT_CFG14_SZ-1:0] CH1_RX_APT_CFG14_REG = CH1_RX_APT_CFG14;
reg [`GTME5_QUAD__CH1_RX_APT_CFG15_SZ-1:0] CH1_RX_APT_CFG15_REG = CH1_RX_APT_CFG15;
reg [`GTME5_QUAD__CH1_RX_APT_CFG16_SZ-1:0] CH1_RX_APT_CFG16_REG = CH1_RX_APT_CFG16;
reg [`GTME5_QUAD__CH1_RX_APT_CFG17_SZ-1:0] CH1_RX_APT_CFG17_REG = CH1_RX_APT_CFG17;
reg [`GTME5_QUAD__CH1_RX_APT_CFG18_SZ-1:0] CH1_RX_APT_CFG18_REG = CH1_RX_APT_CFG18;
reg [`GTME5_QUAD__CH1_RX_APT_CFG19_SZ-1:0] CH1_RX_APT_CFG19_REG = CH1_RX_APT_CFG19;
reg [`GTME5_QUAD__CH1_RX_APT_CFG2_SZ-1:0] CH1_RX_APT_CFG2_REG = CH1_RX_APT_CFG2;
reg [`GTME5_QUAD__CH1_RX_APT_CFG20_SZ-1:0] CH1_RX_APT_CFG20_REG = CH1_RX_APT_CFG20;
reg [`GTME5_QUAD__CH1_RX_APT_CFG21_SZ-1:0] CH1_RX_APT_CFG21_REG = CH1_RX_APT_CFG21;
reg [`GTME5_QUAD__CH1_RX_APT_CFG22_SZ-1:0] CH1_RX_APT_CFG22_REG = CH1_RX_APT_CFG22;
reg [`GTME5_QUAD__CH1_RX_APT_CFG23_SZ-1:0] CH1_RX_APT_CFG23_REG = CH1_RX_APT_CFG23;
reg [`GTME5_QUAD__CH1_RX_APT_CFG24_SZ-1:0] CH1_RX_APT_CFG24_REG = CH1_RX_APT_CFG24;
reg [`GTME5_QUAD__CH1_RX_APT_CFG25_SZ-1:0] CH1_RX_APT_CFG25_REG = CH1_RX_APT_CFG25;
reg [`GTME5_QUAD__CH1_RX_APT_CFG26_SZ-1:0] CH1_RX_APT_CFG26_REG = CH1_RX_APT_CFG26;
reg [`GTME5_QUAD__CH1_RX_APT_CFG27_SZ-1:0] CH1_RX_APT_CFG27_REG = CH1_RX_APT_CFG27;
reg [`GTME5_QUAD__CH1_RX_APT_CFG28_SZ-1:0] CH1_RX_APT_CFG28_REG = CH1_RX_APT_CFG28;
reg [`GTME5_QUAD__CH1_RX_APT_CFG29_SZ-1:0] CH1_RX_APT_CFG29_REG = CH1_RX_APT_CFG29;
reg [`GTME5_QUAD__CH1_RX_APT_CFG3_SZ-1:0] CH1_RX_APT_CFG3_REG = CH1_RX_APT_CFG3;
reg [`GTME5_QUAD__CH1_RX_APT_CFG30_SZ-1:0] CH1_RX_APT_CFG30_REG = CH1_RX_APT_CFG30;
reg [`GTME5_QUAD__CH1_RX_APT_CFG31_SZ-1:0] CH1_RX_APT_CFG31_REG = CH1_RX_APT_CFG31;
reg [`GTME5_QUAD__CH1_RX_APT_CFG32_SZ-1:0] CH1_RX_APT_CFG32_REG = CH1_RX_APT_CFG32;
reg [`GTME5_QUAD__CH1_RX_APT_CFG33_SZ-1:0] CH1_RX_APT_CFG33_REG = CH1_RX_APT_CFG33;
reg [`GTME5_QUAD__CH1_RX_APT_CFG34_SZ-1:0] CH1_RX_APT_CFG34_REG = CH1_RX_APT_CFG34;
reg [`GTME5_QUAD__CH1_RX_APT_CFG35_SZ-1:0] CH1_RX_APT_CFG35_REG = CH1_RX_APT_CFG35;
reg [`GTME5_QUAD__CH1_RX_APT_CFG36_SZ-1:0] CH1_RX_APT_CFG36_REG = CH1_RX_APT_CFG36;
reg [`GTME5_QUAD__CH1_RX_APT_CFG37_SZ-1:0] CH1_RX_APT_CFG37_REG = CH1_RX_APT_CFG37;
reg [`GTME5_QUAD__CH1_RX_APT_CFG38_SZ-1:0] CH1_RX_APT_CFG38_REG = CH1_RX_APT_CFG38;
reg [`GTME5_QUAD__CH1_RX_APT_CFG39_SZ-1:0] CH1_RX_APT_CFG39_REG = CH1_RX_APT_CFG39;
reg [`GTME5_QUAD__CH1_RX_APT_CFG4_SZ-1:0] CH1_RX_APT_CFG4_REG = CH1_RX_APT_CFG4;
reg [`GTME5_QUAD__CH1_RX_APT_CFG40_SZ-1:0] CH1_RX_APT_CFG40_REG = CH1_RX_APT_CFG40;
reg [`GTME5_QUAD__CH1_RX_APT_CFG41_SZ-1:0] CH1_RX_APT_CFG41_REG = CH1_RX_APT_CFG41;
reg [`GTME5_QUAD__CH1_RX_APT_CFG42_SZ-1:0] CH1_RX_APT_CFG42_REG = CH1_RX_APT_CFG42;
reg [`GTME5_QUAD__CH1_RX_APT_CFG43_SZ-1:0] CH1_RX_APT_CFG43_REG = CH1_RX_APT_CFG43;
reg [`GTME5_QUAD__CH1_RX_APT_CFG44_SZ-1:0] CH1_RX_APT_CFG44_REG = CH1_RX_APT_CFG44;
reg [`GTME5_QUAD__CH1_RX_APT_CFG45_SZ-1:0] CH1_RX_APT_CFG45_REG = CH1_RX_APT_CFG45;
reg [`GTME5_QUAD__CH1_RX_APT_CFG46_SZ-1:0] CH1_RX_APT_CFG46_REG = CH1_RX_APT_CFG46;
reg [`GTME5_QUAD__CH1_RX_APT_CFG47_SZ-1:0] CH1_RX_APT_CFG47_REG = CH1_RX_APT_CFG47;
reg [`GTME5_QUAD__CH1_RX_APT_CFG48_SZ-1:0] CH1_RX_APT_CFG48_REG = CH1_RX_APT_CFG48;
reg [`GTME5_QUAD__CH1_RX_APT_CFG49_SZ-1:0] CH1_RX_APT_CFG49_REG = CH1_RX_APT_CFG49;
reg [`GTME5_QUAD__CH1_RX_APT_CFG5_SZ-1:0] CH1_RX_APT_CFG5_REG = CH1_RX_APT_CFG5;
reg [`GTME5_QUAD__CH1_RX_APT_CFG50_SZ-1:0] CH1_RX_APT_CFG50_REG = CH1_RX_APT_CFG50;
reg [`GTME5_QUAD__CH1_RX_APT_CFG51_SZ-1:0] CH1_RX_APT_CFG51_REG = CH1_RX_APT_CFG51;
reg [`GTME5_QUAD__CH1_RX_APT_CFG52_SZ-1:0] CH1_RX_APT_CFG52_REG = CH1_RX_APT_CFG52;
reg [`GTME5_QUAD__CH1_RX_APT_CFG53_SZ-1:0] CH1_RX_APT_CFG53_REG = CH1_RX_APT_CFG53;
reg [`GTME5_QUAD__CH1_RX_APT_CFG54_SZ-1:0] CH1_RX_APT_CFG54_REG = CH1_RX_APT_CFG54;
reg [`GTME5_QUAD__CH1_RX_APT_CFG55_SZ-1:0] CH1_RX_APT_CFG55_REG = CH1_RX_APT_CFG55;
reg [`GTME5_QUAD__CH1_RX_APT_CFG56_SZ-1:0] CH1_RX_APT_CFG56_REG = CH1_RX_APT_CFG56;
reg [`GTME5_QUAD__CH1_RX_APT_CFG57_SZ-1:0] CH1_RX_APT_CFG57_REG = CH1_RX_APT_CFG57;
reg [`GTME5_QUAD__CH1_RX_APT_CFG58_SZ-1:0] CH1_RX_APT_CFG58_REG = CH1_RX_APT_CFG58;
reg [`GTME5_QUAD__CH1_RX_APT_CFG6_SZ-1:0] CH1_RX_APT_CFG6_REG = CH1_RX_APT_CFG6;
reg [`GTME5_QUAD__CH1_RX_APT_CFG7_SZ-1:0] CH1_RX_APT_CFG7_REG = CH1_RX_APT_CFG7;
reg [`GTME5_QUAD__CH1_RX_APT_CFG8_SZ-1:0] CH1_RX_APT_CFG8_REG = CH1_RX_APT_CFG8;
reg [`GTME5_QUAD__CH1_RX_APT_CFG9_SZ-1:0] CH1_RX_APT_CFG9_REG = CH1_RX_APT_CFG9;
reg [`GTME5_QUAD__CH1_RX_CAL_CFG0_SZ-1:0] CH1_RX_CAL_CFG0_REG = CH1_RX_CAL_CFG0;
reg [`GTME5_QUAD__CH1_RX_CAL_CFG1_SZ-1:0] CH1_RX_CAL_CFG1_REG = CH1_RX_CAL_CFG1;
reg [`GTME5_QUAD__CH1_RX_CAL_CFG2_SZ-1:0] CH1_RX_CAL_CFG2_REG = CH1_RX_CAL_CFG2;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG0_SZ-1:0] CH1_RX_CDR_CFG0_REG = CH1_RX_CDR_CFG0;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG1_SZ-1:0] CH1_RX_CDR_CFG1_REG = CH1_RX_CDR_CFG1;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG2_SZ-1:0] CH1_RX_CDR_CFG2_REG = CH1_RX_CDR_CFG2;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG3_SZ-1:0] CH1_RX_CDR_CFG3_REG = CH1_RX_CDR_CFG3;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG4_SZ-1:0] CH1_RX_CDR_CFG4_REG = CH1_RX_CDR_CFG4;
reg [`GTME5_QUAD__CH1_RX_CDR_CFG5_SZ-1:0] CH1_RX_CDR_CFG5_REG = CH1_RX_CDR_CFG5;
reg [`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG0_SZ-1:0] CH1_RX_CTLE_ADC_CFG0_REG = CH1_RX_CTLE_ADC_CFG0;
reg [`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG1_SZ-1:0] CH1_RX_CTLE_ADC_CFG1_REG = CH1_RX_CTLE_ADC_CFG1;
reg [`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG2_SZ-1:0] CH1_RX_CTLE_ADC_CFG2_REG = CH1_RX_CTLE_ADC_CFG2;
reg [`GTME5_QUAD__CH1_RX_CTLE_HF_CFG0_SZ-1:0] CH1_RX_CTLE_HF_CFG0_REG = CH1_RX_CTLE_HF_CFG0;
reg [`GTME5_QUAD__CH1_RX_CTLE_HF_CFG1_SZ-1:0] CH1_RX_CTLE_HF_CFG1_REG = CH1_RX_CTLE_HF_CFG1;
reg [`GTME5_QUAD__CH1_RX_DSP_CFG0_SZ-1:0] CH1_RX_DSP_CFG0_REG = CH1_RX_DSP_CFG0;
reg [`GTME5_QUAD__CH1_RX_DSP_CFG1_SZ-1:0] CH1_RX_DSP_CFG1_REG = CH1_RX_DSP_CFG1;
reg [`GTME5_QUAD__CH1_RX_MISC_CFG1_SZ-1:0] CH1_RX_MISC_CFG1_REG = CH1_RX_MISC_CFG1;
reg [`GTME5_QUAD__CH1_RX_PAD_CFG0_SZ-1:0] CH1_RX_PAD_CFG0_REG = CH1_RX_PAD_CFG0;
reg [`GTME5_QUAD__CH1_RX_PAD_CFG1_SZ-1:0] CH1_RX_PAD_CFG1_REG = CH1_RX_PAD_CFG1;
reg [`GTME5_QUAD__CH1_RX_PCS_CFG0_SZ-1:0] CH1_RX_PCS_CFG0_REG = CH1_RX_PCS_CFG0;
reg [`GTME5_QUAD__CH1_RX_PCS_CFG1_SZ-1:0] CH1_RX_PCS_CFG1_REG = CH1_RX_PCS_CFG1;
reg [`GTME5_QUAD__CH1_RX_RSV_CFG0_SZ-1:0] CH1_RX_RSV_CFG0_REG = CH1_RX_RSV_CFG0;
reg [`GTME5_QUAD__CH1_RX_RSV_CFG1_SZ-1:0] CH1_RX_RSV_CFG1_REG = CH1_RX_RSV_CFG1;
reg [`GTME5_QUAD__CH1_RX_SPARE_CFG0_SZ-1:0] CH1_RX_SPARE_CFG0_REG = CH1_RX_SPARE_CFG0;
reg [`GTME5_QUAD__CH1_SIM_MODE_SZ:1] CH1_SIM_MODE_REG = CH1_SIM_MODE;
reg [`GTME5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS_SZ:1] CH1_SIM_RECEIVER_DETECT_PASS_REG = CH1_SIM_RECEIVER_DETECT_PASS;
reg [`GTME5_QUAD__CH1_SIM_RESET_SPEEDUP_SZ:1] CH1_SIM_RESET_SPEEDUP_REG = CH1_SIM_RESET_SPEEDUP;
real CH1_TXOUTCLK_FREQ_REG = CH1_TXOUTCLK_FREQ;
real CH1_TXOUTCLK_REF_FREQ_REG = CH1_TXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH1_TXOUTCLK_REF_SOURCE_SZ:1] CH1_TXOUTCLK_REF_SOURCE_REG = CH1_TXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH1_TX_CAL_CFG0_SZ-1:0] CH1_TX_CAL_CFG0_REG = CH1_TX_CAL_CFG0;
reg [`GTME5_QUAD__CH1_TX_CAL_CFG1_SZ-1:0] CH1_TX_CAL_CFG1_REG = CH1_TX_CAL_CFG1;
reg [`GTME5_QUAD__CH1_TX_CAL_CFG2_SZ-1:0] CH1_TX_CAL_CFG2_REG = CH1_TX_CAL_CFG2;
reg [`GTME5_QUAD__CH1_TX_CTRL_CFG0_SZ-1:0] CH1_TX_CTRL_CFG0_REG = CH1_TX_CTRL_CFG0;
reg [`GTME5_QUAD__CH1_TX_CTRL_CFG1_SZ-1:0] CH1_TX_CTRL_CFG1_REG = CH1_TX_CTRL_CFG1;
reg [`GTME5_QUAD__CH1_TX_CTRL_CFG2_SZ-1:0] CH1_TX_CTRL_CFG2_REG = CH1_TX_CTRL_CFG2;
reg [`GTME5_QUAD__CH1_TX_CTRL_CFG3_SZ-1:0] CH1_TX_CTRL_CFG3_REG = CH1_TX_CTRL_CFG3;
reg [`GTME5_QUAD__CH1_TX_MISC_CFG0_SZ-1:0] CH1_TX_MISC_CFG0_REG = CH1_TX_MISC_CFG0;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG0_SZ-1:0] CH1_TX_PCS_CFG0_REG = CH1_TX_PCS_CFG0;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG1_SZ-1:0] CH1_TX_PCS_CFG1_REG = CH1_TX_PCS_CFG1;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG2_SZ-1:0] CH1_TX_PCS_CFG2_REG = CH1_TX_PCS_CFG2;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG3_SZ-1:0] CH1_TX_PCS_CFG3_REG = CH1_TX_PCS_CFG3;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG4_SZ-1:0] CH1_TX_PCS_CFG4_REG = CH1_TX_PCS_CFG4;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG5_SZ-1:0] CH1_TX_PCS_CFG5_REG = CH1_TX_PCS_CFG5;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG6_SZ-1:0] CH1_TX_PCS_CFG6_REG = CH1_TX_PCS_CFG6;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG7_SZ-1:0] CH1_TX_PCS_CFG7_REG = CH1_TX_PCS_CFG7;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG8_SZ-1:0] CH1_TX_PCS_CFG8_REG = CH1_TX_PCS_CFG8;
reg [`GTME5_QUAD__CH1_TX_PCS_CFG9_SZ-1:0] CH1_TX_PCS_CFG9_REG = CH1_TX_PCS_CFG9;
reg [`GTME5_QUAD__CH2_CHCLK_CFG0_SZ-1:0] CH2_CHCLK_CFG0_REG = CH2_CHCLK_CFG0;
reg [`GTME5_QUAD__CH2_CHCLK_CFG1_SZ-1:0] CH2_CHCLK_CFG1_REG = CH2_CHCLK_CFG1;
reg [`GTME5_QUAD__CH2_CHCLK_CFG2_SZ-1:0] CH2_CHCLK_CFG2_REG = CH2_CHCLK_CFG2;
reg [`GTME5_QUAD__CH2_CHCLK_CFG3_SZ-1:0] CH2_CHCLK_CFG3_REG = CH2_CHCLK_CFG3;
reg [`GTME5_QUAD__CH2_CHCLK_CFG4_SZ-1:0] CH2_CHCLK_CFG4_REG = CH2_CHCLK_CFG4;
reg [`GTME5_QUAD__CH2_CHCLK_CFG5_SZ-1:0] CH2_CHCLK_CFG5_REG = CH2_CHCLK_CFG5;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG0_SZ-1:0] CH2_EYESCAN_CFG0_REG = CH2_EYESCAN_CFG0;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG1_SZ-1:0] CH2_EYESCAN_CFG1_REG = CH2_EYESCAN_CFG1;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG2_SZ-1:0] CH2_EYESCAN_CFG2_REG = CH2_EYESCAN_CFG2;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG3_SZ-1:0] CH2_EYESCAN_CFG3_REG = CH2_EYESCAN_CFG3;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG4_SZ-1:0] CH2_EYESCAN_CFG4_REG = CH2_EYESCAN_CFG4;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG5_SZ-1:0] CH2_EYESCAN_CFG5_REG = CH2_EYESCAN_CFG5;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG6_SZ-1:0] CH2_EYESCAN_CFG6_REG = CH2_EYESCAN_CFG6;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG7_SZ-1:0] CH2_EYESCAN_CFG7_REG = CH2_EYESCAN_CFG7;
reg [`GTME5_QUAD__CH2_EYESCAN_CFG8_SZ-1:0] CH2_EYESCAN_CFG8_REG = CH2_EYESCAN_CFG8;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG0_SZ-1:0] CH2_FABRIC_INTF_CFG0_REG = CH2_FABRIC_INTF_CFG0;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG1_SZ-1:0] CH2_FABRIC_INTF_CFG1_REG = CH2_FABRIC_INTF_CFG1;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG2_SZ-1:0] CH2_FABRIC_INTF_CFG2_REG = CH2_FABRIC_INTF_CFG2;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG3_SZ-1:0] CH2_FABRIC_INTF_CFG3_REG = CH2_FABRIC_INTF_CFG3;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG4_SZ-1:0] CH2_FABRIC_INTF_CFG4_REG = CH2_FABRIC_INTF_CFG4;
reg [`GTME5_QUAD__CH2_FABRIC_INTF_CFG5_SZ-1:0] CH2_FABRIC_INTF_CFG5_REG = CH2_FABRIC_INTF_CFG5;
reg CH2_INSTANTIATED_REG = CH2_INSTANTIATED;
reg [`GTME5_QUAD__CH2_MONITOR_CFG0_SZ-1:0] CH2_MONITOR_CFG0_REG = CH2_MONITOR_CFG0;
reg [`GTME5_QUAD__CH2_PMA_MISC_CFG0_SZ-1:0] CH2_PMA_MISC_CFG0_REG = CH2_PMA_MISC_CFG0;
reg [`GTME5_QUAD__CH2_RESET_BYP_HDSHK_CFG_SZ-1:0] CH2_RESET_BYP_HDSHK_CFG_REG = CH2_RESET_BYP_HDSHK_CFG;
reg [`GTME5_QUAD__CH2_RESET_CFG_SZ-1:0] CH2_RESET_CFG_REG = CH2_RESET_CFG;
reg [`GTME5_QUAD__CH2_RESET_LOOPER_ID_CFG_SZ-1:0] CH2_RESET_LOOPER_ID_CFG_REG = CH2_RESET_LOOPER_ID_CFG;
reg [`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG0_SZ-1:0] CH2_RESET_LOOP_ID_CFG0_REG = CH2_RESET_LOOP_ID_CFG0;
reg [`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG1_SZ-1:0] CH2_RESET_LOOP_ID_CFG1_REG = CH2_RESET_LOOP_ID_CFG1;
reg [`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG2_SZ-1:0] CH2_RESET_LOOP_ID_CFG2_REG = CH2_RESET_LOOP_ID_CFG2;
reg [`GTME5_QUAD__CH2_RESET_TIME_CFG0_SZ-1:0] CH2_RESET_TIME_CFG0_REG = CH2_RESET_TIME_CFG0;
reg [`GTME5_QUAD__CH2_RESET_TIME_CFG1_SZ-1:0] CH2_RESET_TIME_CFG1_REG = CH2_RESET_TIME_CFG1;
reg [`GTME5_QUAD__CH2_RESET_TIME_CFG2_SZ-1:0] CH2_RESET_TIME_CFG2_REG = CH2_RESET_TIME_CFG2;
reg [`GTME5_QUAD__CH2_RESET_TIME_CFG3_SZ-1:0] CH2_RESET_TIME_CFG3_REG = CH2_RESET_TIME_CFG3;
real CH2_RXOUTCLK_FREQ_REG = CH2_RXOUTCLK_FREQ;
real CH2_RXOUTCLK_REF_FREQ_REG = CH2_RXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH2_RXOUTCLK_REF_SOURCE_SZ:1] CH2_RXOUTCLK_REF_SOURCE_REG = CH2_RXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH2_RX_APT_CFG0_SZ-1:0] CH2_RX_APT_CFG0_REG = CH2_RX_APT_CFG0;
reg [`GTME5_QUAD__CH2_RX_APT_CFG1_SZ-1:0] CH2_RX_APT_CFG1_REG = CH2_RX_APT_CFG1;
reg [`GTME5_QUAD__CH2_RX_APT_CFG10_SZ-1:0] CH2_RX_APT_CFG10_REG = CH2_RX_APT_CFG10;
reg [`GTME5_QUAD__CH2_RX_APT_CFG11_SZ-1:0] CH2_RX_APT_CFG11_REG = CH2_RX_APT_CFG11;
reg [`GTME5_QUAD__CH2_RX_APT_CFG12_SZ-1:0] CH2_RX_APT_CFG12_REG = CH2_RX_APT_CFG12;
reg [`GTME5_QUAD__CH2_RX_APT_CFG13_SZ-1:0] CH2_RX_APT_CFG13_REG = CH2_RX_APT_CFG13;
reg [`GTME5_QUAD__CH2_RX_APT_CFG14_SZ-1:0] CH2_RX_APT_CFG14_REG = CH2_RX_APT_CFG14;
reg [`GTME5_QUAD__CH2_RX_APT_CFG15_SZ-1:0] CH2_RX_APT_CFG15_REG = CH2_RX_APT_CFG15;
reg [`GTME5_QUAD__CH2_RX_APT_CFG16_SZ-1:0] CH2_RX_APT_CFG16_REG = CH2_RX_APT_CFG16;
reg [`GTME5_QUAD__CH2_RX_APT_CFG17_SZ-1:0] CH2_RX_APT_CFG17_REG = CH2_RX_APT_CFG17;
reg [`GTME5_QUAD__CH2_RX_APT_CFG18_SZ-1:0] CH2_RX_APT_CFG18_REG = CH2_RX_APT_CFG18;
reg [`GTME5_QUAD__CH2_RX_APT_CFG19_SZ-1:0] CH2_RX_APT_CFG19_REG = CH2_RX_APT_CFG19;
reg [`GTME5_QUAD__CH2_RX_APT_CFG2_SZ-1:0] CH2_RX_APT_CFG2_REG = CH2_RX_APT_CFG2;
reg [`GTME5_QUAD__CH2_RX_APT_CFG20_SZ-1:0] CH2_RX_APT_CFG20_REG = CH2_RX_APT_CFG20;
reg [`GTME5_QUAD__CH2_RX_APT_CFG21_SZ-1:0] CH2_RX_APT_CFG21_REG = CH2_RX_APT_CFG21;
reg [`GTME5_QUAD__CH2_RX_APT_CFG22_SZ-1:0] CH2_RX_APT_CFG22_REG = CH2_RX_APT_CFG22;
reg [`GTME5_QUAD__CH2_RX_APT_CFG23_SZ-1:0] CH2_RX_APT_CFG23_REG = CH2_RX_APT_CFG23;
reg [`GTME5_QUAD__CH2_RX_APT_CFG24_SZ-1:0] CH2_RX_APT_CFG24_REG = CH2_RX_APT_CFG24;
reg [`GTME5_QUAD__CH2_RX_APT_CFG25_SZ-1:0] CH2_RX_APT_CFG25_REG = CH2_RX_APT_CFG25;
reg [`GTME5_QUAD__CH2_RX_APT_CFG26_SZ-1:0] CH2_RX_APT_CFG26_REG = CH2_RX_APT_CFG26;
reg [`GTME5_QUAD__CH2_RX_APT_CFG27_SZ-1:0] CH2_RX_APT_CFG27_REG = CH2_RX_APT_CFG27;
reg [`GTME5_QUAD__CH2_RX_APT_CFG28_SZ-1:0] CH2_RX_APT_CFG28_REG = CH2_RX_APT_CFG28;
reg [`GTME5_QUAD__CH2_RX_APT_CFG29_SZ-1:0] CH2_RX_APT_CFG29_REG = CH2_RX_APT_CFG29;
reg [`GTME5_QUAD__CH2_RX_APT_CFG3_SZ-1:0] CH2_RX_APT_CFG3_REG = CH2_RX_APT_CFG3;
reg [`GTME5_QUAD__CH2_RX_APT_CFG30_SZ-1:0] CH2_RX_APT_CFG30_REG = CH2_RX_APT_CFG30;
reg [`GTME5_QUAD__CH2_RX_APT_CFG31_SZ-1:0] CH2_RX_APT_CFG31_REG = CH2_RX_APT_CFG31;
reg [`GTME5_QUAD__CH2_RX_APT_CFG32_SZ-1:0] CH2_RX_APT_CFG32_REG = CH2_RX_APT_CFG32;
reg [`GTME5_QUAD__CH2_RX_APT_CFG33_SZ-1:0] CH2_RX_APT_CFG33_REG = CH2_RX_APT_CFG33;
reg [`GTME5_QUAD__CH2_RX_APT_CFG34_SZ-1:0] CH2_RX_APT_CFG34_REG = CH2_RX_APT_CFG34;
reg [`GTME5_QUAD__CH2_RX_APT_CFG35_SZ-1:0] CH2_RX_APT_CFG35_REG = CH2_RX_APT_CFG35;
reg [`GTME5_QUAD__CH2_RX_APT_CFG36_SZ-1:0] CH2_RX_APT_CFG36_REG = CH2_RX_APT_CFG36;
reg [`GTME5_QUAD__CH2_RX_APT_CFG37_SZ-1:0] CH2_RX_APT_CFG37_REG = CH2_RX_APT_CFG37;
reg [`GTME5_QUAD__CH2_RX_APT_CFG38_SZ-1:0] CH2_RX_APT_CFG38_REG = CH2_RX_APT_CFG38;
reg [`GTME5_QUAD__CH2_RX_APT_CFG39_SZ-1:0] CH2_RX_APT_CFG39_REG = CH2_RX_APT_CFG39;
reg [`GTME5_QUAD__CH2_RX_APT_CFG4_SZ-1:0] CH2_RX_APT_CFG4_REG = CH2_RX_APT_CFG4;
reg [`GTME5_QUAD__CH2_RX_APT_CFG40_SZ-1:0] CH2_RX_APT_CFG40_REG = CH2_RX_APT_CFG40;
reg [`GTME5_QUAD__CH2_RX_APT_CFG41_SZ-1:0] CH2_RX_APT_CFG41_REG = CH2_RX_APT_CFG41;
reg [`GTME5_QUAD__CH2_RX_APT_CFG42_SZ-1:0] CH2_RX_APT_CFG42_REG = CH2_RX_APT_CFG42;
reg [`GTME5_QUAD__CH2_RX_APT_CFG43_SZ-1:0] CH2_RX_APT_CFG43_REG = CH2_RX_APT_CFG43;
reg [`GTME5_QUAD__CH2_RX_APT_CFG44_SZ-1:0] CH2_RX_APT_CFG44_REG = CH2_RX_APT_CFG44;
reg [`GTME5_QUAD__CH2_RX_APT_CFG45_SZ-1:0] CH2_RX_APT_CFG45_REG = CH2_RX_APT_CFG45;
reg [`GTME5_QUAD__CH2_RX_APT_CFG46_SZ-1:0] CH2_RX_APT_CFG46_REG = CH2_RX_APT_CFG46;
reg [`GTME5_QUAD__CH2_RX_APT_CFG47_SZ-1:0] CH2_RX_APT_CFG47_REG = CH2_RX_APT_CFG47;
reg [`GTME5_QUAD__CH2_RX_APT_CFG48_SZ-1:0] CH2_RX_APT_CFG48_REG = CH2_RX_APT_CFG48;
reg [`GTME5_QUAD__CH2_RX_APT_CFG49_SZ-1:0] CH2_RX_APT_CFG49_REG = CH2_RX_APT_CFG49;
reg [`GTME5_QUAD__CH2_RX_APT_CFG5_SZ-1:0] CH2_RX_APT_CFG5_REG = CH2_RX_APT_CFG5;
reg [`GTME5_QUAD__CH2_RX_APT_CFG50_SZ-1:0] CH2_RX_APT_CFG50_REG = CH2_RX_APT_CFG50;
reg [`GTME5_QUAD__CH2_RX_APT_CFG51_SZ-1:0] CH2_RX_APT_CFG51_REG = CH2_RX_APT_CFG51;
reg [`GTME5_QUAD__CH2_RX_APT_CFG52_SZ-1:0] CH2_RX_APT_CFG52_REG = CH2_RX_APT_CFG52;
reg [`GTME5_QUAD__CH2_RX_APT_CFG53_SZ-1:0] CH2_RX_APT_CFG53_REG = CH2_RX_APT_CFG53;
reg [`GTME5_QUAD__CH2_RX_APT_CFG54_SZ-1:0] CH2_RX_APT_CFG54_REG = CH2_RX_APT_CFG54;
reg [`GTME5_QUAD__CH2_RX_APT_CFG55_SZ-1:0] CH2_RX_APT_CFG55_REG = CH2_RX_APT_CFG55;
reg [`GTME5_QUAD__CH2_RX_APT_CFG56_SZ-1:0] CH2_RX_APT_CFG56_REG = CH2_RX_APT_CFG56;
reg [`GTME5_QUAD__CH2_RX_APT_CFG57_SZ-1:0] CH2_RX_APT_CFG57_REG = CH2_RX_APT_CFG57;
reg [`GTME5_QUAD__CH2_RX_APT_CFG58_SZ-1:0] CH2_RX_APT_CFG58_REG = CH2_RX_APT_CFG58;
reg [`GTME5_QUAD__CH2_RX_APT_CFG6_SZ-1:0] CH2_RX_APT_CFG6_REG = CH2_RX_APT_CFG6;
reg [`GTME5_QUAD__CH2_RX_APT_CFG7_SZ-1:0] CH2_RX_APT_CFG7_REG = CH2_RX_APT_CFG7;
reg [`GTME5_QUAD__CH2_RX_APT_CFG8_SZ-1:0] CH2_RX_APT_CFG8_REG = CH2_RX_APT_CFG8;
reg [`GTME5_QUAD__CH2_RX_APT_CFG9_SZ-1:0] CH2_RX_APT_CFG9_REG = CH2_RX_APT_CFG9;
reg [`GTME5_QUAD__CH2_RX_CAL_CFG0_SZ-1:0] CH2_RX_CAL_CFG0_REG = CH2_RX_CAL_CFG0;
reg [`GTME5_QUAD__CH2_RX_CAL_CFG1_SZ-1:0] CH2_RX_CAL_CFG1_REG = CH2_RX_CAL_CFG1;
reg [`GTME5_QUAD__CH2_RX_CAL_CFG2_SZ-1:0] CH2_RX_CAL_CFG2_REG = CH2_RX_CAL_CFG2;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG0_SZ-1:0] CH2_RX_CDR_CFG0_REG = CH2_RX_CDR_CFG0;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG1_SZ-1:0] CH2_RX_CDR_CFG1_REG = CH2_RX_CDR_CFG1;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG2_SZ-1:0] CH2_RX_CDR_CFG2_REG = CH2_RX_CDR_CFG2;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG3_SZ-1:0] CH2_RX_CDR_CFG3_REG = CH2_RX_CDR_CFG3;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG4_SZ-1:0] CH2_RX_CDR_CFG4_REG = CH2_RX_CDR_CFG4;
reg [`GTME5_QUAD__CH2_RX_CDR_CFG5_SZ-1:0] CH2_RX_CDR_CFG5_REG = CH2_RX_CDR_CFG5;
reg [`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG0_SZ-1:0] CH2_RX_CTLE_ADC_CFG0_REG = CH2_RX_CTLE_ADC_CFG0;
reg [`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG1_SZ-1:0] CH2_RX_CTLE_ADC_CFG1_REG = CH2_RX_CTLE_ADC_CFG1;
reg [`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG2_SZ-1:0] CH2_RX_CTLE_ADC_CFG2_REG = CH2_RX_CTLE_ADC_CFG2;
reg [`GTME5_QUAD__CH2_RX_CTLE_HF_CFG0_SZ-1:0] CH2_RX_CTLE_HF_CFG0_REG = CH2_RX_CTLE_HF_CFG0;
reg [`GTME5_QUAD__CH2_RX_CTLE_HF_CFG1_SZ-1:0] CH2_RX_CTLE_HF_CFG1_REG = CH2_RX_CTLE_HF_CFG1;
reg [`GTME5_QUAD__CH2_RX_DSP_CFG0_SZ-1:0] CH2_RX_DSP_CFG0_REG = CH2_RX_DSP_CFG0;
reg [`GTME5_QUAD__CH2_RX_DSP_CFG1_SZ-1:0] CH2_RX_DSP_CFG1_REG = CH2_RX_DSP_CFG1;
reg [`GTME5_QUAD__CH2_RX_MISC_CFG1_SZ-1:0] CH2_RX_MISC_CFG1_REG = CH2_RX_MISC_CFG1;
reg [`GTME5_QUAD__CH2_RX_PAD_CFG0_SZ-1:0] CH2_RX_PAD_CFG0_REG = CH2_RX_PAD_CFG0;
reg [`GTME5_QUAD__CH2_RX_PAD_CFG1_SZ-1:0] CH2_RX_PAD_CFG1_REG = CH2_RX_PAD_CFG1;
reg [`GTME5_QUAD__CH2_RX_PCS_CFG0_SZ-1:0] CH2_RX_PCS_CFG0_REG = CH2_RX_PCS_CFG0;
reg [`GTME5_QUAD__CH2_RX_PCS_CFG1_SZ-1:0] CH2_RX_PCS_CFG1_REG = CH2_RX_PCS_CFG1;
reg [`GTME5_QUAD__CH2_RX_RSV_CFG0_SZ-1:0] CH2_RX_RSV_CFG0_REG = CH2_RX_RSV_CFG0;
reg [`GTME5_QUAD__CH2_RX_RSV_CFG1_SZ-1:0] CH2_RX_RSV_CFG1_REG = CH2_RX_RSV_CFG1;
reg [`GTME5_QUAD__CH2_RX_SPARE_CFG0_SZ-1:0] CH2_RX_SPARE_CFG0_REG = CH2_RX_SPARE_CFG0;
reg [`GTME5_QUAD__CH2_SIM_MODE_SZ:1] CH2_SIM_MODE_REG = CH2_SIM_MODE;
reg [`GTME5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS_SZ:1] CH2_SIM_RECEIVER_DETECT_PASS_REG = CH2_SIM_RECEIVER_DETECT_PASS;
reg [`GTME5_QUAD__CH2_SIM_RESET_SPEEDUP_SZ:1] CH2_SIM_RESET_SPEEDUP_REG = CH2_SIM_RESET_SPEEDUP;
real CH2_TXOUTCLK_FREQ_REG = CH2_TXOUTCLK_FREQ;
real CH2_TXOUTCLK_REF_FREQ_REG = CH2_TXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH2_TXOUTCLK_REF_SOURCE_SZ:1] CH2_TXOUTCLK_REF_SOURCE_REG = CH2_TXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH2_TX_CAL_CFG0_SZ-1:0] CH2_TX_CAL_CFG0_REG = CH2_TX_CAL_CFG0;
reg [`GTME5_QUAD__CH2_TX_CAL_CFG1_SZ-1:0] CH2_TX_CAL_CFG1_REG = CH2_TX_CAL_CFG1;
reg [`GTME5_QUAD__CH2_TX_CAL_CFG2_SZ-1:0] CH2_TX_CAL_CFG2_REG = CH2_TX_CAL_CFG2;
reg [`GTME5_QUAD__CH2_TX_CTRL_CFG0_SZ-1:0] CH2_TX_CTRL_CFG0_REG = CH2_TX_CTRL_CFG0;
reg [`GTME5_QUAD__CH2_TX_CTRL_CFG1_SZ-1:0] CH2_TX_CTRL_CFG1_REG = CH2_TX_CTRL_CFG1;
reg [`GTME5_QUAD__CH2_TX_CTRL_CFG2_SZ-1:0] CH2_TX_CTRL_CFG2_REG = CH2_TX_CTRL_CFG2;
reg [`GTME5_QUAD__CH2_TX_CTRL_CFG3_SZ-1:0] CH2_TX_CTRL_CFG3_REG = CH2_TX_CTRL_CFG3;
reg [`GTME5_QUAD__CH2_TX_MISC_CFG0_SZ-1:0] CH2_TX_MISC_CFG0_REG = CH2_TX_MISC_CFG0;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG0_SZ-1:0] CH2_TX_PCS_CFG0_REG = CH2_TX_PCS_CFG0;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG1_SZ-1:0] CH2_TX_PCS_CFG1_REG = CH2_TX_PCS_CFG1;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG2_SZ-1:0] CH2_TX_PCS_CFG2_REG = CH2_TX_PCS_CFG2;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG3_SZ-1:0] CH2_TX_PCS_CFG3_REG = CH2_TX_PCS_CFG3;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG4_SZ-1:0] CH2_TX_PCS_CFG4_REG = CH2_TX_PCS_CFG4;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG5_SZ-1:0] CH2_TX_PCS_CFG5_REG = CH2_TX_PCS_CFG5;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG6_SZ-1:0] CH2_TX_PCS_CFG6_REG = CH2_TX_PCS_CFG6;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG7_SZ-1:0] CH2_TX_PCS_CFG7_REG = CH2_TX_PCS_CFG7;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG8_SZ-1:0] CH2_TX_PCS_CFG8_REG = CH2_TX_PCS_CFG8;
reg [`GTME5_QUAD__CH2_TX_PCS_CFG9_SZ-1:0] CH2_TX_PCS_CFG9_REG = CH2_TX_PCS_CFG9;
reg [`GTME5_QUAD__CH3_CHCLK_CFG0_SZ-1:0] CH3_CHCLK_CFG0_REG = CH3_CHCLK_CFG0;
reg [`GTME5_QUAD__CH3_CHCLK_CFG1_SZ-1:0] CH3_CHCLK_CFG1_REG = CH3_CHCLK_CFG1;
reg [`GTME5_QUAD__CH3_CHCLK_CFG2_SZ-1:0] CH3_CHCLK_CFG2_REG = CH3_CHCLK_CFG2;
reg [`GTME5_QUAD__CH3_CHCLK_CFG3_SZ-1:0] CH3_CHCLK_CFG3_REG = CH3_CHCLK_CFG3;
reg [`GTME5_QUAD__CH3_CHCLK_CFG4_SZ-1:0] CH3_CHCLK_CFG4_REG = CH3_CHCLK_CFG4;
reg [`GTME5_QUAD__CH3_CHCLK_CFG5_SZ-1:0] CH3_CHCLK_CFG5_REG = CH3_CHCLK_CFG5;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG0_SZ-1:0] CH3_EYESCAN_CFG0_REG = CH3_EYESCAN_CFG0;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG1_SZ-1:0] CH3_EYESCAN_CFG1_REG = CH3_EYESCAN_CFG1;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG2_SZ-1:0] CH3_EYESCAN_CFG2_REG = CH3_EYESCAN_CFG2;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG3_SZ-1:0] CH3_EYESCAN_CFG3_REG = CH3_EYESCAN_CFG3;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG4_SZ-1:0] CH3_EYESCAN_CFG4_REG = CH3_EYESCAN_CFG4;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG5_SZ-1:0] CH3_EYESCAN_CFG5_REG = CH3_EYESCAN_CFG5;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG6_SZ-1:0] CH3_EYESCAN_CFG6_REG = CH3_EYESCAN_CFG6;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG7_SZ-1:0] CH3_EYESCAN_CFG7_REG = CH3_EYESCAN_CFG7;
reg [`GTME5_QUAD__CH3_EYESCAN_CFG8_SZ-1:0] CH3_EYESCAN_CFG8_REG = CH3_EYESCAN_CFG8;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG0_SZ-1:0] CH3_FABRIC_INTF_CFG0_REG = CH3_FABRIC_INTF_CFG0;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG1_SZ-1:0] CH3_FABRIC_INTF_CFG1_REG = CH3_FABRIC_INTF_CFG1;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG2_SZ-1:0] CH3_FABRIC_INTF_CFG2_REG = CH3_FABRIC_INTF_CFG2;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG3_SZ-1:0] CH3_FABRIC_INTF_CFG3_REG = CH3_FABRIC_INTF_CFG3;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG4_SZ-1:0] CH3_FABRIC_INTF_CFG4_REG = CH3_FABRIC_INTF_CFG4;
reg [`GTME5_QUAD__CH3_FABRIC_INTF_CFG5_SZ-1:0] CH3_FABRIC_INTF_CFG5_REG = CH3_FABRIC_INTF_CFG5;
reg CH3_INSTANTIATED_REG = CH3_INSTANTIATED;
reg [`GTME5_QUAD__CH3_MONITOR_CFG0_SZ-1:0] CH3_MONITOR_CFG0_REG = CH3_MONITOR_CFG0;
reg [`GTME5_QUAD__CH3_PMA_MISC_CFG0_SZ-1:0] CH3_PMA_MISC_CFG0_REG = CH3_PMA_MISC_CFG0;
reg [`GTME5_QUAD__CH3_RESET_BYP_HDSHK_CFG_SZ-1:0] CH3_RESET_BYP_HDSHK_CFG_REG = CH3_RESET_BYP_HDSHK_CFG;
reg [`GTME5_QUAD__CH3_RESET_CFG_SZ-1:0] CH3_RESET_CFG_REG = CH3_RESET_CFG;
reg [`GTME5_QUAD__CH3_RESET_LOOPER_ID_CFG_SZ-1:0] CH3_RESET_LOOPER_ID_CFG_REG = CH3_RESET_LOOPER_ID_CFG;
reg [`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG0_SZ-1:0] CH3_RESET_LOOP_ID_CFG0_REG = CH3_RESET_LOOP_ID_CFG0;
reg [`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG1_SZ-1:0] CH3_RESET_LOOP_ID_CFG1_REG = CH3_RESET_LOOP_ID_CFG1;
reg [`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG2_SZ-1:0] CH3_RESET_LOOP_ID_CFG2_REG = CH3_RESET_LOOP_ID_CFG2;
reg [`GTME5_QUAD__CH3_RESET_TIME_CFG0_SZ-1:0] CH3_RESET_TIME_CFG0_REG = CH3_RESET_TIME_CFG0;
reg [`GTME5_QUAD__CH3_RESET_TIME_CFG1_SZ-1:0] CH3_RESET_TIME_CFG1_REG = CH3_RESET_TIME_CFG1;
reg [`GTME5_QUAD__CH3_RESET_TIME_CFG2_SZ-1:0] CH3_RESET_TIME_CFG2_REG = CH3_RESET_TIME_CFG2;
reg [`GTME5_QUAD__CH3_RESET_TIME_CFG3_SZ-1:0] CH3_RESET_TIME_CFG3_REG = CH3_RESET_TIME_CFG3;
real CH3_RXOUTCLK_FREQ_REG = CH3_RXOUTCLK_FREQ;
real CH3_RXOUTCLK_REF_FREQ_REG = CH3_RXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH3_RXOUTCLK_REF_SOURCE_SZ:1] CH3_RXOUTCLK_REF_SOURCE_REG = CH3_RXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH3_RX_APT_CFG0_SZ-1:0] CH3_RX_APT_CFG0_REG = CH3_RX_APT_CFG0;
reg [`GTME5_QUAD__CH3_RX_APT_CFG1_SZ-1:0] CH3_RX_APT_CFG1_REG = CH3_RX_APT_CFG1;
reg [`GTME5_QUAD__CH3_RX_APT_CFG10_SZ-1:0] CH3_RX_APT_CFG10_REG = CH3_RX_APT_CFG10;
reg [`GTME5_QUAD__CH3_RX_APT_CFG11_SZ-1:0] CH3_RX_APT_CFG11_REG = CH3_RX_APT_CFG11;
reg [`GTME5_QUAD__CH3_RX_APT_CFG12_SZ-1:0] CH3_RX_APT_CFG12_REG = CH3_RX_APT_CFG12;
reg [`GTME5_QUAD__CH3_RX_APT_CFG13_SZ-1:0] CH3_RX_APT_CFG13_REG = CH3_RX_APT_CFG13;
reg [`GTME5_QUAD__CH3_RX_APT_CFG14_SZ-1:0] CH3_RX_APT_CFG14_REG = CH3_RX_APT_CFG14;
reg [`GTME5_QUAD__CH3_RX_APT_CFG15_SZ-1:0] CH3_RX_APT_CFG15_REG = CH3_RX_APT_CFG15;
reg [`GTME5_QUAD__CH3_RX_APT_CFG16_SZ-1:0] CH3_RX_APT_CFG16_REG = CH3_RX_APT_CFG16;
reg [`GTME5_QUAD__CH3_RX_APT_CFG17_SZ-1:0] CH3_RX_APT_CFG17_REG = CH3_RX_APT_CFG17;
reg [`GTME5_QUAD__CH3_RX_APT_CFG18_SZ-1:0] CH3_RX_APT_CFG18_REG = CH3_RX_APT_CFG18;
reg [`GTME5_QUAD__CH3_RX_APT_CFG19_SZ-1:0] CH3_RX_APT_CFG19_REG = CH3_RX_APT_CFG19;
reg [`GTME5_QUAD__CH3_RX_APT_CFG2_SZ-1:0] CH3_RX_APT_CFG2_REG = CH3_RX_APT_CFG2;
reg [`GTME5_QUAD__CH3_RX_APT_CFG20_SZ-1:0] CH3_RX_APT_CFG20_REG = CH3_RX_APT_CFG20;
reg [`GTME5_QUAD__CH3_RX_APT_CFG21_SZ-1:0] CH3_RX_APT_CFG21_REG = CH3_RX_APT_CFG21;
reg [`GTME5_QUAD__CH3_RX_APT_CFG22_SZ-1:0] CH3_RX_APT_CFG22_REG = CH3_RX_APT_CFG22;
reg [`GTME5_QUAD__CH3_RX_APT_CFG23_SZ-1:0] CH3_RX_APT_CFG23_REG = CH3_RX_APT_CFG23;
reg [`GTME5_QUAD__CH3_RX_APT_CFG24_SZ-1:0] CH3_RX_APT_CFG24_REG = CH3_RX_APT_CFG24;
reg [`GTME5_QUAD__CH3_RX_APT_CFG25_SZ-1:0] CH3_RX_APT_CFG25_REG = CH3_RX_APT_CFG25;
reg [`GTME5_QUAD__CH3_RX_APT_CFG26_SZ-1:0] CH3_RX_APT_CFG26_REG = CH3_RX_APT_CFG26;
reg [`GTME5_QUAD__CH3_RX_APT_CFG27_SZ-1:0] CH3_RX_APT_CFG27_REG = CH3_RX_APT_CFG27;
reg [`GTME5_QUAD__CH3_RX_APT_CFG28_SZ-1:0] CH3_RX_APT_CFG28_REG = CH3_RX_APT_CFG28;
reg [`GTME5_QUAD__CH3_RX_APT_CFG29_SZ-1:0] CH3_RX_APT_CFG29_REG = CH3_RX_APT_CFG29;
reg [`GTME5_QUAD__CH3_RX_APT_CFG3_SZ-1:0] CH3_RX_APT_CFG3_REG = CH3_RX_APT_CFG3;
reg [`GTME5_QUAD__CH3_RX_APT_CFG30_SZ-1:0] CH3_RX_APT_CFG30_REG = CH3_RX_APT_CFG30;
reg [`GTME5_QUAD__CH3_RX_APT_CFG31_SZ-1:0] CH3_RX_APT_CFG31_REG = CH3_RX_APT_CFG31;
reg [`GTME5_QUAD__CH3_RX_APT_CFG32_SZ-1:0] CH3_RX_APT_CFG32_REG = CH3_RX_APT_CFG32;
reg [`GTME5_QUAD__CH3_RX_APT_CFG33_SZ-1:0] CH3_RX_APT_CFG33_REG = CH3_RX_APT_CFG33;
reg [`GTME5_QUAD__CH3_RX_APT_CFG34_SZ-1:0] CH3_RX_APT_CFG34_REG = CH3_RX_APT_CFG34;
reg [`GTME5_QUAD__CH3_RX_APT_CFG35_SZ-1:0] CH3_RX_APT_CFG35_REG = CH3_RX_APT_CFG35;
reg [`GTME5_QUAD__CH3_RX_APT_CFG36_SZ-1:0] CH3_RX_APT_CFG36_REG = CH3_RX_APT_CFG36;
reg [`GTME5_QUAD__CH3_RX_APT_CFG37_SZ-1:0] CH3_RX_APT_CFG37_REG = CH3_RX_APT_CFG37;
reg [`GTME5_QUAD__CH3_RX_APT_CFG38_SZ-1:0] CH3_RX_APT_CFG38_REG = CH3_RX_APT_CFG38;
reg [`GTME5_QUAD__CH3_RX_APT_CFG39_SZ-1:0] CH3_RX_APT_CFG39_REG = CH3_RX_APT_CFG39;
reg [`GTME5_QUAD__CH3_RX_APT_CFG4_SZ-1:0] CH3_RX_APT_CFG4_REG = CH3_RX_APT_CFG4;
reg [`GTME5_QUAD__CH3_RX_APT_CFG40_SZ-1:0] CH3_RX_APT_CFG40_REG = CH3_RX_APT_CFG40;
reg [`GTME5_QUAD__CH3_RX_APT_CFG41_SZ-1:0] CH3_RX_APT_CFG41_REG = CH3_RX_APT_CFG41;
reg [`GTME5_QUAD__CH3_RX_APT_CFG42_SZ-1:0] CH3_RX_APT_CFG42_REG = CH3_RX_APT_CFG42;
reg [`GTME5_QUAD__CH3_RX_APT_CFG43_SZ-1:0] CH3_RX_APT_CFG43_REG = CH3_RX_APT_CFG43;
reg [`GTME5_QUAD__CH3_RX_APT_CFG44_SZ-1:0] CH3_RX_APT_CFG44_REG = CH3_RX_APT_CFG44;
reg [`GTME5_QUAD__CH3_RX_APT_CFG45_SZ-1:0] CH3_RX_APT_CFG45_REG = CH3_RX_APT_CFG45;
reg [`GTME5_QUAD__CH3_RX_APT_CFG46_SZ-1:0] CH3_RX_APT_CFG46_REG = CH3_RX_APT_CFG46;
reg [`GTME5_QUAD__CH3_RX_APT_CFG47_SZ-1:0] CH3_RX_APT_CFG47_REG = CH3_RX_APT_CFG47;
reg [`GTME5_QUAD__CH3_RX_APT_CFG48_SZ-1:0] CH3_RX_APT_CFG48_REG = CH3_RX_APT_CFG48;
reg [`GTME5_QUAD__CH3_RX_APT_CFG49_SZ-1:0] CH3_RX_APT_CFG49_REG = CH3_RX_APT_CFG49;
reg [`GTME5_QUAD__CH3_RX_APT_CFG5_SZ-1:0] CH3_RX_APT_CFG5_REG = CH3_RX_APT_CFG5;
reg [`GTME5_QUAD__CH3_RX_APT_CFG50_SZ-1:0] CH3_RX_APT_CFG50_REG = CH3_RX_APT_CFG50;
reg [`GTME5_QUAD__CH3_RX_APT_CFG51_SZ-1:0] CH3_RX_APT_CFG51_REG = CH3_RX_APT_CFG51;
reg [`GTME5_QUAD__CH3_RX_APT_CFG52_SZ-1:0] CH3_RX_APT_CFG52_REG = CH3_RX_APT_CFG52;
reg [`GTME5_QUAD__CH3_RX_APT_CFG53_SZ-1:0] CH3_RX_APT_CFG53_REG = CH3_RX_APT_CFG53;
reg [`GTME5_QUAD__CH3_RX_APT_CFG54_SZ-1:0] CH3_RX_APT_CFG54_REG = CH3_RX_APT_CFG54;
reg [`GTME5_QUAD__CH3_RX_APT_CFG55_SZ-1:0] CH3_RX_APT_CFG55_REG = CH3_RX_APT_CFG55;
reg [`GTME5_QUAD__CH3_RX_APT_CFG56_SZ-1:0] CH3_RX_APT_CFG56_REG = CH3_RX_APT_CFG56;
reg [`GTME5_QUAD__CH3_RX_APT_CFG57_SZ-1:0] CH3_RX_APT_CFG57_REG = CH3_RX_APT_CFG57;
reg [`GTME5_QUAD__CH3_RX_APT_CFG58_SZ-1:0] CH3_RX_APT_CFG58_REG = CH3_RX_APT_CFG58;
reg [`GTME5_QUAD__CH3_RX_APT_CFG6_SZ-1:0] CH3_RX_APT_CFG6_REG = CH3_RX_APT_CFG6;
reg [`GTME5_QUAD__CH3_RX_APT_CFG7_SZ-1:0] CH3_RX_APT_CFG7_REG = CH3_RX_APT_CFG7;
reg [`GTME5_QUAD__CH3_RX_APT_CFG8_SZ-1:0] CH3_RX_APT_CFG8_REG = CH3_RX_APT_CFG8;
reg [`GTME5_QUAD__CH3_RX_APT_CFG9_SZ-1:0] CH3_RX_APT_CFG9_REG = CH3_RX_APT_CFG9;
reg [`GTME5_QUAD__CH3_RX_CAL_CFG0_SZ-1:0] CH3_RX_CAL_CFG0_REG = CH3_RX_CAL_CFG0;
reg [`GTME5_QUAD__CH3_RX_CAL_CFG1_SZ-1:0] CH3_RX_CAL_CFG1_REG = CH3_RX_CAL_CFG1;
reg [`GTME5_QUAD__CH3_RX_CAL_CFG2_SZ-1:0] CH3_RX_CAL_CFG2_REG = CH3_RX_CAL_CFG2;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG0_SZ-1:0] CH3_RX_CDR_CFG0_REG = CH3_RX_CDR_CFG0;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG1_SZ-1:0] CH3_RX_CDR_CFG1_REG = CH3_RX_CDR_CFG1;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG2_SZ-1:0] CH3_RX_CDR_CFG2_REG = CH3_RX_CDR_CFG2;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG3_SZ-1:0] CH3_RX_CDR_CFG3_REG = CH3_RX_CDR_CFG3;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG4_SZ-1:0] CH3_RX_CDR_CFG4_REG = CH3_RX_CDR_CFG4;
reg [`GTME5_QUAD__CH3_RX_CDR_CFG5_SZ-1:0] CH3_RX_CDR_CFG5_REG = CH3_RX_CDR_CFG5;
reg [`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG0_SZ-1:0] CH3_RX_CTLE_ADC_CFG0_REG = CH3_RX_CTLE_ADC_CFG0;
reg [`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG1_SZ-1:0] CH3_RX_CTLE_ADC_CFG1_REG = CH3_RX_CTLE_ADC_CFG1;
reg [`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG2_SZ-1:0] CH3_RX_CTLE_ADC_CFG2_REG = CH3_RX_CTLE_ADC_CFG2;
reg [`GTME5_QUAD__CH3_RX_CTLE_HF_CFG0_SZ-1:0] CH3_RX_CTLE_HF_CFG0_REG = CH3_RX_CTLE_HF_CFG0;
reg [`GTME5_QUAD__CH3_RX_CTLE_HF_CFG1_SZ-1:0] CH3_RX_CTLE_HF_CFG1_REG = CH3_RX_CTLE_HF_CFG1;
reg [`GTME5_QUAD__CH3_RX_DSP_CFG0_SZ-1:0] CH3_RX_DSP_CFG0_REG = CH3_RX_DSP_CFG0;
reg [`GTME5_QUAD__CH3_RX_DSP_CFG1_SZ-1:0] CH3_RX_DSP_CFG1_REG = CH3_RX_DSP_CFG1;
reg [`GTME5_QUAD__CH3_RX_MISC_CFG1_SZ-1:0] CH3_RX_MISC_CFG1_REG = CH3_RX_MISC_CFG1;
reg [`GTME5_QUAD__CH3_RX_PAD_CFG0_SZ-1:0] CH3_RX_PAD_CFG0_REG = CH3_RX_PAD_CFG0;
reg [`GTME5_QUAD__CH3_RX_PAD_CFG1_SZ-1:0] CH3_RX_PAD_CFG1_REG = CH3_RX_PAD_CFG1;
reg [`GTME5_QUAD__CH3_RX_PCS_CFG0_SZ-1:0] CH3_RX_PCS_CFG0_REG = CH3_RX_PCS_CFG0;
reg [`GTME5_QUAD__CH3_RX_PCS_CFG1_SZ-1:0] CH3_RX_PCS_CFG1_REG = CH3_RX_PCS_CFG1;
reg [`GTME5_QUAD__CH3_RX_RSV_CFG0_SZ-1:0] CH3_RX_RSV_CFG0_REG = CH3_RX_RSV_CFG0;
reg [`GTME5_QUAD__CH3_RX_RSV_CFG1_SZ-1:0] CH3_RX_RSV_CFG1_REG = CH3_RX_RSV_CFG1;
reg [`GTME5_QUAD__CH3_RX_SPARE_CFG0_SZ-1:0] CH3_RX_SPARE_CFG0_REG = CH3_RX_SPARE_CFG0;
reg [`GTME5_QUAD__CH3_SIM_MODE_SZ:1] CH3_SIM_MODE_REG = CH3_SIM_MODE;
reg [`GTME5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS_SZ:1] CH3_SIM_RECEIVER_DETECT_PASS_REG = CH3_SIM_RECEIVER_DETECT_PASS;
reg [`GTME5_QUAD__CH3_SIM_RESET_SPEEDUP_SZ:1] CH3_SIM_RESET_SPEEDUP_REG = CH3_SIM_RESET_SPEEDUP;
real CH3_TXOUTCLK_FREQ_REG = CH3_TXOUTCLK_FREQ;
real CH3_TXOUTCLK_REF_FREQ_REG = CH3_TXOUTCLK_REF_FREQ;
reg [`GTME5_QUAD__CH3_TXOUTCLK_REF_SOURCE_SZ:1] CH3_TXOUTCLK_REF_SOURCE_REG = CH3_TXOUTCLK_REF_SOURCE;
reg [`GTME5_QUAD__CH3_TX_CAL_CFG0_SZ-1:0] CH3_TX_CAL_CFG0_REG = CH3_TX_CAL_CFG0;
reg [`GTME5_QUAD__CH3_TX_CAL_CFG1_SZ-1:0] CH3_TX_CAL_CFG1_REG = CH3_TX_CAL_CFG1;
reg [`GTME5_QUAD__CH3_TX_CAL_CFG2_SZ-1:0] CH3_TX_CAL_CFG2_REG = CH3_TX_CAL_CFG2;
reg [`GTME5_QUAD__CH3_TX_CTRL_CFG0_SZ-1:0] CH3_TX_CTRL_CFG0_REG = CH3_TX_CTRL_CFG0;
reg [`GTME5_QUAD__CH3_TX_CTRL_CFG1_SZ-1:0] CH3_TX_CTRL_CFG1_REG = CH3_TX_CTRL_CFG1;
reg [`GTME5_QUAD__CH3_TX_CTRL_CFG2_SZ-1:0] CH3_TX_CTRL_CFG2_REG = CH3_TX_CTRL_CFG2;
reg [`GTME5_QUAD__CH3_TX_CTRL_CFG3_SZ-1:0] CH3_TX_CTRL_CFG3_REG = CH3_TX_CTRL_CFG3;
reg [`GTME5_QUAD__CH3_TX_MISC_CFG0_SZ-1:0] CH3_TX_MISC_CFG0_REG = CH3_TX_MISC_CFG0;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG0_SZ-1:0] CH3_TX_PCS_CFG0_REG = CH3_TX_PCS_CFG0;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG1_SZ-1:0] CH3_TX_PCS_CFG1_REG = CH3_TX_PCS_CFG1;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG2_SZ-1:0] CH3_TX_PCS_CFG2_REG = CH3_TX_PCS_CFG2;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG3_SZ-1:0] CH3_TX_PCS_CFG3_REG = CH3_TX_PCS_CFG3;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG4_SZ-1:0] CH3_TX_PCS_CFG4_REG = CH3_TX_PCS_CFG4;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG5_SZ-1:0] CH3_TX_PCS_CFG5_REG = CH3_TX_PCS_CFG5;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG6_SZ-1:0] CH3_TX_PCS_CFG6_REG = CH3_TX_PCS_CFG6;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG7_SZ-1:0] CH3_TX_PCS_CFG7_REG = CH3_TX_PCS_CFG7;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG8_SZ-1:0] CH3_TX_PCS_CFG8_REG = CH3_TX_PCS_CFG8;
reg [`GTME5_QUAD__CH3_TX_PCS_CFG9_SZ-1:0] CH3_TX_PCS_CFG9_REG = CH3_TX_PCS_CFG9;
reg [`GTME5_QUAD__CHANNEL_CONNECTIVITY_SZ:1] CHANNEL_CONNECTIVITY_REG = CHANNEL_CONNECTIVITY;
reg [`GTME5_QUAD__CTRL_RSV_CFG0_SZ-1:0] CTRL_RSV_CFG0_REG = CTRL_RSV_CFG0;
reg [`GTME5_QUAD__CTRL_RSV_CFG1_SZ-1:0] CTRL_RSV_CFG1_REG = CTRL_RSV_CFG1;
reg HS0_LCPLL_IPS_PIN_EN_REG = HS0_LCPLL_IPS_PIN_EN;
reg [`GTME5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL_SZ-1:0] HS0_LCPLL_IPS_REFCLK_SEL_REG = HS0_LCPLL_IPS_REFCLK_SEL;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP0_SZ-1:0] HS0_LCPLL_REFCLK_MAP0_REG = HS0_LCPLL_REFCLK_MAP0;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP1_SZ-1:0] HS0_LCPLL_REFCLK_MAP1_REG = HS0_LCPLL_REFCLK_MAP1;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP2_SZ-1:0] HS0_LCPLL_REFCLK_MAP2_REG = HS0_LCPLL_REFCLK_MAP2;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP3_SZ-1:0] HS0_LCPLL_REFCLK_MAP3_REG = HS0_LCPLL_REFCLK_MAP3;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP4_SZ-1:0] HS0_LCPLL_REFCLK_MAP4_REG = HS0_LCPLL_REFCLK_MAP4;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP5_SZ-1:0] HS0_LCPLL_REFCLK_MAP5_REG = HS0_LCPLL_REFCLK_MAP5;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP6_SZ-1:0] HS0_LCPLL_REFCLK_MAP6_REG = HS0_LCPLL_REFCLK_MAP6;
reg [`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP7_SZ-1:0] HS0_LCPLL_REFCLK_MAP7_REG = HS0_LCPLL_REFCLK_MAP7;
reg HS1_LCPLL_IPS_PIN_EN_REG = HS1_LCPLL_IPS_PIN_EN;
reg [`GTME5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL_SZ-1:0] HS1_LCPLL_IPS_REFCLK_SEL_REG = HS1_LCPLL_IPS_REFCLK_SEL;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP0_SZ-1:0] HS1_LCPLL_REFCLK_MAP0_REG = HS1_LCPLL_REFCLK_MAP0;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP1_SZ-1:0] HS1_LCPLL_REFCLK_MAP1_REG = HS1_LCPLL_REFCLK_MAP1;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP2_SZ-1:0] HS1_LCPLL_REFCLK_MAP2_REG = HS1_LCPLL_REFCLK_MAP2;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP3_SZ-1:0] HS1_LCPLL_REFCLK_MAP3_REG = HS1_LCPLL_REFCLK_MAP3;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP4_SZ-1:0] HS1_LCPLL_REFCLK_MAP4_REG = HS1_LCPLL_REFCLK_MAP4;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP5_SZ-1:0] HS1_LCPLL_REFCLK_MAP5_REG = HS1_LCPLL_REFCLK_MAP5;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP6_SZ-1:0] HS1_LCPLL_REFCLK_MAP6_REG = HS1_LCPLL_REFCLK_MAP6;
reg [`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP7_SZ-1:0] HS1_LCPLL_REFCLK_MAP7_REG = HS1_LCPLL_REFCLK_MAP7;
reg [`GTME5_QUAD__HSCLK0_HSDIST_CFG_SZ-1:0] HSCLK0_HSDIST_CFG_REG = HSCLK0_HSDIST_CFG;
reg HSCLK0_INSTANTIATED_REG = HSCLK0_INSTANTIATED;
reg [`GTME5_QUAD__HSCLK0_LCPLL_CFG0_SZ-1:0] HSCLK0_LCPLL_CFG0_REG = HSCLK0_LCPLL_CFG0;
reg [`GTME5_QUAD__HSCLK0_LCPLL_CFG1_SZ-1:0] HSCLK0_LCPLL_CFG1_REG = HSCLK0_LCPLL_CFG1;
reg [`GTME5_QUAD__HSCLK0_LCPLL_CFG2_SZ-1:0] HSCLK0_LCPLL_CFG2_REG = HSCLK0_LCPLL_CFG2;
reg [`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG0_SZ-1:0] HSCLK0_LCPLL_LGC_CFG0_REG = HSCLK0_LCPLL_LGC_CFG0;
reg [`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG1_SZ-1:0] HSCLK0_LCPLL_LGC_CFG1_REG = HSCLK0_LCPLL_LGC_CFG1;
reg [`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG2_SZ-1:0] HSCLK0_LCPLL_LGC_CFG2_REG = HSCLK0_LCPLL_LGC_CFG2;
reg [`GTME5_QUAD__HSCLK0_RXRECCLK_SEL_SZ-1:0] HSCLK0_RXRECCLK_SEL_REG = HSCLK0_RXRECCLK_SEL;
reg [`GTME5_QUAD__HSCLK1_HSDIST_CFG_SZ-1:0] HSCLK1_HSDIST_CFG_REG = HSCLK1_HSDIST_CFG;
reg HSCLK1_INSTANTIATED_REG = HSCLK1_INSTANTIATED;
reg [`GTME5_QUAD__HSCLK1_LCPLL_CFG0_SZ-1:0] HSCLK1_LCPLL_CFG0_REG = HSCLK1_LCPLL_CFG0;
reg [`GTME5_QUAD__HSCLK1_LCPLL_CFG1_SZ-1:0] HSCLK1_LCPLL_CFG1_REG = HSCLK1_LCPLL_CFG1;
reg [`GTME5_QUAD__HSCLK1_LCPLL_CFG2_SZ-1:0] HSCLK1_LCPLL_CFG2_REG = HSCLK1_LCPLL_CFG2;
reg [`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG0_SZ-1:0] HSCLK1_LCPLL_LGC_CFG0_REG = HSCLK1_LCPLL_LGC_CFG0;
reg [`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG1_SZ-1:0] HSCLK1_LCPLL_LGC_CFG1_REG = HSCLK1_LCPLL_LGC_CFG1;
reg [`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG2_SZ-1:0] HSCLK1_LCPLL_LGC_CFG2_REG = HSCLK1_LCPLL_LGC_CFG2;
reg [`GTME5_QUAD__HSCLK1_RXRECCLK_SEL_SZ-1:0] HSCLK1_RXRECCLK_SEL_REG = HSCLK1_RXRECCLK_SEL;
reg [`GTME5_QUAD__MEMORY_INIT_FILE_SZ:1] MEMORY_INIT_FILE_REG = MEMORY_INIT_FILE;
reg [`GTME5_QUAD__MST_RESET_CFG_SZ-1:0] MST_RESET_CFG_REG = MST_RESET_CFG;
reg [`GTME5_QUAD__PIN_CFG0_SZ-1:0] PIN_CFG0_REG = PIN_CFG0;
reg [`GTME5_QUAD__POR_CFG_SZ-1:0] POR_CFG_REG = POR_CFG;
reg QUAD_INSTANTIATED_REG = QUAD_INSTANTIATED;
reg [`GTME5_QUAD__QUAD_SIM_MODE_SZ:1] QUAD_SIM_MODE_REG = QUAD_SIM_MODE;
reg [`GTME5_QUAD__QUAD_SIM_RESET_SPEEDUP_SZ:1] QUAD_SIM_RESET_SPEEDUP_REG = QUAD_SIM_RESET_SPEEDUP;
reg [`GTME5_QUAD__RCALBG0_CFG0_SZ-1:0] RCALBG0_CFG0_REG = RCALBG0_CFG0;
reg [`GTME5_QUAD__RCALBG0_CFG1_SZ-1:0] RCALBG0_CFG1_REG = RCALBG0_CFG1;
reg [`GTME5_QUAD__RCALBG0_CFG2_SZ-1:0] RCALBG0_CFG2_REG = RCALBG0_CFG2;
reg [`GTME5_QUAD__RCALBG0_CFG3_SZ-1:0] RCALBG0_CFG3_REG = RCALBG0_CFG3;
reg [`GTME5_QUAD__RCALBG0_CFG4_SZ-1:0] RCALBG0_CFG4_REG = RCALBG0_CFG4;
reg [`GTME5_QUAD__RCALBG0_CFG5_SZ-1:0] RCALBG0_CFG5_REG = RCALBG0_CFG5;
reg [`GTME5_QUAD__RCALBG1_CFG0_SZ-1:0] RCALBG1_CFG0_REG = RCALBG1_CFG0;
reg [`GTME5_QUAD__RCALBG1_CFG1_SZ-1:0] RCALBG1_CFG1_REG = RCALBG1_CFG1;
reg [`GTME5_QUAD__RCALBG1_CFG2_SZ-1:0] RCALBG1_CFG2_REG = RCALBG1_CFG2;
reg [`GTME5_QUAD__RCALBG1_CFG3_SZ-1:0] RCALBG1_CFG3_REG = RCALBG1_CFG3;
reg [`GTME5_QUAD__RCALBG1_CFG4_SZ-1:0] RCALBG1_CFG4_REG = RCALBG1_CFG4;
reg [`GTME5_QUAD__RCALBG1_CFG5_SZ-1:0] RCALBG1_CFG5_REG = RCALBG1_CFG5;
reg [`GTME5_QUAD__RXRSTDONE_DIST_SEL_SZ-1:0] RXRSTDONE_DIST_SEL_REG = RXRSTDONE_DIST_SEL;
reg [`GTME5_QUAD__SIM_VERSION_SZ-1:0] SIM_VERSION_REG = SIM_VERSION;
reg [`GTME5_QUAD__STAT_NPI_REG_LIST_SZ:1] STAT_NPI_REG_LIST_REG = STAT_NPI_REG_LIST;
reg [`GTME5_QUAD__TERMPROG_CFG_SZ-1:0] TERMPROG_CFG_REG = TERMPROG_CFG;
reg [`GTME5_QUAD__TXRSTDONE_DIST_SEL_SZ-1:0] TXRSTDONE_DIST_SEL_REG = TXRSTDONE_DIST_SEL;
reg [`GTME5_QUAD__UB_CFG0_SZ-1:0] UB_CFG0_REG = UB_CFG0;

initial begin
  ATTR[`GTME5_QUAD__A_CFG0] = A_CFG0;
  ATTR[`GTME5_QUAD__A_CFG1] = A_CFG1;
  ATTR[`GTME5_QUAD__A_CFG2] = A_CFG2;
  ATTR[`GTME5_QUAD__A_CFG3] = A_CFG3;
  ATTR[`GTME5_QUAD__A_CFG4] = A_CFG4;
  ATTR[`GTME5_QUAD__A_CFG5] = A_CFG5;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG0] = CH0_CHCLK_CFG0;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG1] = CH0_CHCLK_CFG1;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG2] = CH0_CHCLK_CFG2;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG3] = CH0_CHCLK_CFG3;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG4] = CH0_CHCLK_CFG4;
  ATTR[`GTME5_QUAD__CH0_CHCLK_CFG5] = CH0_CHCLK_CFG5;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG0] = CH0_EYESCAN_CFG0;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG1] = CH0_EYESCAN_CFG1;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG2] = CH0_EYESCAN_CFG2;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG3] = CH0_EYESCAN_CFG3;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG4] = CH0_EYESCAN_CFG4;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG5] = CH0_EYESCAN_CFG5;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG6] = CH0_EYESCAN_CFG6;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG7] = CH0_EYESCAN_CFG7;
  ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG8] = CH0_EYESCAN_CFG8;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG0] = CH0_FABRIC_INTF_CFG0;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG1] = CH0_FABRIC_INTF_CFG1;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG2] = CH0_FABRIC_INTF_CFG2;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG3] = CH0_FABRIC_INTF_CFG3;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG4] = CH0_FABRIC_INTF_CFG4;
  ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG5] = CH0_FABRIC_INTF_CFG5;
  ATTR[`GTME5_QUAD__CH0_INSTANTIATED] = CH0_INSTANTIATED;
  ATTR[`GTME5_QUAD__CH0_MONITOR_CFG0] = CH0_MONITOR_CFG0;
  ATTR[`GTME5_QUAD__CH0_PMA_MISC_CFG0] = CH0_PMA_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH0_RESET_BYP_HDSHK_CFG] = CH0_RESET_BYP_HDSHK_CFG;
  ATTR[`GTME5_QUAD__CH0_RESET_CFG] = CH0_RESET_CFG;
  ATTR[`GTME5_QUAD__CH0_RESET_LOOPER_ID_CFG] = CH0_RESET_LOOPER_ID_CFG;
  ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG0] = CH0_RESET_LOOP_ID_CFG0;
  ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG1] = CH0_RESET_LOOP_ID_CFG1;
  ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG2] = CH0_RESET_LOOP_ID_CFG2;
  ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG0] = CH0_RESET_TIME_CFG0;
  ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG1] = CH0_RESET_TIME_CFG1;
  ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG2] = CH0_RESET_TIME_CFG2;
  ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG3] = CH0_RESET_TIME_CFG3;
  ATTR[`GTME5_QUAD__CH0_RXOUTCLK_FREQ] = $realtobits(CH0_RXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH0_RXOUTCLK_REF_FREQ] = $realtobits(CH0_RXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH0_RXOUTCLK_REF_SOURCE] = CH0_RXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG0] = CH0_RX_APT_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG10] = CH0_RX_APT_CFG10;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG11] = CH0_RX_APT_CFG11;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG12] = CH0_RX_APT_CFG12;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG13] = CH0_RX_APT_CFG13;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG14] = CH0_RX_APT_CFG14;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG15] = CH0_RX_APT_CFG15;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG16] = CH0_RX_APT_CFG16;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG17] = CH0_RX_APT_CFG17;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG18] = CH0_RX_APT_CFG18;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG19] = CH0_RX_APT_CFG19;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG1] = CH0_RX_APT_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG20] = CH0_RX_APT_CFG20;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG21] = CH0_RX_APT_CFG21;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG22] = CH0_RX_APT_CFG22;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG23] = CH0_RX_APT_CFG23;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG24] = CH0_RX_APT_CFG24;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG25] = CH0_RX_APT_CFG25;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG26] = CH0_RX_APT_CFG26;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG27] = CH0_RX_APT_CFG27;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG28] = CH0_RX_APT_CFG28;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG29] = CH0_RX_APT_CFG29;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG2] = CH0_RX_APT_CFG2;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG30] = CH0_RX_APT_CFG30;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG31] = CH0_RX_APT_CFG31;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG32] = CH0_RX_APT_CFG32;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG33] = CH0_RX_APT_CFG33;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG34] = CH0_RX_APT_CFG34;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG35] = CH0_RX_APT_CFG35;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG36] = CH0_RX_APT_CFG36;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG37] = CH0_RX_APT_CFG37;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG38] = CH0_RX_APT_CFG38;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG39] = CH0_RX_APT_CFG39;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG3] = CH0_RX_APT_CFG3;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG40] = CH0_RX_APT_CFG40;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG41] = CH0_RX_APT_CFG41;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG42] = CH0_RX_APT_CFG42;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG43] = CH0_RX_APT_CFG43;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG44] = CH0_RX_APT_CFG44;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG45] = CH0_RX_APT_CFG45;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG46] = CH0_RX_APT_CFG46;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG47] = CH0_RX_APT_CFG47;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG48] = CH0_RX_APT_CFG48;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG49] = CH0_RX_APT_CFG49;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG4] = CH0_RX_APT_CFG4;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG50] = CH0_RX_APT_CFG50;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG51] = CH0_RX_APT_CFG51;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG52] = CH0_RX_APT_CFG52;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG53] = CH0_RX_APT_CFG53;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG54] = CH0_RX_APT_CFG54;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG55] = CH0_RX_APT_CFG55;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG56] = CH0_RX_APT_CFG56;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG57] = CH0_RX_APT_CFG57;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG58] = CH0_RX_APT_CFG58;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG5] = CH0_RX_APT_CFG5;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG6] = CH0_RX_APT_CFG6;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG7] = CH0_RX_APT_CFG7;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG8] = CH0_RX_APT_CFG8;
  ATTR[`GTME5_QUAD__CH0_RX_APT_CFG9] = CH0_RX_APT_CFG9;
  ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG0] = CH0_RX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG1] = CH0_RX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG2] = CH0_RX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG0] = CH0_RX_CDR_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG1] = CH0_RX_CDR_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG2] = CH0_RX_CDR_CFG2;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG3] = CH0_RX_CDR_CFG3;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG4] = CH0_RX_CDR_CFG4;
  ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG5] = CH0_RX_CDR_CFG5;
  ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG0] = CH0_RX_CTLE_ADC_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG1] = CH0_RX_CTLE_ADC_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG2] = CH0_RX_CTLE_ADC_CFG2;
  ATTR[`GTME5_QUAD__CH0_RX_CTLE_HF_CFG0] = CH0_RX_CTLE_HF_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_CTLE_HF_CFG1] = CH0_RX_CTLE_HF_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_DSP_CFG0] = CH0_RX_DSP_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_DSP_CFG1] = CH0_RX_DSP_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_MISC_CFG1] = CH0_RX_MISC_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_PAD_CFG0] = CH0_RX_PAD_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_PAD_CFG1] = CH0_RX_PAD_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_PCS_CFG0] = CH0_RX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_PCS_CFG1] = CH0_RX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_RSV_CFG0] = CH0_RX_RSV_CFG0;
  ATTR[`GTME5_QUAD__CH0_RX_RSV_CFG1] = CH0_RX_RSV_CFG1;
  ATTR[`GTME5_QUAD__CH0_RX_SPARE_CFG0] = CH0_RX_SPARE_CFG0;
  ATTR[`GTME5_QUAD__CH0_SIM_MODE] = CH0_SIM_MODE;
  ATTR[`GTME5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS] = CH0_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTME5_QUAD__CH0_SIM_RESET_SPEEDUP] = CH0_SIM_RESET_SPEEDUP;
  ATTR[`GTME5_QUAD__CH0_TXOUTCLK_FREQ] = $realtobits(CH0_TXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH0_TXOUTCLK_REF_FREQ] = $realtobits(CH0_TXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH0_TXOUTCLK_REF_SOURCE] = CH0_TXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG0] = CH0_TX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG1] = CH0_TX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG2] = CH0_TX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG0] = CH0_TX_CTRL_CFG0;
  ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG1] = CH0_TX_CTRL_CFG1;
  ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG2] = CH0_TX_CTRL_CFG2;
  ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG3] = CH0_TX_CTRL_CFG3;
  ATTR[`GTME5_QUAD__CH0_TX_MISC_CFG0] = CH0_TX_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG0] = CH0_TX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG1] = CH0_TX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG2] = CH0_TX_PCS_CFG2;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG3] = CH0_TX_PCS_CFG3;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG4] = CH0_TX_PCS_CFG4;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG5] = CH0_TX_PCS_CFG5;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG6] = CH0_TX_PCS_CFG6;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG7] = CH0_TX_PCS_CFG7;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG8] = CH0_TX_PCS_CFG8;
  ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG9] = CH0_TX_PCS_CFG9;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG0] = CH1_CHCLK_CFG0;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG1] = CH1_CHCLK_CFG1;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG2] = CH1_CHCLK_CFG2;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG3] = CH1_CHCLK_CFG3;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG4] = CH1_CHCLK_CFG4;
  ATTR[`GTME5_QUAD__CH1_CHCLK_CFG5] = CH1_CHCLK_CFG5;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG0] = CH1_EYESCAN_CFG0;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG1] = CH1_EYESCAN_CFG1;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG2] = CH1_EYESCAN_CFG2;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG3] = CH1_EYESCAN_CFG3;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG4] = CH1_EYESCAN_CFG4;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG5] = CH1_EYESCAN_CFG5;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG6] = CH1_EYESCAN_CFG6;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG7] = CH1_EYESCAN_CFG7;
  ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG8] = CH1_EYESCAN_CFG8;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG0] = CH1_FABRIC_INTF_CFG0;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG1] = CH1_FABRIC_INTF_CFG1;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG2] = CH1_FABRIC_INTF_CFG2;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG3] = CH1_FABRIC_INTF_CFG3;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG4] = CH1_FABRIC_INTF_CFG4;
  ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG5] = CH1_FABRIC_INTF_CFG5;
  ATTR[`GTME5_QUAD__CH1_INSTANTIATED] = CH1_INSTANTIATED;
  ATTR[`GTME5_QUAD__CH1_MONITOR_CFG0] = CH1_MONITOR_CFG0;
  ATTR[`GTME5_QUAD__CH1_PMA_MISC_CFG0] = CH1_PMA_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH1_RESET_BYP_HDSHK_CFG] = CH1_RESET_BYP_HDSHK_CFG;
  ATTR[`GTME5_QUAD__CH1_RESET_CFG] = CH1_RESET_CFG;
  ATTR[`GTME5_QUAD__CH1_RESET_LOOPER_ID_CFG] = CH1_RESET_LOOPER_ID_CFG;
  ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG0] = CH1_RESET_LOOP_ID_CFG0;
  ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG1] = CH1_RESET_LOOP_ID_CFG1;
  ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG2] = CH1_RESET_LOOP_ID_CFG2;
  ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG0] = CH1_RESET_TIME_CFG0;
  ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG1] = CH1_RESET_TIME_CFG1;
  ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG2] = CH1_RESET_TIME_CFG2;
  ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG3] = CH1_RESET_TIME_CFG3;
  ATTR[`GTME5_QUAD__CH1_RXOUTCLK_FREQ] = $realtobits(CH1_RXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH1_RXOUTCLK_REF_FREQ] = $realtobits(CH1_RXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH1_RXOUTCLK_REF_SOURCE] = CH1_RXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG0] = CH1_RX_APT_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG10] = CH1_RX_APT_CFG10;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG11] = CH1_RX_APT_CFG11;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG12] = CH1_RX_APT_CFG12;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG13] = CH1_RX_APT_CFG13;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG14] = CH1_RX_APT_CFG14;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG15] = CH1_RX_APT_CFG15;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG16] = CH1_RX_APT_CFG16;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG17] = CH1_RX_APT_CFG17;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG18] = CH1_RX_APT_CFG18;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG19] = CH1_RX_APT_CFG19;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG1] = CH1_RX_APT_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG20] = CH1_RX_APT_CFG20;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG21] = CH1_RX_APT_CFG21;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG22] = CH1_RX_APT_CFG22;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG23] = CH1_RX_APT_CFG23;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG24] = CH1_RX_APT_CFG24;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG25] = CH1_RX_APT_CFG25;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG26] = CH1_RX_APT_CFG26;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG27] = CH1_RX_APT_CFG27;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG28] = CH1_RX_APT_CFG28;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG29] = CH1_RX_APT_CFG29;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG2] = CH1_RX_APT_CFG2;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG30] = CH1_RX_APT_CFG30;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG31] = CH1_RX_APT_CFG31;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG32] = CH1_RX_APT_CFG32;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG33] = CH1_RX_APT_CFG33;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG34] = CH1_RX_APT_CFG34;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG35] = CH1_RX_APT_CFG35;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG36] = CH1_RX_APT_CFG36;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG37] = CH1_RX_APT_CFG37;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG38] = CH1_RX_APT_CFG38;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG39] = CH1_RX_APT_CFG39;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG3] = CH1_RX_APT_CFG3;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG40] = CH1_RX_APT_CFG40;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG41] = CH1_RX_APT_CFG41;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG42] = CH1_RX_APT_CFG42;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG43] = CH1_RX_APT_CFG43;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG44] = CH1_RX_APT_CFG44;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG45] = CH1_RX_APT_CFG45;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG46] = CH1_RX_APT_CFG46;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG47] = CH1_RX_APT_CFG47;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG48] = CH1_RX_APT_CFG48;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG49] = CH1_RX_APT_CFG49;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG4] = CH1_RX_APT_CFG4;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG50] = CH1_RX_APT_CFG50;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG51] = CH1_RX_APT_CFG51;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG52] = CH1_RX_APT_CFG52;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG53] = CH1_RX_APT_CFG53;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG54] = CH1_RX_APT_CFG54;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG55] = CH1_RX_APT_CFG55;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG56] = CH1_RX_APT_CFG56;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG57] = CH1_RX_APT_CFG57;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG58] = CH1_RX_APT_CFG58;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG5] = CH1_RX_APT_CFG5;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG6] = CH1_RX_APT_CFG6;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG7] = CH1_RX_APT_CFG7;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG8] = CH1_RX_APT_CFG8;
  ATTR[`GTME5_QUAD__CH1_RX_APT_CFG9] = CH1_RX_APT_CFG9;
  ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG0] = CH1_RX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG1] = CH1_RX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG2] = CH1_RX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG0] = CH1_RX_CDR_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG1] = CH1_RX_CDR_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG2] = CH1_RX_CDR_CFG2;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG3] = CH1_RX_CDR_CFG3;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG4] = CH1_RX_CDR_CFG4;
  ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG5] = CH1_RX_CDR_CFG5;
  ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG0] = CH1_RX_CTLE_ADC_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG1] = CH1_RX_CTLE_ADC_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG2] = CH1_RX_CTLE_ADC_CFG2;
  ATTR[`GTME5_QUAD__CH1_RX_CTLE_HF_CFG0] = CH1_RX_CTLE_HF_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_CTLE_HF_CFG1] = CH1_RX_CTLE_HF_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_DSP_CFG0] = CH1_RX_DSP_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_DSP_CFG1] = CH1_RX_DSP_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_MISC_CFG1] = CH1_RX_MISC_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_PAD_CFG0] = CH1_RX_PAD_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_PAD_CFG1] = CH1_RX_PAD_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_PCS_CFG0] = CH1_RX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_PCS_CFG1] = CH1_RX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_RSV_CFG0] = CH1_RX_RSV_CFG0;
  ATTR[`GTME5_QUAD__CH1_RX_RSV_CFG1] = CH1_RX_RSV_CFG1;
  ATTR[`GTME5_QUAD__CH1_RX_SPARE_CFG0] = CH1_RX_SPARE_CFG0;
  ATTR[`GTME5_QUAD__CH1_SIM_MODE] = CH1_SIM_MODE;
  ATTR[`GTME5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS] = CH1_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTME5_QUAD__CH1_SIM_RESET_SPEEDUP] = CH1_SIM_RESET_SPEEDUP;
  ATTR[`GTME5_QUAD__CH1_TXOUTCLK_FREQ] = $realtobits(CH1_TXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH1_TXOUTCLK_REF_FREQ] = $realtobits(CH1_TXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH1_TXOUTCLK_REF_SOURCE] = CH1_TXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG0] = CH1_TX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG1] = CH1_TX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG2] = CH1_TX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG0] = CH1_TX_CTRL_CFG0;
  ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG1] = CH1_TX_CTRL_CFG1;
  ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG2] = CH1_TX_CTRL_CFG2;
  ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG3] = CH1_TX_CTRL_CFG3;
  ATTR[`GTME5_QUAD__CH1_TX_MISC_CFG0] = CH1_TX_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG0] = CH1_TX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG1] = CH1_TX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG2] = CH1_TX_PCS_CFG2;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG3] = CH1_TX_PCS_CFG3;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG4] = CH1_TX_PCS_CFG4;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG5] = CH1_TX_PCS_CFG5;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG6] = CH1_TX_PCS_CFG6;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG7] = CH1_TX_PCS_CFG7;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG8] = CH1_TX_PCS_CFG8;
  ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG9] = CH1_TX_PCS_CFG9;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG0] = CH2_CHCLK_CFG0;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG1] = CH2_CHCLK_CFG1;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG2] = CH2_CHCLK_CFG2;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG3] = CH2_CHCLK_CFG3;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG4] = CH2_CHCLK_CFG4;
  ATTR[`GTME5_QUAD__CH2_CHCLK_CFG5] = CH2_CHCLK_CFG5;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG0] = CH2_EYESCAN_CFG0;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG1] = CH2_EYESCAN_CFG1;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG2] = CH2_EYESCAN_CFG2;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG3] = CH2_EYESCAN_CFG3;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG4] = CH2_EYESCAN_CFG4;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG5] = CH2_EYESCAN_CFG5;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG6] = CH2_EYESCAN_CFG6;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG7] = CH2_EYESCAN_CFG7;
  ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG8] = CH2_EYESCAN_CFG8;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG0] = CH2_FABRIC_INTF_CFG0;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG1] = CH2_FABRIC_INTF_CFG1;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG2] = CH2_FABRIC_INTF_CFG2;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG3] = CH2_FABRIC_INTF_CFG3;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG4] = CH2_FABRIC_INTF_CFG4;
  ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG5] = CH2_FABRIC_INTF_CFG5;
  ATTR[`GTME5_QUAD__CH2_INSTANTIATED] = CH2_INSTANTIATED;
  ATTR[`GTME5_QUAD__CH2_MONITOR_CFG0] = CH2_MONITOR_CFG0;
  ATTR[`GTME5_QUAD__CH2_PMA_MISC_CFG0] = CH2_PMA_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH2_RESET_BYP_HDSHK_CFG] = CH2_RESET_BYP_HDSHK_CFG;
  ATTR[`GTME5_QUAD__CH2_RESET_CFG] = CH2_RESET_CFG;
  ATTR[`GTME5_QUAD__CH2_RESET_LOOPER_ID_CFG] = CH2_RESET_LOOPER_ID_CFG;
  ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG0] = CH2_RESET_LOOP_ID_CFG0;
  ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG1] = CH2_RESET_LOOP_ID_CFG1;
  ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG2] = CH2_RESET_LOOP_ID_CFG2;
  ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG0] = CH2_RESET_TIME_CFG0;
  ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG1] = CH2_RESET_TIME_CFG1;
  ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG2] = CH2_RESET_TIME_CFG2;
  ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG3] = CH2_RESET_TIME_CFG3;
  ATTR[`GTME5_QUAD__CH2_RXOUTCLK_FREQ] = $realtobits(CH2_RXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH2_RXOUTCLK_REF_FREQ] = $realtobits(CH2_RXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH2_RXOUTCLK_REF_SOURCE] = CH2_RXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG0] = CH2_RX_APT_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG10] = CH2_RX_APT_CFG10;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG11] = CH2_RX_APT_CFG11;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG12] = CH2_RX_APT_CFG12;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG13] = CH2_RX_APT_CFG13;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG14] = CH2_RX_APT_CFG14;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG15] = CH2_RX_APT_CFG15;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG16] = CH2_RX_APT_CFG16;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG17] = CH2_RX_APT_CFG17;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG18] = CH2_RX_APT_CFG18;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG19] = CH2_RX_APT_CFG19;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG1] = CH2_RX_APT_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG20] = CH2_RX_APT_CFG20;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG21] = CH2_RX_APT_CFG21;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG22] = CH2_RX_APT_CFG22;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG23] = CH2_RX_APT_CFG23;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG24] = CH2_RX_APT_CFG24;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG25] = CH2_RX_APT_CFG25;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG26] = CH2_RX_APT_CFG26;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG27] = CH2_RX_APT_CFG27;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG28] = CH2_RX_APT_CFG28;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG29] = CH2_RX_APT_CFG29;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG2] = CH2_RX_APT_CFG2;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG30] = CH2_RX_APT_CFG30;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG31] = CH2_RX_APT_CFG31;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG32] = CH2_RX_APT_CFG32;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG33] = CH2_RX_APT_CFG33;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG34] = CH2_RX_APT_CFG34;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG35] = CH2_RX_APT_CFG35;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG36] = CH2_RX_APT_CFG36;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG37] = CH2_RX_APT_CFG37;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG38] = CH2_RX_APT_CFG38;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG39] = CH2_RX_APT_CFG39;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG3] = CH2_RX_APT_CFG3;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG40] = CH2_RX_APT_CFG40;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG41] = CH2_RX_APT_CFG41;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG42] = CH2_RX_APT_CFG42;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG43] = CH2_RX_APT_CFG43;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG44] = CH2_RX_APT_CFG44;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG45] = CH2_RX_APT_CFG45;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG46] = CH2_RX_APT_CFG46;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG47] = CH2_RX_APT_CFG47;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG48] = CH2_RX_APT_CFG48;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG49] = CH2_RX_APT_CFG49;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG4] = CH2_RX_APT_CFG4;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG50] = CH2_RX_APT_CFG50;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG51] = CH2_RX_APT_CFG51;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG52] = CH2_RX_APT_CFG52;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG53] = CH2_RX_APT_CFG53;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG54] = CH2_RX_APT_CFG54;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG55] = CH2_RX_APT_CFG55;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG56] = CH2_RX_APT_CFG56;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG57] = CH2_RX_APT_CFG57;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG58] = CH2_RX_APT_CFG58;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG5] = CH2_RX_APT_CFG5;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG6] = CH2_RX_APT_CFG6;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG7] = CH2_RX_APT_CFG7;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG8] = CH2_RX_APT_CFG8;
  ATTR[`GTME5_QUAD__CH2_RX_APT_CFG9] = CH2_RX_APT_CFG9;
  ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG0] = CH2_RX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG1] = CH2_RX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG2] = CH2_RX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG0] = CH2_RX_CDR_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG1] = CH2_RX_CDR_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG2] = CH2_RX_CDR_CFG2;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG3] = CH2_RX_CDR_CFG3;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG4] = CH2_RX_CDR_CFG4;
  ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG5] = CH2_RX_CDR_CFG5;
  ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG0] = CH2_RX_CTLE_ADC_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG1] = CH2_RX_CTLE_ADC_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG2] = CH2_RX_CTLE_ADC_CFG2;
  ATTR[`GTME5_QUAD__CH2_RX_CTLE_HF_CFG0] = CH2_RX_CTLE_HF_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_CTLE_HF_CFG1] = CH2_RX_CTLE_HF_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_DSP_CFG0] = CH2_RX_DSP_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_DSP_CFG1] = CH2_RX_DSP_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_MISC_CFG1] = CH2_RX_MISC_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_PAD_CFG0] = CH2_RX_PAD_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_PAD_CFG1] = CH2_RX_PAD_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_PCS_CFG0] = CH2_RX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_PCS_CFG1] = CH2_RX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_RSV_CFG0] = CH2_RX_RSV_CFG0;
  ATTR[`GTME5_QUAD__CH2_RX_RSV_CFG1] = CH2_RX_RSV_CFG1;
  ATTR[`GTME5_QUAD__CH2_RX_SPARE_CFG0] = CH2_RX_SPARE_CFG0;
  ATTR[`GTME5_QUAD__CH2_SIM_MODE] = CH2_SIM_MODE;
  ATTR[`GTME5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS] = CH2_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTME5_QUAD__CH2_SIM_RESET_SPEEDUP] = CH2_SIM_RESET_SPEEDUP;
  ATTR[`GTME5_QUAD__CH2_TXOUTCLK_FREQ] = $realtobits(CH2_TXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH2_TXOUTCLK_REF_FREQ] = $realtobits(CH2_TXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH2_TXOUTCLK_REF_SOURCE] = CH2_TXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG0] = CH2_TX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG1] = CH2_TX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG2] = CH2_TX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG0] = CH2_TX_CTRL_CFG0;
  ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG1] = CH2_TX_CTRL_CFG1;
  ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG2] = CH2_TX_CTRL_CFG2;
  ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG3] = CH2_TX_CTRL_CFG3;
  ATTR[`GTME5_QUAD__CH2_TX_MISC_CFG0] = CH2_TX_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG0] = CH2_TX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG1] = CH2_TX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG2] = CH2_TX_PCS_CFG2;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG3] = CH2_TX_PCS_CFG3;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG4] = CH2_TX_PCS_CFG4;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG5] = CH2_TX_PCS_CFG5;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG6] = CH2_TX_PCS_CFG6;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG7] = CH2_TX_PCS_CFG7;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG8] = CH2_TX_PCS_CFG8;
  ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG9] = CH2_TX_PCS_CFG9;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG0] = CH3_CHCLK_CFG0;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG1] = CH3_CHCLK_CFG1;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG2] = CH3_CHCLK_CFG2;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG3] = CH3_CHCLK_CFG3;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG4] = CH3_CHCLK_CFG4;
  ATTR[`GTME5_QUAD__CH3_CHCLK_CFG5] = CH3_CHCLK_CFG5;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG0] = CH3_EYESCAN_CFG0;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG1] = CH3_EYESCAN_CFG1;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG2] = CH3_EYESCAN_CFG2;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG3] = CH3_EYESCAN_CFG3;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG4] = CH3_EYESCAN_CFG4;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG5] = CH3_EYESCAN_CFG5;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG6] = CH3_EYESCAN_CFG6;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG7] = CH3_EYESCAN_CFG7;
  ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG8] = CH3_EYESCAN_CFG8;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG0] = CH3_FABRIC_INTF_CFG0;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG1] = CH3_FABRIC_INTF_CFG1;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG2] = CH3_FABRIC_INTF_CFG2;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG3] = CH3_FABRIC_INTF_CFG3;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG4] = CH3_FABRIC_INTF_CFG4;
  ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG5] = CH3_FABRIC_INTF_CFG5;
  ATTR[`GTME5_QUAD__CH3_INSTANTIATED] = CH3_INSTANTIATED;
  ATTR[`GTME5_QUAD__CH3_MONITOR_CFG0] = CH3_MONITOR_CFG0;
  ATTR[`GTME5_QUAD__CH3_PMA_MISC_CFG0] = CH3_PMA_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH3_RESET_BYP_HDSHK_CFG] = CH3_RESET_BYP_HDSHK_CFG;
  ATTR[`GTME5_QUAD__CH3_RESET_CFG] = CH3_RESET_CFG;
  ATTR[`GTME5_QUAD__CH3_RESET_LOOPER_ID_CFG] = CH3_RESET_LOOPER_ID_CFG;
  ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG0] = CH3_RESET_LOOP_ID_CFG0;
  ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG1] = CH3_RESET_LOOP_ID_CFG1;
  ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG2] = CH3_RESET_LOOP_ID_CFG2;
  ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG0] = CH3_RESET_TIME_CFG0;
  ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG1] = CH3_RESET_TIME_CFG1;
  ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG2] = CH3_RESET_TIME_CFG2;
  ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG3] = CH3_RESET_TIME_CFG3;
  ATTR[`GTME5_QUAD__CH3_RXOUTCLK_FREQ] = $realtobits(CH3_RXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH3_RXOUTCLK_REF_FREQ] = $realtobits(CH3_RXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH3_RXOUTCLK_REF_SOURCE] = CH3_RXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG0] = CH3_RX_APT_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG10] = CH3_RX_APT_CFG10;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG11] = CH3_RX_APT_CFG11;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG12] = CH3_RX_APT_CFG12;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG13] = CH3_RX_APT_CFG13;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG14] = CH3_RX_APT_CFG14;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG15] = CH3_RX_APT_CFG15;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG16] = CH3_RX_APT_CFG16;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG17] = CH3_RX_APT_CFG17;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG18] = CH3_RX_APT_CFG18;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG19] = CH3_RX_APT_CFG19;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG1] = CH3_RX_APT_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG20] = CH3_RX_APT_CFG20;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG21] = CH3_RX_APT_CFG21;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG22] = CH3_RX_APT_CFG22;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG23] = CH3_RX_APT_CFG23;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG24] = CH3_RX_APT_CFG24;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG25] = CH3_RX_APT_CFG25;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG26] = CH3_RX_APT_CFG26;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG27] = CH3_RX_APT_CFG27;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG28] = CH3_RX_APT_CFG28;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG29] = CH3_RX_APT_CFG29;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG2] = CH3_RX_APT_CFG2;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG30] = CH3_RX_APT_CFG30;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG31] = CH3_RX_APT_CFG31;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG32] = CH3_RX_APT_CFG32;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG33] = CH3_RX_APT_CFG33;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG34] = CH3_RX_APT_CFG34;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG35] = CH3_RX_APT_CFG35;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG36] = CH3_RX_APT_CFG36;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG37] = CH3_RX_APT_CFG37;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG38] = CH3_RX_APT_CFG38;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG39] = CH3_RX_APT_CFG39;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG3] = CH3_RX_APT_CFG3;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG40] = CH3_RX_APT_CFG40;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG41] = CH3_RX_APT_CFG41;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG42] = CH3_RX_APT_CFG42;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG43] = CH3_RX_APT_CFG43;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG44] = CH3_RX_APT_CFG44;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG45] = CH3_RX_APT_CFG45;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG46] = CH3_RX_APT_CFG46;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG47] = CH3_RX_APT_CFG47;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG48] = CH3_RX_APT_CFG48;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG49] = CH3_RX_APT_CFG49;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG4] = CH3_RX_APT_CFG4;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG50] = CH3_RX_APT_CFG50;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG51] = CH3_RX_APT_CFG51;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG52] = CH3_RX_APT_CFG52;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG53] = CH3_RX_APT_CFG53;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG54] = CH3_RX_APT_CFG54;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG55] = CH3_RX_APT_CFG55;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG56] = CH3_RX_APT_CFG56;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG57] = CH3_RX_APT_CFG57;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG58] = CH3_RX_APT_CFG58;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG5] = CH3_RX_APT_CFG5;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG6] = CH3_RX_APT_CFG6;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG7] = CH3_RX_APT_CFG7;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG8] = CH3_RX_APT_CFG8;
  ATTR[`GTME5_QUAD__CH3_RX_APT_CFG9] = CH3_RX_APT_CFG9;
  ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG0] = CH3_RX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG1] = CH3_RX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG2] = CH3_RX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG0] = CH3_RX_CDR_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG1] = CH3_RX_CDR_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG2] = CH3_RX_CDR_CFG2;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG3] = CH3_RX_CDR_CFG3;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG4] = CH3_RX_CDR_CFG4;
  ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG5] = CH3_RX_CDR_CFG5;
  ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG0] = CH3_RX_CTLE_ADC_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG1] = CH3_RX_CTLE_ADC_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG2] = CH3_RX_CTLE_ADC_CFG2;
  ATTR[`GTME5_QUAD__CH3_RX_CTLE_HF_CFG0] = CH3_RX_CTLE_HF_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_CTLE_HF_CFG1] = CH3_RX_CTLE_HF_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_DSP_CFG0] = CH3_RX_DSP_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_DSP_CFG1] = CH3_RX_DSP_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_MISC_CFG1] = CH3_RX_MISC_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_PAD_CFG0] = CH3_RX_PAD_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_PAD_CFG1] = CH3_RX_PAD_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_PCS_CFG0] = CH3_RX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_PCS_CFG1] = CH3_RX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_RSV_CFG0] = CH3_RX_RSV_CFG0;
  ATTR[`GTME5_QUAD__CH3_RX_RSV_CFG1] = CH3_RX_RSV_CFG1;
  ATTR[`GTME5_QUAD__CH3_RX_SPARE_CFG0] = CH3_RX_SPARE_CFG0;
  ATTR[`GTME5_QUAD__CH3_SIM_MODE] = CH3_SIM_MODE;
  ATTR[`GTME5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS] = CH3_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTME5_QUAD__CH3_SIM_RESET_SPEEDUP] = CH3_SIM_RESET_SPEEDUP;
  ATTR[`GTME5_QUAD__CH3_TXOUTCLK_FREQ] = $realtobits(CH3_TXOUTCLK_FREQ);
  ATTR[`GTME5_QUAD__CH3_TXOUTCLK_REF_FREQ] = $realtobits(CH3_TXOUTCLK_REF_FREQ);
  ATTR[`GTME5_QUAD__CH3_TXOUTCLK_REF_SOURCE] = CH3_TXOUTCLK_REF_SOURCE;
  ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG0] = CH3_TX_CAL_CFG0;
  ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG1] = CH3_TX_CAL_CFG1;
  ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG2] = CH3_TX_CAL_CFG2;
  ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG0] = CH3_TX_CTRL_CFG0;
  ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG1] = CH3_TX_CTRL_CFG1;
  ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG2] = CH3_TX_CTRL_CFG2;
  ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG3] = CH3_TX_CTRL_CFG3;
  ATTR[`GTME5_QUAD__CH3_TX_MISC_CFG0] = CH3_TX_MISC_CFG0;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG0] = CH3_TX_PCS_CFG0;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG1] = CH3_TX_PCS_CFG1;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG2] = CH3_TX_PCS_CFG2;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG3] = CH3_TX_PCS_CFG3;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG4] = CH3_TX_PCS_CFG4;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG5] = CH3_TX_PCS_CFG5;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG6] = CH3_TX_PCS_CFG6;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG7] = CH3_TX_PCS_CFG7;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG8] = CH3_TX_PCS_CFG8;
  ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG9] = CH3_TX_PCS_CFG9;
  ATTR[`GTME5_QUAD__CHANNEL_CONNECTIVITY] = CHANNEL_CONNECTIVITY;
  ATTR[`GTME5_QUAD__CTRL_RSV_CFG0] = CTRL_RSV_CFG0;
  ATTR[`GTME5_QUAD__CTRL_RSV_CFG1] = CTRL_RSV_CFG1;
  ATTR[`GTME5_QUAD__HS0_LCPLL_IPS_PIN_EN] = HS0_LCPLL_IPS_PIN_EN;
  ATTR[`GTME5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL] = HS0_LCPLL_IPS_REFCLK_SEL;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP0] = HS0_LCPLL_REFCLK_MAP0;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP1] = HS0_LCPLL_REFCLK_MAP1;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP2] = HS0_LCPLL_REFCLK_MAP2;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP3] = HS0_LCPLL_REFCLK_MAP3;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP4] = HS0_LCPLL_REFCLK_MAP4;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP5] = HS0_LCPLL_REFCLK_MAP5;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP6] = HS0_LCPLL_REFCLK_MAP6;
  ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP7] = HS0_LCPLL_REFCLK_MAP7;
  ATTR[`GTME5_QUAD__HS1_LCPLL_IPS_PIN_EN] = HS1_LCPLL_IPS_PIN_EN;
  ATTR[`GTME5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL] = HS1_LCPLL_IPS_REFCLK_SEL;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP0] = HS1_LCPLL_REFCLK_MAP0;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP1] = HS1_LCPLL_REFCLK_MAP1;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP2] = HS1_LCPLL_REFCLK_MAP2;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP3] = HS1_LCPLL_REFCLK_MAP3;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP4] = HS1_LCPLL_REFCLK_MAP4;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP5] = HS1_LCPLL_REFCLK_MAP5;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP6] = HS1_LCPLL_REFCLK_MAP6;
  ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP7] = HS1_LCPLL_REFCLK_MAP7;
  ATTR[`GTME5_QUAD__HSCLK0_HSDIST_CFG] = HSCLK0_HSDIST_CFG;
  ATTR[`GTME5_QUAD__HSCLK0_INSTANTIATED] = HSCLK0_INSTANTIATED;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG0] = HSCLK0_LCPLL_CFG0;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG1] = HSCLK0_LCPLL_CFG1;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG2] = HSCLK0_LCPLL_CFG2;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG0] = HSCLK0_LCPLL_LGC_CFG0;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG1] = HSCLK0_LCPLL_LGC_CFG1;
  ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG2] = HSCLK0_LCPLL_LGC_CFG2;
  ATTR[`GTME5_QUAD__HSCLK0_RXRECCLK_SEL] = HSCLK0_RXRECCLK_SEL;
  ATTR[`GTME5_QUAD__HSCLK1_HSDIST_CFG] = HSCLK1_HSDIST_CFG;
  ATTR[`GTME5_QUAD__HSCLK1_INSTANTIATED] = HSCLK1_INSTANTIATED;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG0] = HSCLK1_LCPLL_CFG0;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG1] = HSCLK1_LCPLL_CFG1;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG2] = HSCLK1_LCPLL_CFG2;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG0] = HSCLK1_LCPLL_LGC_CFG0;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG1] = HSCLK1_LCPLL_LGC_CFG1;
  ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG2] = HSCLK1_LCPLL_LGC_CFG2;
  ATTR[`GTME5_QUAD__HSCLK1_RXRECCLK_SEL] = HSCLK1_RXRECCLK_SEL;
  ATTR[`GTME5_QUAD__MEMORY_INIT_FILE] = MEMORY_INIT_FILE;
  ATTR[`GTME5_QUAD__MST_RESET_CFG] = MST_RESET_CFG;
  ATTR[`GTME5_QUAD__PIN_CFG0] = PIN_CFG0;
  ATTR[`GTME5_QUAD__POR_CFG] = POR_CFG;
  ATTR[`GTME5_QUAD__QUAD_INSTANTIATED] = QUAD_INSTANTIATED;
  ATTR[`GTME5_QUAD__QUAD_SIM_MODE] = QUAD_SIM_MODE;
  ATTR[`GTME5_QUAD__QUAD_SIM_RESET_SPEEDUP] = QUAD_SIM_RESET_SPEEDUP;
  ATTR[`GTME5_QUAD__RCALBG0_CFG0] = RCALBG0_CFG0;
  ATTR[`GTME5_QUAD__RCALBG0_CFG1] = RCALBG0_CFG1;
  ATTR[`GTME5_QUAD__RCALBG0_CFG2] = RCALBG0_CFG2;
  ATTR[`GTME5_QUAD__RCALBG0_CFG3] = RCALBG0_CFG3;
  ATTR[`GTME5_QUAD__RCALBG0_CFG4] = RCALBG0_CFG4;
  ATTR[`GTME5_QUAD__RCALBG0_CFG5] = RCALBG0_CFG5;
  ATTR[`GTME5_QUAD__RCALBG1_CFG0] = RCALBG1_CFG0;
  ATTR[`GTME5_QUAD__RCALBG1_CFG1] = RCALBG1_CFG1;
  ATTR[`GTME5_QUAD__RCALBG1_CFG2] = RCALBG1_CFG2;
  ATTR[`GTME5_QUAD__RCALBG1_CFG3] = RCALBG1_CFG3;
  ATTR[`GTME5_QUAD__RCALBG1_CFG4] = RCALBG1_CFG4;
  ATTR[`GTME5_QUAD__RCALBG1_CFG5] = RCALBG1_CFG5;
  ATTR[`GTME5_QUAD__RXRSTDONE_DIST_SEL] = RXRSTDONE_DIST_SEL;
  ATTR[`GTME5_QUAD__SIM_VERSION] = SIM_VERSION;
  ATTR[`GTME5_QUAD__STAT_NPI_REG_LIST] = STAT_NPI_REG_LIST;
  ATTR[`GTME5_QUAD__TERMPROG_CFG] = TERMPROG_CFG;
  ATTR[`GTME5_QUAD__TXRSTDONE_DIST_SEL] = TXRSTDONE_DIST_SEL;
  ATTR[`GTME5_QUAD__UB_CFG0] = UB_CFG0;
end

always @(trig_attr) begin
  A_CFG0_REG = ATTR[`GTME5_QUAD__A_CFG0];
  A_CFG1_REG = ATTR[`GTME5_QUAD__A_CFG1];
  A_CFG2_REG = ATTR[`GTME5_QUAD__A_CFG2];
  A_CFG3_REG = ATTR[`GTME5_QUAD__A_CFG3];
  A_CFG4_REG = ATTR[`GTME5_QUAD__A_CFG4];
  A_CFG5_REG = ATTR[`GTME5_QUAD__A_CFG5];
  CH0_CHCLK_CFG0_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG0];
  CH0_CHCLK_CFG1_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG1];
  CH0_CHCLK_CFG2_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG2];
  CH0_CHCLK_CFG3_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG3];
  CH0_CHCLK_CFG4_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG4];
  CH0_CHCLK_CFG5_REG = ATTR[`GTME5_QUAD__CH0_CHCLK_CFG5];
  CH0_EYESCAN_CFG0_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG0];
  CH0_EYESCAN_CFG1_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG1];
  CH0_EYESCAN_CFG2_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG2];
  CH0_EYESCAN_CFG3_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG3];
  CH0_EYESCAN_CFG4_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG4];
  CH0_EYESCAN_CFG5_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG5];
  CH0_EYESCAN_CFG6_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG6];
  CH0_EYESCAN_CFG7_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG7];
  CH0_EYESCAN_CFG8_REG = ATTR[`GTME5_QUAD__CH0_EYESCAN_CFG8];
  CH0_FABRIC_INTF_CFG0_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG0];
  CH0_FABRIC_INTF_CFG1_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG1];
  CH0_FABRIC_INTF_CFG2_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG2];
  CH0_FABRIC_INTF_CFG3_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG3];
  CH0_FABRIC_INTF_CFG4_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG4];
  CH0_FABRIC_INTF_CFG5_REG = ATTR[`GTME5_QUAD__CH0_FABRIC_INTF_CFG5];
  CH0_INSTANTIATED_REG = ATTR[`GTME5_QUAD__CH0_INSTANTIATED];
  CH0_MONITOR_CFG0_REG = ATTR[`GTME5_QUAD__CH0_MONITOR_CFG0];
  CH0_PMA_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH0_PMA_MISC_CFG0];
  CH0_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTME5_QUAD__CH0_RESET_BYP_HDSHK_CFG];
  CH0_RESET_CFG_REG = ATTR[`GTME5_QUAD__CH0_RESET_CFG];
  CH0_RESET_LOOPER_ID_CFG_REG = ATTR[`GTME5_QUAD__CH0_RESET_LOOPER_ID_CFG];
  CH0_RESET_LOOP_ID_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG0];
  CH0_RESET_LOOP_ID_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG1];
  CH0_RESET_LOOP_ID_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RESET_LOOP_ID_CFG2];
  CH0_RESET_TIME_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG0];
  CH0_RESET_TIME_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG1];
  CH0_RESET_TIME_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG2];
  CH0_RESET_TIME_CFG3_REG = ATTR[`GTME5_QUAD__CH0_RESET_TIME_CFG3];
  CH0_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH0_RXOUTCLK_FREQ]);
  CH0_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH0_RXOUTCLK_REF_FREQ]);
  CH0_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH0_RXOUTCLK_REF_SOURCE];
  CH0_RX_APT_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG0];
  CH0_RX_APT_CFG10_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG10];
  CH0_RX_APT_CFG11_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG11];
  CH0_RX_APT_CFG12_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG12];
  CH0_RX_APT_CFG13_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG13];
  CH0_RX_APT_CFG14_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG14];
  CH0_RX_APT_CFG15_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG15];
  CH0_RX_APT_CFG16_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG16];
  CH0_RX_APT_CFG17_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG17];
  CH0_RX_APT_CFG18_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG18];
  CH0_RX_APT_CFG19_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG19];
  CH0_RX_APT_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG1];
  CH0_RX_APT_CFG20_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG20];
  CH0_RX_APT_CFG21_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG21];
  CH0_RX_APT_CFG22_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG22];
  CH0_RX_APT_CFG23_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG23];
  CH0_RX_APT_CFG24_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG24];
  CH0_RX_APT_CFG25_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG25];
  CH0_RX_APT_CFG26_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG26];
  CH0_RX_APT_CFG27_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG27];
  CH0_RX_APT_CFG28_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG28];
  CH0_RX_APT_CFG29_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG29];
  CH0_RX_APT_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG2];
  CH0_RX_APT_CFG30_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG30];
  CH0_RX_APT_CFG31_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG31];
  CH0_RX_APT_CFG32_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG32];
  CH0_RX_APT_CFG33_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG33];
  CH0_RX_APT_CFG34_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG34];
  CH0_RX_APT_CFG35_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG35];
  CH0_RX_APT_CFG36_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG36];
  CH0_RX_APT_CFG37_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG37];
  CH0_RX_APT_CFG38_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG38];
  CH0_RX_APT_CFG39_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG39];
  CH0_RX_APT_CFG3_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG3];
  CH0_RX_APT_CFG40_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG40];
  CH0_RX_APT_CFG41_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG41];
  CH0_RX_APT_CFG42_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG42];
  CH0_RX_APT_CFG43_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG43];
  CH0_RX_APT_CFG44_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG44];
  CH0_RX_APT_CFG45_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG45];
  CH0_RX_APT_CFG46_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG46];
  CH0_RX_APT_CFG47_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG47];
  CH0_RX_APT_CFG48_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG48];
  CH0_RX_APT_CFG49_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG49];
  CH0_RX_APT_CFG4_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG4];
  CH0_RX_APT_CFG50_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG50];
  CH0_RX_APT_CFG51_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG51];
  CH0_RX_APT_CFG52_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG52];
  CH0_RX_APT_CFG53_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG53];
  CH0_RX_APT_CFG54_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG54];
  CH0_RX_APT_CFG55_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG55];
  CH0_RX_APT_CFG56_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG56];
  CH0_RX_APT_CFG57_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG57];
  CH0_RX_APT_CFG58_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG58];
  CH0_RX_APT_CFG5_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG5];
  CH0_RX_APT_CFG6_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG6];
  CH0_RX_APT_CFG7_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG7];
  CH0_RX_APT_CFG8_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG8];
  CH0_RX_APT_CFG9_REG = ATTR[`GTME5_QUAD__CH0_RX_APT_CFG9];
  CH0_RX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG0];
  CH0_RX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG1];
  CH0_RX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RX_CAL_CFG2];
  CH0_RX_CDR_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG0];
  CH0_RX_CDR_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG1];
  CH0_RX_CDR_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG2];
  CH0_RX_CDR_CFG3_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG3];
  CH0_RX_CDR_CFG4_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG4];
  CH0_RX_CDR_CFG5_REG = ATTR[`GTME5_QUAD__CH0_RX_CDR_CFG5];
  CH0_RX_CTLE_ADC_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG0];
  CH0_RX_CTLE_ADC_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG1];
  CH0_RX_CTLE_ADC_CFG2_REG = ATTR[`GTME5_QUAD__CH0_RX_CTLE_ADC_CFG2];
  CH0_RX_CTLE_HF_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_CTLE_HF_CFG0];
  CH0_RX_CTLE_HF_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_CTLE_HF_CFG1];
  CH0_RX_DSP_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_DSP_CFG0];
  CH0_RX_DSP_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_DSP_CFG1];
  CH0_RX_MISC_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_MISC_CFG1];
  CH0_RX_PAD_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_PAD_CFG0];
  CH0_RX_PAD_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_PAD_CFG1];
  CH0_RX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_PCS_CFG0];
  CH0_RX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_PCS_CFG1];
  CH0_RX_RSV_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_RSV_CFG0];
  CH0_RX_RSV_CFG1_REG = ATTR[`GTME5_QUAD__CH0_RX_RSV_CFG1];
  CH0_RX_SPARE_CFG0_REG = ATTR[`GTME5_QUAD__CH0_RX_SPARE_CFG0];
  CH0_SIM_MODE_REG = ATTR[`GTME5_QUAD__CH0_SIM_MODE];
  CH0_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTME5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS];
  CH0_SIM_RESET_SPEEDUP_REG = ATTR[`GTME5_QUAD__CH0_SIM_RESET_SPEEDUP];
  CH0_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH0_TXOUTCLK_FREQ]);
  CH0_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH0_TXOUTCLK_REF_FREQ]);
  CH0_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH0_TXOUTCLK_REF_SOURCE];
  CH0_TX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG0];
  CH0_TX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG1];
  CH0_TX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH0_TX_CAL_CFG2];
  CH0_TX_CTRL_CFG0_REG = ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG0];
  CH0_TX_CTRL_CFG1_REG = ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG1];
  CH0_TX_CTRL_CFG2_REG = ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG2];
  CH0_TX_CTRL_CFG3_REG = ATTR[`GTME5_QUAD__CH0_TX_CTRL_CFG3];
  CH0_TX_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH0_TX_MISC_CFG0];
  CH0_TX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG0];
  CH0_TX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG1];
  CH0_TX_PCS_CFG2_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG2];
  CH0_TX_PCS_CFG3_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG3];
  CH0_TX_PCS_CFG4_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG4];
  CH0_TX_PCS_CFG5_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG5];
  CH0_TX_PCS_CFG6_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG6];
  CH0_TX_PCS_CFG7_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG7];
  CH0_TX_PCS_CFG8_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG8];
  CH0_TX_PCS_CFG9_REG = ATTR[`GTME5_QUAD__CH0_TX_PCS_CFG9];
  CH1_CHCLK_CFG0_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG0];
  CH1_CHCLK_CFG1_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG1];
  CH1_CHCLK_CFG2_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG2];
  CH1_CHCLK_CFG3_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG3];
  CH1_CHCLK_CFG4_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG4];
  CH1_CHCLK_CFG5_REG = ATTR[`GTME5_QUAD__CH1_CHCLK_CFG5];
  CH1_EYESCAN_CFG0_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG0];
  CH1_EYESCAN_CFG1_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG1];
  CH1_EYESCAN_CFG2_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG2];
  CH1_EYESCAN_CFG3_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG3];
  CH1_EYESCAN_CFG4_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG4];
  CH1_EYESCAN_CFG5_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG5];
  CH1_EYESCAN_CFG6_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG6];
  CH1_EYESCAN_CFG7_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG7];
  CH1_EYESCAN_CFG8_REG = ATTR[`GTME5_QUAD__CH1_EYESCAN_CFG8];
  CH1_FABRIC_INTF_CFG0_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG0];
  CH1_FABRIC_INTF_CFG1_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG1];
  CH1_FABRIC_INTF_CFG2_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG2];
  CH1_FABRIC_INTF_CFG3_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG3];
  CH1_FABRIC_INTF_CFG4_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG4];
  CH1_FABRIC_INTF_CFG5_REG = ATTR[`GTME5_QUAD__CH1_FABRIC_INTF_CFG5];
  CH1_INSTANTIATED_REG = ATTR[`GTME5_QUAD__CH1_INSTANTIATED];
  CH1_MONITOR_CFG0_REG = ATTR[`GTME5_QUAD__CH1_MONITOR_CFG0];
  CH1_PMA_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH1_PMA_MISC_CFG0];
  CH1_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTME5_QUAD__CH1_RESET_BYP_HDSHK_CFG];
  CH1_RESET_CFG_REG = ATTR[`GTME5_QUAD__CH1_RESET_CFG];
  CH1_RESET_LOOPER_ID_CFG_REG = ATTR[`GTME5_QUAD__CH1_RESET_LOOPER_ID_CFG];
  CH1_RESET_LOOP_ID_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG0];
  CH1_RESET_LOOP_ID_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG1];
  CH1_RESET_LOOP_ID_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RESET_LOOP_ID_CFG2];
  CH1_RESET_TIME_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG0];
  CH1_RESET_TIME_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG1];
  CH1_RESET_TIME_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG2];
  CH1_RESET_TIME_CFG3_REG = ATTR[`GTME5_QUAD__CH1_RESET_TIME_CFG3];
  CH1_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH1_RXOUTCLK_FREQ]);
  CH1_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH1_RXOUTCLK_REF_FREQ]);
  CH1_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH1_RXOUTCLK_REF_SOURCE];
  CH1_RX_APT_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG0];
  CH1_RX_APT_CFG10_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG10];
  CH1_RX_APT_CFG11_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG11];
  CH1_RX_APT_CFG12_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG12];
  CH1_RX_APT_CFG13_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG13];
  CH1_RX_APT_CFG14_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG14];
  CH1_RX_APT_CFG15_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG15];
  CH1_RX_APT_CFG16_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG16];
  CH1_RX_APT_CFG17_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG17];
  CH1_RX_APT_CFG18_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG18];
  CH1_RX_APT_CFG19_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG19];
  CH1_RX_APT_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG1];
  CH1_RX_APT_CFG20_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG20];
  CH1_RX_APT_CFG21_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG21];
  CH1_RX_APT_CFG22_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG22];
  CH1_RX_APT_CFG23_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG23];
  CH1_RX_APT_CFG24_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG24];
  CH1_RX_APT_CFG25_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG25];
  CH1_RX_APT_CFG26_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG26];
  CH1_RX_APT_CFG27_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG27];
  CH1_RX_APT_CFG28_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG28];
  CH1_RX_APT_CFG29_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG29];
  CH1_RX_APT_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG2];
  CH1_RX_APT_CFG30_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG30];
  CH1_RX_APT_CFG31_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG31];
  CH1_RX_APT_CFG32_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG32];
  CH1_RX_APT_CFG33_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG33];
  CH1_RX_APT_CFG34_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG34];
  CH1_RX_APT_CFG35_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG35];
  CH1_RX_APT_CFG36_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG36];
  CH1_RX_APT_CFG37_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG37];
  CH1_RX_APT_CFG38_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG38];
  CH1_RX_APT_CFG39_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG39];
  CH1_RX_APT_CFG3_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG3];
  CH1_RX_APT_CFG40_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG40];
  CH1_RX_APT_CFG41_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG41];
  CH1_RX_APT_CFG42_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG42];
  CH1_RX_APT_CFG43_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG43];
  CH1_RX_APT_CFG44_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG44];
  CH1_RX_APT_CFG45_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG45];
  CH1_RX_APT_CFG46_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG46];
  CH1_RX_APT_CFG47_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG47];
  CH1_RX_APT_CFG48_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG48];
  CH1_RX_APT_CFG49_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG49];
  CH1_RX_APT_CFG4_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG4];
  CH1_RX_APT_CFG50_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG50];
  CH1_RX_APT_CFG51_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG51];
  CH1_RX_APT_CFG52_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG52];
  CH1_RX_APT_CFG53_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG53];
  CH1_RX_APT_CFG54_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG54];
  CH1_RX_APT_CFG55_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG55];
  CH1_RX_APT_CFG56_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG56];
  CH1_RX_APT_CFG57_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG57];
  CH1_RX_APT_CFG58_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG58];
  CH1_RX_APT_CFG5_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG5];
  CH1_RX_APT_CFG6_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG6];
  CH1_RX_APT_CFG7_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG7];
  CH1_RX_APT_CFG8_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG8];
  CH1_RX_APT_CFG9_REG = ATTR[`GTME5_QUAD__CH1_RX_APT_CFG9];
  CH1_RX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG0];
  CH1_RX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG1];
  CH1_RX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RX_CAL_CFG2];
  CH1_RX_CDR_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG0];
  CH1_RX_CDR_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG1];
  CH1_RX_CDR_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG2];
  CH1_RX_CDR_CFG3_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG3];
  CH1_RX_CDR_CFG4_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG4];
  CH1_RX_CDR_CFG5_REG = ATTR[`GTME5_QUAD__CH1_RX_CDR_CFG5];
  CH1_RX_CTLE_ADC_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG0];
  CH1_RX_CTLE_ADC_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG1];
  CH1_RX_CTLE_ADC_CFG2_REG = ATTR[`GTME5_QUAD__CH1_RX_CTLE_ADC_CFG2];
  CH1_RX_CTLE_HF_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_CTLE_HF_CFG0];
  CH1_RX_CTLE_HF_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_CTLE_HF_CFG1];
  CH1_RX_DSP_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_DSP_CFG0];
  CH1_RX_DSP_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_DSP_CFG1];
  CH1_RX_MISC_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_MISC_CFG1];
  CH1_RX_PAD_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_PAD_CFG0];
  CH1_RX_PAD_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_PAD_CFG1];
  CH1_RX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_PCS_CFG0];
  CH1_RX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_PCS_CFG1];
  CH1_RX_RSV_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_RSV_CFG0];
  CH1_RX_RSV_CFG1_REG = ATTR[`GTME5_QUAD__CH1_RX_RSV_CFG1];
  CH1_RX_SPARE_CFG0_REG = ATTR[`GTME5_QUAD__CH1_RX_SPARE_CFG0];
  CH1_SIM_MODE_REG = ATTR[`GTME5_QUAD__CH1_SIM_MODE];
  CH1_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTME5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS];
  CH1_SIM_RESET_SPEEDUP_REG = ATTR[`GTME5_QUAD__CH1_SIM_RESET_SPEEDUP];
  CH1_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH1_TXOUTCLK_FREQ]);
  CH1_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH1_TXOUTCLK_REF_FREQ]);
  CH1_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH1_TXOUTCLK_REF_SOURCE];
  CH1_TX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG0];
  CH1_TX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG1];
  CH1_TX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH1_TX_CAL_CFG2];
  CH1_TX_CTRL_CFG0_REG = ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG0];
  CH1_TX_CTRL_CFG1_REG = ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG1];
  CH1_TX_CTRL_CFG2_REG = ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG2];
  CH1_TX_CTRL_CFG3_REG = ATTR[`GTME5_QUAD__CH1_TX_CTRL_CFG3];
  CH1_TX_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH1_TX_MISC_CFG0];
  CH1_TX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG0];
  CH1_TX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG1];
  CH1_TX_PCS_CFG2_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG2];
  CH1_TX_PCS_CFG3_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG3];
  CH1_TX_PCS_CFG4_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG4];
  CH1_TX_PCS_CFG5_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG5];
  CH1_TX_PCS_CFG6_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG6];
  CH1_TX_PCS_CFG7_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG7];
  CH1_TX_PCS_CFG8_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG8];
  CH1_TX_PCS_CFG9_REG = ATTR[`GTME5_QUAD__CH1_TX_PCS_CFG9];
  CH2_CHCLK_CFG0_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG0];
  CH2_CHCLK_CFG1_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG1];
  CH2_CHCLK_CFG2_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG2];
  CH2_CHCLK_CFG3_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG3];
  CH2_CHCLK_CFG4_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG4];
  CH2_CHCLK_CFG5_REG = ATTR[`GTME5_QUAD__CH2_CHCLK_CFG5];
  CH2_EYESCAN_CFG0_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG0];
  CH2_EYESCAN_CFG1_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG1];
  CH2_EYESCAN_CFG2_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG2];
  CH2_EYESCAN_CFG3_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG3];
  CH2_EYESCAN_CFG4_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG4];
  CH2_EYESCAN_CFG5_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG5];
  CH2_EYESCAN_CFG6_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG6];
  CH2_EYESCAN_CFG7_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG7];
  CH2_EYESCAN_CFG8_REG = ATTR[`GTME5_QUAD__CH2_EYESCAN_CFG8];
  CH2_FABRIC_INTF_CFG0_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG0];
  CH2_FABRIC_INTF_CFG1_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG1];
  CH2_FABRIC_INTF_CFG2_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG2];
  CH2_FABRIC_INTF_CFG3_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG3];
  CH2_FABRIC_INTF_CFG4_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG4];
  CH2_FABRIC_INTF_CFG5_REG = ATTR[`GTME5_QUAD__CH2_FABRIC_INTF_CFG5];
  CH2_INSTANTIATED_REG = ATTR[`GTME5_QUAD__CH2_INSTANTIATED];
  CH2_MONITOR_CFG0_REG = ATTR[`GTME5_QUAD__CH2_MONITOR_CFG0];
  CH2_PMA_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH2_PMA_MISC_CFG0];
  CH2_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTME5_QUAD__CH2_RESET_BYP_HDSHK_CFG];
  CH2_RESET_CFG_REG = ATTR[`GTME5_QUAD__CH2_RESET_CFG];
  CH2_RESET_LOOPER_ID_CFG_REG = ATTR[`GTME5_QUAD__CH2_RESET_LOOPER_ID_CFG];
  CH2_RESET_LOOP_ID_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG0];
  CH2_RESET_LOOP_ID_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG1];
  CH2_RESET_LOOP_ID_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RESET_LOOP_ID_CFG2];
  CH2_RESET_TIME_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG0];
  CH2_RESET_TIME_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG1];
  CH2_RESET_TIME_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG2];
  CH2_RESET_TIME_CFG3_REG = ATTR[`GTME5_QUAD__CH2_RESET_TIME_CFG3];
  CH2_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH2_RXOUTCLK_FREQ]);
  CH2_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH2_RXOUTCLK_REF_FREQ]);
  CH2_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH2_RXOUTCLK_REF_SOURCE];
  CH2_RX_APT_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG0];
  CH2_RX_APT_CFG10_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG10];
  CH2_RX_APT_CFG11_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG11];
  CH2_RX_APT_CFG12_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG12];
  CH2_RX_APT_CFG13_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG13];
  CH2_RX_APT_CFG14_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG14];
  CH2_RX_APT_CFG15_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG15];
  CH2_RX_APT_CFG16_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG16];
  CH2_RX_APT_CFG17_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG17];
  CH2_RX_APT_CFG18_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG18];
  CH2_RX_APT_CFG19_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG19];
  CH2_RX_APT_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG1];
  CH2_RX_APT_CFG20_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG20];
  CH2_RX_APT_CFG21_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG21];
  CH2_RX_APT_CFG22_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG22];
  CH2_RX_APT_CFG23_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG23];
  CH2_RX_APT_CFG24_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG24];
  CH2_RX_APT_CFG25_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG25];
  CH2_RX_APT_CFG26_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG26];
  CH2_RX_APT_CFG27_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG27];
  CH2_RX_APT_CFG28_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG28];
  CH2_RX_APT_CFG29_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG29];
  CH2_RX_APT_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG2];
  CH2_RX_APT_CFG30_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG30];
  CH2_RX_APT_CFG31_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG31];
  CH2_RX_APT_CFG32_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG32];
  CH2_RX_APT_CFG33_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG33];
  CH2_RX_APT_CFG34_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG34];
  CH2_RX_APT_CFG35_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG35];
  CH2_RX_APT_CFG36_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG36];
  CH2_RX_APT_CFG37_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG37];
  CH2_RX_APT_CFG38_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG38];
  CH2_RX_APT_CFG39_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG39];
  CH2_RX_APT_CFG3_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG3];
  CH2_RX_APT_CFG40_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG40];
  CH2_RX_APT_CFG41_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG41];
  CH2_RX_APT_CFG42_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG42];
  CH2_RX_APT_CFG43_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG43];
  CH2_RX_APT_CFG44_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG44];
  CH2_RX_APT_CFG45_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG45];
  CH2_RX_APT_CFG46_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG46];
  CH2_RX_APT_CFG47_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG47];
  CH2_RX_APT_CFG48_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG48];
  CH2_RX_APT_CFG49_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG49];
  CH2_RX_APT_CFG4_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG4];
  CH2_RX_APT_CFG50_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG50];
  CH2_RX_APT_CFG51_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG51];
  CH2_RX_APT_CFG52_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG52];
  CH2_RX_APT_CFG53_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG53];
  CH2_RX_APT_CFG54_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG54];
  CH2_RX_APT_CFG55_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG55];
  CH2_RX_APT_CFG56_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG56];
  CH2_RX_APT_CFG57_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG57];
  CH2_RX_APT_CFG58_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG58];
  CH2_RX_APT_CFG5_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG5];
  CH2_RX_APT_CFG6_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG6];
  CH2_RX_APT_CFG7_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG7];
  CH2_RX_APT_CFG8_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG8];
  CH2_RX_APT_CFG9_REG = ATTR[`GTME5_QUAD__CH2_RX_APT_CFG9];
  CH2_RX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG0];
  CH2_RX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG1];
  CH2_RX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RX_CAL_CFG2];
  CH2_RX_CDR_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG0];
  CH2_RX_CDR_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG1];
  CH2_RX_CDR_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG2];
  CH2_RX_CDR_CFG3_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG3];
  CH2_RX_CDR_CFG4_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG4];
  CH2_RX_CDR_CFG5_REG = ATTR[`GTME5_QUAD__CH2_RX_CDR_CFG5];
  CH2_RX_CTLE_ADC_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG0];
  CH2_RX_CTLE_ADC_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG1];
  CH2_RX_CTLE_ADC_CFG2_REG = ATTR[`GTME5_QUAD__CH2_RX_CTLE_ADC_CFG2];
  CH2_RX_CTLE_HF_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_CTLE_HF_CFG0];
  CH2_RX_CTLE_HF_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_CTLE_HF_CFG1];
  CH2_RX_DSP_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_DSP_CFG0];
  CH2_RX_DSP_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_DSP_CFG1];
  CH2_RX_MISC_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_MISC_CFG1];
  CH2_RX_PAD_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_PAD_CFG0];
  CH2_RX_PAD_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_PAD_CFG1];
  CH2_RX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_PCS_CFG0];
  CH2_RX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_PCS_CFG1];
  CH2_RX_RSV_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_RSV_CFG0];
  CH2_RX_RSV_CFG1_REG = ATTR[`GTME5_QUAD__CH2_RX_RSV_CFG1];
  CH2_RX_SPARE_CFG0_REG = ATTR[`GTME5_QUAD__CH2_RX_SPARE_CFG0];
  CH2_SIM_MODE_REG = ATTR[`GTME5_QUAD__CH2_SIM_MODE];
  CH2_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTME5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS];
  CH2_SIM_RESET_SPEEDUP_REG = ATTR[`GTME5_QUAD__CH2_SIM_RESET_SPEEDUP];
  CH2_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH2_TXOUTCLK_FREQ]);
  CH2_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH2_TXOUTCLK_REF_FREQ]);
  CH2_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH2_TXOUTCLK_REF_SOURCE];
  CH2_TX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG0];
  CH2_TX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG1];
  CH2_TX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH2_TX_CAL_CFG2];
  CH2_TX_CTRL_CFG0_REG = ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG0];
  CH2_TX_CTRL_CFG1_REG = ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG1];
  CH2_TX_CTRL_CFG2_REG = ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG2];
  CH2_TX_CTRL_CFG3_REG = ATTR[`GTME5_QUAD__CH2_TX_CTRL_CFG3];
  CH2_TX_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH2_TX_MISC_CFG0];
  CH2_TX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG0];
  CH2_TX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG1];
  CH2_TX_PCS_CFG2_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG2];
  CH2_TX_PCS_CFG3_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG3];
  CH2_TX_PCS_CFG4_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG4];
  CH2_TX_PCS_CFG5_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG5];
  CH2_TX_PCS_CFG6_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG6];
  CH2_TX_PCS_CFG7_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG7];
  CH2_TX_PCS_CFG8_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG8];
  CH2_TX_PCS_CFG9_REG = ATTR[`GTME5_QUAD__CH2_TX_PCS_CFG9];
  CH3_CHCLK_CFG0_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG0];
  CH3_CHCLK_CFG1_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG1];
  CH3_CHCLK_CFG2_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG2];
  CH3_CHCLK_CFG3_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG3];
  CH3_CHCLK_CFG4_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG4];
  CH3_CHCLK_CFG5_REG = ATTR[`GTME5_QUAD__CH3_CHCLK_CFG5];
  CH3_EYESCAN_CFG0_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG0];
  CH3_EYESCAN_CFG1_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG1];
  CH3_EYESCAN_CFG2_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG2];
  CH3_EYESCAN_CFG3_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG3];
  CH3_EYESCAN_CFG4_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG4];
  CH3_EYESCAN_CFG5_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG5];
  CH3_EYESCAN_CFG6_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG6];
  CH3_EYESCAN_CFG7_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG7];
  CH3_EYESCAN_CFG8_REG = ATTR[`GTME5_QUAD__CH3_EYESCAN_CFG8];
  CH3_FABRIC_INTF_CFG0_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG0];
  CH3_FABRIC_INTF_CFG1_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG1];
  CH3_FABRIC_INTF_CFG2_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG2];
  CH3_FABRIC_INTF_CFG3_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG3];
  CH3_FABRIC_INTF_CFG4_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG4];
  CH3_FABRIC_INTF_CFG5_REG = ATTR[`GTME5_QUAD__CH3_FABRIC_INTF_CFG5];
  CH3_INSTANTIATED_REG = ATTR[`GTME5_QUAD__CH3_INSTANTIATED];
  CH3_MONITOR_CFG0_REG = ATTR[`GTME5_QUAD__CH3_MONITOR_CFG0];
  CH3_PMA_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH3_PMA_MISC_CFG0];
  CH3_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTME5_QUAD__CH3_RESET_BYP_HDSHK_CFG];
  CH3_RESET_CFG_REG = ATTR[`GTME5_QUAD__CH3_RESET_CFG];
  CH3_RESET_LOOPER_ID_CFG_REG = ATTR[`GTME5_QUAD__CH3_RESET_LOOPER_ID_CFG];
  CH3_RESET_LOOP_ID_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG0];
  CH3_RESET_LOOP_ID_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG1];
  CH3_RESET_LOOP_ID_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RESET_LOOP_ID_CFG2];
  CH3_RESET_TIME_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG0];
  CH3_RESET_TIME_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG1];
  CH3_RESET_TIME_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG2];
  CH3_RESET_TIME_CFG3_REG = ATTR[`GTME5_QUAD__CH3_RESET_TIME_CFG3];
  CH3_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH3_RXOUTCLK_FREQ]);
  CH3_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH3_RXOUTCLK_REF_FREQ]);
  CH3_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH3_RXOUTCLK_REF_SOURCE];
  CH3_RX_APT_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG0];
  CH3_RX_APT_CFG10_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG10];
  CH3_RX_APT_CFG11_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG11];
  CH3_RX_APT_CFG12_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG12];
  CH3_RX_APT_CFG13_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG13];
  CH3_RX_APT_CFG14_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG14];
  CH3_RX_APT_CFG15_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG15];
  CH3_RX_APT_CFG16_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG16];
  CH3_RX_APT_CFG17_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG17];
  CH3_RX_APT_CFG18_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG18];
  CH3_RX_APT_CFG19_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG19];
  CH3_RX_APT_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG1];
  CH3_RX_APT_CFG20_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG20];
  CH3_RX_APT_CFG21_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG21];
  CH3_RX_APT_CFG22_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG22];
  CH3_RX_APT_CFG23_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG23];
  CH3_RX_APT_CFG24_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG24];
  CH3_RX_APT_CFG25_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG25];
  CH3_RX_APT_CFG26_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG26];
  CH3_RX_APT_CFG27_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG27];
  CH3_RX_APT_CFG28_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG28];
  CH3_RX_APT_CFG29_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG29];
  CH3_RX_APT_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG2];
  CH3_RX_APT_CFG30_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG30];
  CH3_RX_APT_CFG31_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG31];
  CH3_RX_APT_CFG32_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG32];
  CH3_RX_APT_CFG33_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG33];
  CH3_RX_APT_CFG34_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG34];
  CH3_RX_APT_CFG35_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG35];
  CH3_RX_APT_CFG36_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG36];
  CH3_RX_APT_CFG37_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG37];
  CH3_RX_APT_CFG38_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG38];
  CH3_RX_APT_CFG39_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG39];
  CH3_RX_APT_CFG3_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG3];
  CH3_RX_APT_CFG40_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG40];
  CH3_RX_APT_CFG41_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG41];
  CH3_RX_APT_CFG42_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG42];
  CH3_RX_APT_CFG43_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG43];
  CH3_RX_APT_CFG44_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG44];
  CH3_RX_APT_CFG45_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG45];
  CH3_RX_APT_CFG46_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG46];
  CH3_RX_APT_CFG47_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG47];
  CH3_RX_APT_CFG48_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG48];
  CH3_RX_APT_CFG49_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG49];
  CH3_RX_APT_CFG4_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG4];
  CH3_RX_APT_CFG50_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG50];
  CH3_RX_APT_CFG51_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG51];
  CH3_RX_APT_CFG52_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG52];
  CH3_RX_APT_CFG53_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG53];
  CH3_RX_APT_CFG54_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG54];
  CH3_RX_APT_CFG55_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG55];
  CH3_RX_APT_CFG56_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG56];
  CH3_RX_APT_CFG57_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG57];
  CH3_RX_APT_CFG58_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG58];
  CH3_RX_APT_CFG5_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG5];
  CH3_RX_APT_CFG6_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG6];
  CH3_RX_APT_CFG7_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG7];
  CH3_RX_APT_CFG8_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG8];
  CH3_RX_APT_CFG9_REG = ATTR[`GTME5_QUAD__CH3_RX_APT_CFG9];
  CH3_RX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG0];
  CH3_RX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG1];
  CH3_RX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RX_CAL_CFG2];
  CH3_RX_CDR_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG0];
  CH3_RX_CDR_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG1];
  CH3_RX_CDR_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG2];
  CH3_RX_CDR_CFG3_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG3];
  CH3_RX_CDR_CFG4_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG4];
  CH3_RX_CDR_CFG5_REG = ATTR[`GTME5_QUAD__CH3_RX_CDR_CFG5];
  CH3_RX_CTLE_ADC_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG0];
  CH3_RX_CTLE_ADC_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG1];
  CH3_RX_CTLE_ADC_CFG2_REG = ATTR[`GTME5_QUAD__CH3_RX_CTLE_ADC_CFG2];
  CH3_RX_CTLE_HF_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_CTLE_HF_CFG0];
  CH3_RX_CTLE_HF_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_CTLE_HF_CFG1];
  CH3_RX_DSP_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_DSP_CFG0];
  CH3_RX_DSP_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_DSP_CFG1];
  CH3_RX_MISC_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_MISC_CFG1];
  CH3_RX_PAD_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_PAD_CFG0];
  CH3_RX_PAD_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_PAD_CFG1];
  CH3_RX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_PCS_CFG0];
  CH3_RX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_PCS_CFG1];
  CH3_RX_RSV_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_RSV_CFG0];
  CH3_RX_RSV_CFG1_REG = ATTR[`GTME5_QUAD__CH3_RX_RSV_CFG1];
  CH3_RX_SPARE_CFG0_REG = ATTR[`GTME5_QUAD__CH3_RX_SPARE_CFG0];
  CH3_SIM_MODE_REG = ATTR[`GTME5_QUAD__CH3_SIM_MODE];
  CH3_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTME5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS];
  CH3_SIM_RESET_SPEEDUP_REG = ATTR[`GTME5_QUAD__CH3_SIM_RESET_SPEEDUP];
  CH3_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH3_TXOUTCLK_FREQ]);
  CH3_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTME5_QUAD__CH3_TXOUTCLK_REF_FREQ]);
  CH3_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTME5_QUAD__CH3_TXOUTCLK_REF_SOURCE];
  CH3_TX_CAL_CFG0_REG = ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG0];
  CH3_TX_CAL_CFG1_REG = ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG1];
  CH3_TX_CAL_CFG2_REG = ATTR[`GTME5_QUAD__CH3_TX_CAL_CFG2];
  CH3_TX_CTRL_CFG0_REG = ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG0];
  CH3_TX_CTRL_CFG1_REG = ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG1];
  CH3_TX_CTRL_CFG2_REG = ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG2];
  CH3_TX_CTRL_CFG3_REG = ATTR[`GTME5_QUAD__CH3_TX_CTRL_CFG3];
  CH3_TX_MISC_CFG0_REG = ATTR[`GTME5_QUAD__CH3_TX_MISC_CFG0];
  CH3_TX_PCS_CFG0_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG0];
  CH3_TX_PCS_CFG1_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG1];
  CH3_TX_PCS_CFG2_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG2];
  CH3_TX_PCS_CFG3_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG3];
  CH3_TX_PCS_CFG4_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG4];
  CH3_TX_PCS_CFG5_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG5];
  CH3_TX_PCS_CFG6_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG6];
  CH3_TX_PCS_CFG7_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG7];
  CH3_TX_PCS_CFG8_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG8];
  CH3_TX_PCS_CFG9_REG = ATTR[`GTME5_QUAD__CH3_TX_PCS_CFG9];
  CHANNEL_CONNECTIVITY_REG = ATTR[`GTME5_QUAD__CHANNEL_CONNECTIVITY];
  CTRL_RSV_CFG0_REG = ATTR[`GTME5_QUAD__CTRL_RSV_CFG0];
  CTRL_RSV_CFG1_REG = ATTR[`GTME5_QUAD__CTRL_RSV_CFG1];
  HS0_LCPLL_IPS_PIN_EN_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_IPS_PIN_EN];
  HS0_LCPLL_IPS_REFCLK_SEL_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL];
  HS0_LCPLL_REFCLK_MAP0_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP0];
  HS0_LCPLL_REFCLK_MAP1_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP1];
  HS0_LCPLL_REFCLK_MAP2_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP2];
  HS0_LCPLL_REFCLK_MAP3_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP3];
  HS0_LCPLL_REFCLK_MAP4_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP4];
  HS0_LCPLL_REFCLK_MAP5_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP5];
  HS0_LCPLL_REFCLK_MAP6_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP6];
  HS0_LCPLL_REFCLK_MAP7_REG = ATTR[`GTME5_QUAD__HS0_LCPLL_REFCLK_MAP7];
  HS1_LCPLL_IPS_PIN_EN_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_IPS_PIN_EN];
  HS1_LCPLL_IPS_REFCLK_SEL_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL];
  HS1_LCPLL_REFCLK_MAP0_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP0];
  HS1_LCPLL_REFCLK_MAP1_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP1];
  HS1_LCPLL_REFCLK_MAP2_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP2];
  HS1_LCPLL_REFCLK_MAP3_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP3];
  HS1_LCPLL_REFCLK_MAP4_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP4];
  HS1_LCPLL_REFCLK_MAP5_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP5];
  HS1_LCPLL_REFCLK_MAP6_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP6];
  HS1_LCPLL_REFCLK_MAP7_REG = ATTR[`GTME5_QUAD__HS1_LCPLL_REFCLK_MAP7];
  HSCLK0_HSDIST_CFG_REG = ATTR[`GTME5_QUAD__HSCLK0_HSDIST_CFG];
  HSCLK0_INSTANTIATED_REG = ATTR[`GTME5_QUAD__HSCLK0_INSTANTIATED];
  HSCLK0_LCPLL_CFG0_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG0];
  HSCLK0_LCPLL_CFG1_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG1];
  HSCLK0_LCPLL_CFG2_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_CFG2];
  HSCLK0_LCPLL_LGC_CFG0_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG0];
  HSCLK0_LCPLL_LGC_CFG1_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG1];
  HSCLK0_LCPLL_LGC_CFG2_REG = ATTR[`GTME5_QUAD__HSCLK0_LCPLL_LGC_CFG2];
  HSCLK0_RXRECCLK_SEL_REG = ATTR[`GTME5_QUAD__HSCLK0_RXRECCLK_SEL];
  HSCLK1_HSDIST_CFG_REG = ATTR[`GTME5_QUAD__HSCLK1_HSDIST_CFG];
  HSCLK1_INSTANTIATED_REG = ATTR[`GTME5_QUAD__HSCLK1_INSTANTIATED];
  HSCLK1_LCPLL_CFG0_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG0];
  HSCLK1_LCPLL_CFG1_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG1];
  HSCLK1_LCPLL_CFG2_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_CFG2];
  HSCLK1_LCPLL_LGC_CFG0_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG0];
  HSCLK1_LCPLL_LGC_CFG1_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG1];
  HSCLK1_LCPLL_LGC_CFG2_REG = ATTR[`GTME5_QUAD__HSCLK1_LCPLL_LGC_CFG2];
  HSCLK1_RXRECCLK_SEL_REG = ATTR[`GTME5_QUAD__HSCLK1_RXRECCLK_SEL];
  MEMORY_INIT_FILE_REG = ATTR[`GTME5_QUAD__MEMORY_INIT_FILE];
  MST_RESET_CFG_REG = ATTR[`GTME5_QUAD__MST_RESET_CFG];
  PIN_CFG0_REG = ATTR[`GTME5_QUAD__PIN_CFG0];
  POR_CFG_REG = ATTR[`GTME5_QUAD__POR_CFG];
  QUAD_INSTANTIATED_REG = ATTR[`GTME5_QUAD__QUAD_INSTANTIATED];
  QUAD_SIM_MODE_REG = ATTR[`GTME5_QUAD__QUAD_SIM_MODE];
  QUAD_SIM_RESET_SPEEDUP_REG = ATTR[`GTME5_QUAD__QUAD_SIM_RESET_SPEEDUP];
  RCALBG0_CFG0_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG0];
  RCALBG0_CFG1_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG1];
  RCALBG0_CFG2_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG2];
  RCALBG0_CFG3_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG3];
  RCALBG0_CFG4_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG4];
  RCALBG0_CFG5_REG = ATTR[`GTME5_QUAD__RCALBG0_CFG5];
  RCALBG1_CFG0_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG0];
  RCALBG1_CFG1_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG1];
  RCALBG1_CFG2_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG2];
  RCALBG1_CFG3_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG3];
  RCALBG1_CFG4_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG4];
  RCALBG1_CFG5_REG = ATTR[`GTME5_QUAD__RCALBG1_CFG5];
  RXRSTDONE_DIST_SEL_REG = ATTR[`GTME5_QUAD__RXRSTDONE_DIST_SEL];
  SIM_VERSION_REG = ATTR[`GTME5_QUAD__SIM_VERSION];
  STAT_NPI_REG_LIST_REG = ATTR[`GTME5_QUAD__STAT_NPI_REG_LIST];
  TERMPROG_CFG_REG = ATTR[`GTME5_QUAD__TERMPROG_CFG];
  TXRSTDONE_DIST_SEL_REG = ATTR[`GTME5_QUAD__TXRSTDONE_DIST_SEL];
  UB_CFG0_REG = ATTR[`GTME5_QUAD__UB_CFG0];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTME5_QUAD_ADDR_SZ-1:0] addr;
  input  [`GTME5_QUAD_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTME5_QUAD_DATA_SZ-1:0] read_attr;
  input  [`GTME5_QUAD_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
