//===- analytical_cost_model.h - Parametric single-task II model ---------===//
//
// Analytical (parametric) cost model that predicts the modulo-scheduling
// Initiation Interval (II) of a single Neura task from compile-time structural
// parameters ONLY — the DFG and the CGRA `Architecture`. It never invokes the
// mapper. The mapper is used solely as an offline validation oracle.
//
// The prediction is the maximum of independent resource lower bounds:
//
//   II = clamp( max(ComputeMII, RecMII, MemMII, RouteMII, RegMII, ResourceMII),
//               1, max_ii )
//
// Every bound is a ceil(demand / capacity)-style expression over interpretable
// quantities, so the dominant bound and its numerator/denominator are printable
// and derivable. No training data, no regression, no lookup tables, and no
// dependence on any workload / task name is used.
//
//===----------------------------------------------------------------------===//

#pragma once

#include "NeuraDialect/Architecture/Architecture.h"
#include "mlir/IR/Region.h"
#include "llvm/Support/raw_ostream.h"

#include <string>

namespace mlir {
namespace neura {

// A single resource lower bound with the raw quantities that produced it, so
// the contribution of every term is explainable / printable.
struct IIBound {
  int value = 1;          // ceil(demand / capacity), floored at 1.
  long long demand = 0;   // numerator (work / accesses / moves / live vals).
  long long capacity = 1; // denominator (FU count / ports / links / regs).
  std::string detail;     // human-readable dominant sub-term (e.g. FU class).
  // Capacity is genuinely ZERO: the kernel needs an FU class that no tile on
  // this architecture provides, so no II makes it mappable. The analytical
  // pass reports this as a diagnostic failure rather than producing an II.
  bool infeasible = false;
};

// Full per-bound breakdown of the analytical II prediction for one region.
struct AnalyticalIIBreakdown {
  IIBound compute; // ComputeMII — per-FU-class functional-unit throughput.
  IIBound rec;     // RecMII   — loop-carried recurrence latency / distance.
  IIBound mem;     // MemMII   — load/store port + memory-FU contention.
  IIBound route;   // RouteMII — routed edge demand vs link capacity.
  IIBound reg; // RegMII   — simultaneously-live values vs register capacity.
  IIBound resource; // ResourceMII — tile issue-slot occupancy.

  int final_ii = 1; // clamp(max(sound bounds), 1, max_ii). Never over-predicts.
  int max_ii = 0;   // architecture II ceiling (ctrl_mem_items).
  bool clamped = false; // true if max(bounds) exceeded max_ii.
  // True if some bound reported capacity zero (an FU class no tile provides).
  // The kernel does not map on this architecture at any II. `final_ii` is zero,
  // and the analytical pass reports a diagnostic failure rather than writing a
  // result attribute.
  bool infeasible = false;
  std::string dominant; // name of the largest-demand bound (== final_ii unless
                        // clamped to max_ii).
  // Prints the structured diagnostic block:
  //   [cost-model-analytical]
  //   compute_mii=.. rec_mii=.. mem_mii=.. route_mii=.. reg_mii=..
  //   res_mii=..
  //   final_ii=..  (dominant=..)
  void print(llvm::raw_ostream &output_stream) const;
};

//===-- Individual bounds (each independently testable) -------------------===//

// ComputeMII: partitions placed ops by FU class (add/mul/mem/cmp/... per
// kFuTypesToOperations), weights each by its execution latency, and divides by
// the number of tiles that physically provide that FU class.
//   ComputeMII = max_class ceil( sum_latency(class) /
//                                #tiles_supporting(class) )
IIBound calculateComputeMiiPerClass(Region &region, const Architecture &arch);

// RecMII: for every loop-carried recurrence cycle (reserve -> ... -> ctrl_mov),
// sums the execution latency of the materialized ops on the cycle and divides
// by the dependence distance (1 for a single reserve/ctrl_mov pair in this IR).
//   RecMII = max_cycle ceil( sum_latency(cycle) / distance(cycle) )
IIBound calculateRecMiiWeighted(Region &region, const Architecture &arch);

// MemMII: load/store demand against the tiles that provide memory FUs.
//   MemMII = max( ceil(mem_ops / #mem_tiles),
//                 ceil(indexed_mem_ops / #mem_indexed_tiles) )
// Indexed / indirect accesses are treated conservatively (never discounted).
IIBound calculateMemMii(Region &region, const Architecture &arch);

// RouteMII: total inter-op move demand against total link capacity.
//   RouteMII = ceil( sum_edges ceil(bits(edge)/link_bw) / #links )
// Fanout is counted as N moves (one per real consumer), never a single edge.
IIBound calculateRouteMii(Region &region, const Architecture &arch);

// RegMII: peak number of simultaneously-live SSA values (via ASAP levels)
// against the total register capacity of the array.
//   RegMII = ceil( max_level(#live values) / sum_tiles(#registers) )
IIBound calculateRegMii(Region &region, const Architecture &arch);

// ResourceMII: total placed-op issue slots against total tile issue
// bandwidth (1 issue / tile / cycle here). Coincides with the crude
// ceil(#ops / #tiles) baseline and is kept separate so multi-issue tiles are
// expressible.
//
// Equal by construction to neura::calculateResourceMii (mapping_util.h), which
// the mapper uses for its starting II floor: both count occupiesFU ops over
// arch.getNumTiles(). Anything that would make them differ is a bug in one of
// them -- keep the single predicate rather than two lists kept in step.
IIBound calculateResourceMiiBound(Region &region, const Architecture &arch);

// Computes all bounds and combines them into the final prediction.
AnalyticalIIBreakdown computeAnalyticalII(Region &region,
                                          const Architecture &arch);

} // namespace neura
} // namespace mlir
