<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>TOP</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./TOP.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./TOP_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./TOP_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="4"><name>./TOP.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="5"><name>../../Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>./TOP.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="CoreAPB3" id_vendor="Actel" id_version="4.1.100" module_class="SpiritModule" name="CoreAPB3" state="GOOD" type="3"/><module module_class="ComponentModule" name="MSS01::work" state="GOOD" type="1"/><module file="hdl\LED.v" id_library="Private" id_name="LED_VERILOG" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="LED_VERILOG" state="GOOD" type="4"/></dependentModules></vendorExtensions><model><signals><signal><name>MSS_RESET_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>R1</packagePin><used>true</used></vendorExtensions></signal><signal><name>LED</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>