{'BitCounter': {'CDeps': [[[],
                           [],
                           ['Reset'],
                           [],
                           ['MdcEn'],
                           [],
                           ['InProgress']],
                          [[],
                           [],
                           ['Reset'],
                           [],
                           ['MdcEn'],
                           [],
                           ['InProgress'],
                           [],
                           ['NoPre', 'BitCounter']],
                          [[],
                           [],
                           ['Reset'],
                           [],
                           ['MdcEn'],
                           [],
                           ['InProgress'],
                           [],
                           ['NoPre', 'BitCounter']],
                          [[], [], ['Reset']]],
                'CLines': [[None,
                            None,
                            '888:C',
                            None,
                            '892:C',
                            None,
                            '894:C'],
                           [None,
                            None,
                            '888:C',
                            None,
                            '892:C',
                            None,
                            '894:C',
                            None,
                            '896:C'],
                           [None,
                            None,
                            '888:C',
                            None,
                            '892:C',
                            None,
                            '894:C',
                            None,
                            '896:C'],
                           [None, None, '888:C']],
                'Clocked': True,
                'DDeps': [[], [], ['BitCounter'], []],
                'DLines': ['902:D', '897:D', '899:D', '889:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd8590>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3f50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd83d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe37d0>]},
 'Busy': {'CDeps': [[[], ['Reset']],
                    [[],
                     ['Reset'],
                     ['WCtrlData',
                      'WCtrlDataStart',
                      'RStat',
                      'RStatStart',
                      'SyncStatMdcEn',
                      'EndBusy',
                      'InProgress',
                      'InProgress_q3',
                      'Nvalid']],
                    [[],
                     ['Reset'],
                     ['WCtrlData',
                      'WCtrlDataStart',
                      'RStat',
                      'RStatStart',
                      'SyncStatMdcEn',
                      'EndBusy',
                      'InProgress',
                      'InProgress_q3',
                      'Nvalid']]],
          'CLines': [[None, '842:C'],
                     [None, '842:C', '844:C'],
                     [None, '842:C', '844:C']],
          'Clocked': True,
          'DDeps': [[], [], []],
          'DLines': ['843:D', '847:D', '845:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff69d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff22d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2150>]},
 'ByteSelect': {'CDeps': [[], [], []],
                'CLines': [[], [], []],
                'Clocked': False,
                'DDeps': [['InProgress',
                           'NoPre',
                           'BitCounter',
                           'NoPre',
                           'BitCounter'],
                          ['InProgress', 'BitCounter'],
                          ['InProgress', 'WriteOp', 'BitCounter'],
                          ['InProgress', 'WriteOp', 'BitCounter']],
                'DLines': ['911:D', '912:D', '913:D', '914:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fd8bd0>,
                                <pyverilog.vparser.ast.Assign object at 0x7f4133fd8e50>,
                                <pyverilog.vparser.ast.Assign object at 0x7f4133fc71d0>,
                                <pyverilog.vparser.ast.Assign object at 0x7f4133fc7510>]},
 'EndBusy': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
             'CLines': [[None, None, '680:C'], [None, None, '680:C']],
             'Clocked': True,
             'DDeps': [['EndBusy_d'], []],
             'DLines': ['688:D', '683:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b390>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134268e10>]},
 'EndBusy_d': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
               'CLines': [[None, None, '680:C'], [None, None, '680:C']],
               'Clocked': True,
               'DDeps': [['InProgress_q2', 'InProgress_q3'], []],
               'DLines': ['687:D', '682:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b090>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134268c50>]},
 'EndOp': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['BitCounter']],
           'DLines': ['909:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fd8690>]},
 'InProgress': {'CDeps': [[[],
                           [],
                           ['Reset'],
                           [],
                           ['MdcEn'],
                           [],
                           ['StartOp']],
                          [[],
                           [],
                           ['Reset'],
                           [],
                           ['MdcEn'],
                           [],
                           ['StartOp'],
                           [],
                           ['EndOp']],
                          [[], [], ['Reset']]],
                'CLines': [[None,
                            None,
                            '856:C',
                            None,
                            '863:C',
                            None,
                            '865:C'],
                           [None,
                            None,
                            '856:C',
                            None,
                            '863:C',
                            None,
                            '865:C',
                            None,
                            '873:C'],
                           [None, None, '856:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['869:D', '875:D', '858:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2ed0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3290>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff25d0>]},
 'InProgress_q1': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '792:C', None, '811:C'],
                              [None, None, '792:C']],
                   'Clocked': True,
                   'DDeps': [['InProgress'], []],
                   'DLines': ['825:D', '800:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe8450>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4410>]},
 'InProgress_q2': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '792:C', None, '811:C'],
                              [None, None, '792:C']],
                   'Clocked': True,
                   'DDeps': [['InProgress_q1'], []],
                   'DLines': ['826:D', '801:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe8690>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4610>]},
 'InProgress_q3': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '792:C', None, '811:C'],
                              [None, None, '792:C']],
                   'Clocked': True,
                   'DDeps': [['InProgress_q2'], []],
                   'DLines': ['827:D', '802:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe88d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4810>]},
 'LatchByte': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                         [[], [], ['Reset'], [], ['MdcEn']],
                         [[], [], ['Reset']]],
               'CLines': [[None, None, '792:C', None, '811:C'],
                          [None, None, '792:C', None, '811:C'],
                          [None, None, '792:C']],
               'Clocked': True,
               'DDeps': [['LatchByte0_d'], ['LatchByte1_d'], []],
               'DLines': ['819:D', '820:D', '807:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1b10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1d90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4dd0>]},
 'LatchByte0_d': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                            [[], [], ['Reset']]],
                  'CLines': [[None, None, '792:C', None, '811:C'],
                             [None, None, '792:C']],
                  'Clocked': True,
                  'DDeps': [['LatchByte0_d2'], []],
                  'DLines': ['822:D', '804:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1fd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4a10>]},
 'LatchByte0_d2': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['InProgress', 'WriteOp', 'BitCounter']],
                   'DLines': ['919:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fc7b90>]},
 'LatchByte1_d': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                            [[], [], ['Reset']]],
                  'CLines': [[None, None, '792:C', None, '811:C'],
                             [None, None, '792:C']],
                  'Clocked': True,
                  'DDeps': [['LatchByte1_d2'], []],
                  'DLines': ['823:D', '805:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe8250>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4c10>]},
 'LatchByte1_d2': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['InProgress', 'WriteOp', 'BitCounter']],
                   'DLines': ['918:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fc7850>]},
 'Nvalid': {'CDeps': [[[], [], ['Reset']],
                      [[],
                       [],
                       ['Reset'],
                       [],
                       ['InProgress_q2', 'InProgress_q3']],
                      [[],
                       [],
                       ['Reset'],
                       [],
                       ['InProgress_q2', 'InProgress_q3'],
                       [],
                       ['ScanStat_q2', 'SyncStatMdcEn']]],
            'CLines': [[None, None, '773:C'],
                       [None, None, '773:C', None, '777:C'],
                       [None, None, '773:C', None, '777:C', None, '783:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['774:D', '779:D', '784:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427ee90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6390>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd67d0>]},
 'RStatStart': {'CDeps': [[[],
                           [],
                           ['Reset'],
                           [],
                           ['EndBusy'],
                           [],
                           ['RStat_q2', 'RStat_q3']],
                          [[], [], ['Reset'], [], ['EndBusy']],
                          [[], [], ['Reset']]],
                'CLines': [[None,
                            None,
                            '745:C',
                            None,
                            '753:C',
                            None,
                            '762:C'],
                           [None, None, '745:C', None, '753:C'],
                           [None, None, '745:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['763:D', '756:D', '749:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e950>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e190>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278bd0>]},
 'RStatStart_q1': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '792:C', None, '811:C'],
                              [None, None, '792:C']],
                   'Clocked': True,
                   'DDeps': [['RStatStart'], []],
                   'DLines': ['816:D', '797:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1650>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6fd0>]},
 'RStatStart_q2': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '792:C', None, '811:C'],
                              [None, None, '792:C']],
                   'Clocked': True,
                   'DDeps': [['RStatStart_q1'], []],
                   'DLines': ['817:D', '798:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1890>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4210>]},
 'RStat_q1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
              'CLines': [[None, None, '710:C'], [None, None, '710:C']],
              'Clocked': True,
              'DDeps': [[], ['RStat']],
              'DLines': ['716:D', '730:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f7d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41342759d0>]},
 'RStat_q2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
              'CLines': [[None, None, '710:C'], [None, None, '710:C']],
              'Clocked': True,
              'DDeps': [[], ['RStat_q1']],
              'DLines': ['717:D', '731:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f990>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275b90>]},
 'RStat_q3': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
              'CLines': [[None, None, '710:C'], [None, None, '710:C']],
              'Clocked': True,
              'DDeps': [[], ['RStat_q2']],
              'DLines': ['718:D', '732:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426fb50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275d50>]},
 'ReadStatusOp': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['RStatStart_q1', 'RStatStart_q2']],
                  'DLines': ['835:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fe8d90>]},
 'ScanStat_q1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                 'CLines': [[None, None, '710:C'], [None, None, '710:C']],
                 'Clocked': True,
                 'DDeps': [[], ['ScanStat']],
                 'DLines': ['720:D', '734:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426fd10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275f10>]},
 'ScanStat_q2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                 'CLines': [[None, None, '710:C'], [None, None, '710:C']],
                 'Clocked': True,
                 'DDeps': [[], ['ScanStat_q1']],
                 'DLines': ['721:D', '735:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426fed0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278110>]},
 'ScanStatusOp': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['SyncStatMdcEn',
                             'InProgress',
                             'InProgress_q1',
                             'InProgress_q2']],
                  'DLines': ['836:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133ff6050>]},
 'StartOp': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['WriteDataOp', 'ReadStatusOp', 'ScanStatusOp']],
             'DLines': ['837:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133ff6450>]},
 'SyncStatMdcEn': {'CDeps': [[[], [], ['Reset']],
                             [[], [], ['Reset'], [], ['MdcEn']]],
                   'CLines': [[None, None, '710:C'],
                              [None, None, '710:C', None, '736:C']],
                   'Clocked': True,
                   'DDeps': [[], ['ScanStat_q2']],
                   'DLines': ['722:D', '737:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275110>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278410>]},
 'UpdateMIIRX_DATAReg': {'CDeps': [[[],
                                    [],
                                    ['Reset'],
                                    ['EndBusy', 'WCtrlDataStart_q']],
                                   [[],
                                    [],
                                    ['Reset'],
                                    ['EndBusy', 'WCtrlDataStart_q']],
                                   [[], [], ['Reset']]],
                         'CLines': [[None, None, '696:C', '699:C'],
                                    [None, None, '696:C', '699:C'],
                                    [None, None, '696:C']],
                         'Clocked': True,
                         'DDeps': [[], [], []],
                         'DLines': ['700:D', '702:D', '697:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427bbd0>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427be10>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b790>]},
 'WCtrlDataStart': {'CDeps': [[[],
                               [],
                               ['Reset'],
                               [],
                               ['EndBusy'],
                               [],
                               ['WCtrlData_q2', 'WCtrlData_q3']],
                              [[], [], ['Reset'], [], ['EndBusy']],
                              [[], [], ['Reset']]],
                    'CLines': [[None,
                                None,
                                '745:C',
                                None,
                                '753:C',
                                None,
                                '760:C'],
                               [None, None, '745:C', None, '753:C'],
                               [None, None, '745:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['761:D', '755:D', '747:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e650>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278810>]},
 'WCtrlDataStart_q': {'CDeps': [[[], [], ['Reset'], [], ['EndBusy']],
                                [[], [], ['Reset'], [], ['EndBusy']],
                                [[], [], ['Reset']]],
                      'CLines': [[None, None, '745:C', None, '753:C'],
                                 [None, None, '745:C', None, '753:C'],
                                 [None, None, '745:C']],
                      'Clocked': True,
                      'DDeps': [['WCtrlDataStart'], ['WCtrlDataStart'], []],
                      'DLines': ['764:D', '764:D', '748:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427eb10>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427eb10>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278a10>]},
 'WCtrlDataStart_q1': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                                 [[], [], ['Reset']]],
                       'CLines': [[None, None, '792:C', None, '811:C'],
                                  [None, None, '792:C']],
                       'Clocked': True,
                       'DDeps': [['WCtrlDataStart'], []],
                       'DLines': ['813:D', '794:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1210>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6bd0>]},
 'WCtrlDataStart_q2': {'CDeps': [[[], [], ['Reset'], [], ['MdcEn']],
                                 [[], [], ['Reset']]],
                       'CLines': [[None, None, '792:C', None, '811:C'],
                                  [None, None, '792:C']],
                       'Clocked': True,
                       'DDeps': [['WCtrlDataStart_q1'], []],
                       'DLines': ['814:D', '795:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1450>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6dd0>]},
 'WCtrlData_q1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                  'CLines': [[None, None, '710:C'], [None, None, '710:C']],
                  'Clocked': True,
                  'DDeps': [[], ['WCtrlData']],
                  'DLines': ['712:D', '726:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f210>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275390>]},
 'WCtrlData_q2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                  'CLines': [[None, None, '710:C'], [None, None, '710:C']],
                  'Clocked': True,
                  'DDeps': [[], ['WCtrlData_q1']],
                  'DLines': ['713:D', '727:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f410>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41342755d0>]},
 'WCtrlData_q3': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                  'CLines': [[None, None, '710:C'], [None, None, '710:C']],
                  'Clocked': True,
                  'DDeps': [[], ['WCtrlData_q2']],
                  'DLines': ['714:D', '728:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f610>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275810>]},
 'WriteDataOp': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['WCtrlDataStart_q1', 'WCtrlDataStart_q2']],
                 'DLines': ['834:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133fe8ad0>]},
 'WriteOp': {'CDeps': [[[],
                        [],
                        ['Reset'],
                        [],
                        ['MdcEn'],
                        [],
                        ['StartOp'],
                        [],
                        ['InProgress']],
                       [[],
                        [],
                        ['Reset'],
                        [],
                        ['MdcEn'],
                        [],
                        ['StartOp'],
                        [],
                        ['EndOp']],
                       [[], [], ['Reset']]],
             'CLines': [[None,
                         None,
                         '856:C',
                         None,
                         '863:C',
                         None,
                         '865:C',
                         None,
                         '867:C'],
                        [None,
                         None,
                         '856:C',
                         None,
                         '863:C',
                         None,
                         '865:C',
                         None,
                         '873:C'],
                        [None, None, '856:C']],
             'Clocked': True,
             'DDeps': [['WriteDataOp'], [], []],
             'DLines': ['868:D', '876:D', '859:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2d90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3450>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2790>]}}
