-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "09/17/2016 12:13:08"

-- 
-- Device: Altera EP4CE6F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ov5640_pip IS
    PORT (
	CLOCK_50 : IN std_logic;
	RST_N : IN std_logic;
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_R : OUT std_logic_vector(4 DOWNTO 0);
	VGA_G : OUT std_logic_vector(5 DOWNTO 0);
	VGA_B : OUT std_logic_vector(4 DOWNTO 0);
	CMOS1_SCL : OUT std_logic;
	CMOS1_SDA : INOUT std_logic;
	CMOS1_VSYNC : IN std_logic;
	CMOS1_HREF : IN std_logic;
	CMOS1_PCLK : IN std_logic;
	CMOS1_D : IN std_logic_vector(7 DOWNTO 0);
	CMOS1_RESET : OUT std_logic;
	CMOS2_SCL : OUT std_logic;
	CMOS2_SDA : INOUT std_logic;
	CMOS2_VSYNC : IN std_logic;
	CMOS2_HREF : IN std_logic;
	CMOS2_PCLK : IN std_logic;
	CMOS2_D : IN std_logic_vector(7 DOWNTO 0);
	CMOS2_RESET : OUT std_logic
	);
END ov5640_pip;

-- Design Ports Information
-- DRAM_ADDR[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[2]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[3]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[4]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[5]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[6]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[7]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[8]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[9]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[10]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[11]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_LDQM	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_UDQM	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_WE_N	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CAS_N	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_RAS_N	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CS_N	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA_0	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA_1	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CLK	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CKE	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_VS	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS1_SCL	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS1_RESET	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS2_SCL	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS2_RESET	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[0]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[5]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[6]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[7]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[8]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[9]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[10]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[12]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[13]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[14]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[15]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS1_SDA	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CMOS2_SDA	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RST_N	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CMOS1_VSYNC	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_VSYNC	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_PCLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_PCLK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[0]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_HREF	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[0]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_HREF	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[1]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[2]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[3]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[4]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[5]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS1_D[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CMOS2_D[7]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ov5640_pip IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_RST_N : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_CMOS1_SCL : std_logic;
SIGNAL ww_CMOS1_VSYNC : std_logic;
SIGNAL ww_CMOS1_HREF : std_logic;
SIGNAL ww_CMOS1_PCLK : std_logic;
SIGNAL ww_CMOS1_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_CMOS1_RESET : std_logic;
SIGNAL ww_CMOS2_SCL : std_logic;
SIGNAL ww_CMOS2_VSYNC : std_logic;
SIGNAL ww_CMOS2_HREF : std_logic;
SIGNAL ww_CMOS2_PCLK : std_logic;
SIGNAL ww_CMOS2_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_CMOS2_RESET : std_logic;
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_clock_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u2|oRST_0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cmos1_reg_config_inst|clock_20k~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cmos2_reg_config_inst|clock_20k~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RST_N~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|V_Cont[3]~16_combout\ : std_logic;
SIGNAL \u1|oCoord_X[3]~10_combout\ : std_logic;
SIGNAL \u6|Add4~6_combout\ : std_logic;
SIGNAL \u6|Add4~10_combout\ : std_logic;
SIGNAL \u6|Add4~12_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[3]~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[5]~26_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[6]~28_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[14]~45\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[15]~46_combout\ : std_logic;
SIGNAL \u2|Cont[1]~21_combout\ : std_logic;
SIGNAL \u2|Cont[6]~31_combout\ : std_logic;
SIGNAL \u2|Cont[8]~35_combout\ : std_logic;
SIGNAL \u2|Cont[14]~47_combout\ : std_logic;
SIGNAL \u2|Cont[16]~51_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[7]~27_combout\ : std_logic;
SIGNAL \u6|control1|timer[0]~17\ : std_logic;
SIGNAL \u6|control1|timer[0]~16_combout\ : std_logic;
SIGNAL \u6|control1|timer[1]~19\ : std_logic;
SIGNAL \u6|control1|timer[1]~18_combout\ : std_logic;
SIGNAL \u6|control1|timer[2]~21\ : std_logic;
SIGNAL \u6|control1|timer[2]~20_combout\ : std_logic;
SIGNAL \u6|control1|timer[3]~23\ : std_logic;
SIGNAL \u6|control1|timer[3]~22_combout\ : std_logic;
SIGNAL \u6|control1|timer[4]~25\ : std_logic;
SIGNAL \u6|control1|timer[4]~24_combout\ : std_logic;
SIGNAL \u6|control1|timer[5]~27\ : std_logic;
SIGNAL \u6|control1|timer[5]~26_combout\ : std_logic;
SIGNAL \u6|control1|timer[6]~29\ : std_logic;
SIGNAL \u6|control1|timer[6]~28_combout\ : std_logic;
SIGNAL \u6|control1|timer[7]~31\ : std_logic;
SIGNAL \u6|control1|timer[7]~30_combout\ : std_logic;
SIGNAL \u6|control1|timer[8]~33\ : std_logic;
SIGNAL \u6|control1|timer[8]~32_combout\ : std_logic;
SIGNAL \u6|control1|timer[9]~35\ : std_logic;
SIGNAL \u6|control1|timer[9]~34_combout\ : std_logic;
SIGNAL \u6|control1|timer[10]~37\ : std_logic;
SIGNAL \u6|control1|timer[10]~36_combout\ : std_logic;
SIGNAL \u6|control1|timer[11]~39\ : std_logic;
SIGNAL \u6|control1|timer[11]~38_combout\ : std_logic;
SIGNAL \u6|control1|timer[12]~41\ : std_logic;
SIGNAL \u6|control1|timer[12]~40_combout\ : std_logic;
SIGNAL \u6|control1|timer[13]~43\ : std_logic;
SIGNAL \u6|control1|timer[13]~42_combout\ : std_logic;
SIGNAL \u6|control1|timer[14]~45\ : std_logic;
SIGNAL \u6|control1|timer[14]~44_combout\ : std_logic;
SIGNAL \u6|control1|timer[15]~46_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u1|LessThan4~0_combout\ : std_logic;
SIGNAL \u1|LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan6~2_combout\ : std_logic;
SIGNAL \Pre_Read~2_combout\ : std_logic;
SIGNAL \u6|Write~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u1|oRequest~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|sclk~1_combout\ : std_logic;
SIGNAL \u2|Equal0~1_combout\ : std_logic;
SIGNAL \u2|Equal0~2_combout\ : std_logic;
SIGNAL \u2|Equal0~3_combout\ : std_logic;
SIGNAL \u6|ST[5]~10_combout\ : std_logic;
SIGNAL \u6|command1|SA~2_combout\ : std_logic;
SIGNAL \u6|Write~0_combout\ : std_logic;
SIGNAL \u6|Write~1_combout\ : std_logic;
SIGNAL \u6|Write~2_combout\ : std_logic;
SIGNAL \u6|mRD~0_combout\ : std_logic;
SIGNAL \u6|mRD~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Selector0~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|IN_REQ~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oCLK~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~20_combout\ : std_logic;
SIGNAL \u6|control1|always3~1_combout\ : std_logic;
SIGNAL \u6|control1|always3~2_combout\ : std_logic;
SIGNAL \u6|control1|always3~3_combout\ : std_logic;
SIGNAL \u6|control1|Equal3~0_combout\ : std_logic;
SIGNAL \u6|control1|Equal3~1_combout\ : std_logic;
SIGNAL \u6|control1|Equal3~2_combout\ : std_logic;
SIGNAL \u6|control1|Equal3~3_combout\ : std_logic;
SIGNAL \u6|control1|Equal3~4_combout\ : std_logic;
SIGNAL \u6|mADDR~5_combout\ : std_logic;
SIGNAL \u6|mADDR~6_combout\ : std_logic;
SIGNAL \u6|command1|rw_shift~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|Equal9~0_combout\ : std_logic;
SIGNAL \u6|IN_REQ~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_valid~q\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oCLK~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr7~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr10~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|Decoder0~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr17~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr16~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr19~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr20~25_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr21~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr2~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr2~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr2~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr2~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr1~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr1~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr1~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr1~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr20~25_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr21~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr17~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr16~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr19~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr2~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr2~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr2~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr2~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr1~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr1~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr1~4_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~18_combout\ : std_logic;
SIGNAL \u6|LessThan4~0_combout\ : std_logic;
SIGNAL \u6|LessThan4~1_combout\ : std_logic;
SIGNAL \u6|LessThan4~2_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~17_combout\ : std_logic;
SIGNAL \u6|LessThan3~0_combout\ : std_logic;
SIGNAL \u6|LessThan3~1_combout\ : std_logic;
SIGNAL \u6|LessThan3~2_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~17_combout\ : std_logic;
SIGNAL \u6|Selector1~0_combout\ : std_logic;
SIGNAL \u6|control1|REF_REQ~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|mCMOS_VSYNC~q\ : std_logic;
SIGNAL \u2_CMOS_Capture|mCMOS_VSYNC~q\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_valid~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_valid~1_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~3_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[3]~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[3]~1_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[3]~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[3]~1_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[2]~2_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[2]~3_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~4_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[1]~4_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[1]~5_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[1]~4_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[1]~5_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Frame_Cont[0]~6_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~5_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~6_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~7_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr1~5_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr8~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr3~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~14_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|mCMOS_VSYNC~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|mCMOS_VSYNC~0_combout\ : std_logic;
SIGNAL \u6|command1|REF_ACK~_wirecell_combout\ : std_logic;
SIGNAL \CMOS1_SDA~input_o\ : std_logic;
SIGNAL \CMOS2_SDA~input_o\ : std_logic;
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|rw_shift[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|Add4~1\ : std_logic;
SIGNAL \u6|Add4~2_combout\ : std_logic;
SIGNAL \u6|ST[1]~6_combout\ : std_logic;
SIGNAL \u6|Add4~3\ : std_logic;
SIGNAL \u6|Add4~4_combout\ : std_logic;
SIGNAL \u6|ST[2]~14_combout\ : std_logic;
SIGNAL \u6|Equal4~0_combout\ : std_logic;
SIGNAL \u6|ST[1]~16_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \CMOS1_VSYNC~input_o\ : std_logic;
SIGNAL \RST_N~input_o\ : std_logic;
SIGNAL \RST_N~inputclkctrl_outclk\ : std_logic;
SIGNAL \COMS1_VSYNC_REG1~q\ : std_logic;
SIGNAL \COMS1_VSYNC_REG2~feeder_combout\ : std_logic;
SIGNAL \COMS1_VSYNC_REG2~q\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~0clkctrl_outclk\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[0]~25_combout\ : std_logic;
SIGNAL \u2|Equal0~5_combout\ : std_logic;
SIGNAL \u2|Cont[17]~53_combout\ : std_logic;
SIGNAL \u2|Cont[20]~60\ : std_logic;
SIGNAL \u2|Cont[21]~61_combout\ : std_logic;
SIGNAL \u2|Equal0~7_combout\ : std_logic;
SIGNAL \u2|Equal0~0_combout\ : std_logic;
SIGNAL \u2|Cont[10]~39_combout\ : std_logic;
SIGNAL \u2|Equal0~4_combout\ : std_logic;
SIGNAL \u2|Equal0~6_combout\ : std_logic;
SIGNAL \u2|Cont[0]~63_combout\ : std_logic;
SIGNAL \u2|Cont[1]~22\ : std_logic;
SIGNAL \u2|Cont[2]~23_combout\ : std_logic;
SIGNAL \u2|Cont[2]~24\ : std_logic;
SIGNAL \u2|Cont[3]~25_combout\ : std_logic;
SIGNAL \u2|Cont[3]~26\ : std_logic;
SIGNAL \u2|Cont[4]~27_combout\ : std_logic;
SIGNAL \u2|Cont[4]~28\ : std_logic;
SIGNAL \u2|Cont[5]~29_combout\ : std_logic;
SIGNAL \u2|Cont[5]~30\ : std_logic;
SIGNAL \u2|Cont[6]~32\ : std_logic;
SIGNAL \u2|Cont[7]~33_combout\ : std_logic;
SIGNAL \u2|Cont[7]~34\ : std_logic;
SIGNAL \u2|Cont[8]~36\ : std_logic;
SIGNAL \u2|Cont[9]~37_combout\ : std_logic;
SIGNAL \u2|Cont[9]~38\ : std_logic;
SIGNAL \u2|Cont[10]~40\ : std_logic;
SIGNAL \u2|Cont[11]~41_combout\ : std_logic;
SIGNAL \u2|Cont[11]~42\ : std_logic;
SIGNAL \u2|Cont[12]~43_combout\ : std_logic;
SIGNAL \u2|Cont[12]~44\ : std_logic;
SIGNAL \u2|Cont[13]~45_combout\ : std_logic;
SIGNAL \u2|Cont[13]~46\ : std_logic;
SIGNAL \u2|Cont[14]~48\ : std_logic;
SIGNAL \u2|Cont[15]~49_combout\ : std_logic;
SIGNAL \u2|Cont[15]~50\ : std_logic;
SIGNAL \u2|Cont[16]~52\ : std_logic;
SIGNAL \u2|Cont[17]~54\ : std_logic;
SIGNAL \u2|Cont[18]~55_combout\ : std_logic;
SIGNAL \u2|Cont[18]~56\ : std_logic;
SIGNAL \u2|Cont[19]~57_combout\ : std_logic;
SIGNAL \u2|Cont[19]~58\ : std_logic;
SIGNAL \u2|Cont[20]~59_combout\ : std_logic;
SIGNAL \u2|oRST_1~0_combout\ : std_logic;
SIGNAL \u2|oRST_1~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[1]~9\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[2]~11\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[3]~13\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[4]~15\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[5]~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[4]~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|Decoder0~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[2]~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[6]~19\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[7]~21\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[8]~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|i2c_data[22]~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[8]~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[5]~17\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[6]~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[7]~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|i2c_data[22]~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_conf_done_reg~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_conf_done_reg~q\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_valid~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[0]~6_combout\ : std_logic;
SIGNAL \u2|oRST_0~0_combout\ : std_logic;
SIGNAL \u2|oRST_0~q\ : std_logic;
SIGNAL \u2|oRST_0~clkctrl_outclk\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[2]~2_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_Cont[2]~3_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_valid~1_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Frame_valid~q\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oCLK~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oCLK~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \CMOS2_VSYNC~input_o\ : std_logic;
SIGNAL \COMS2_VSYNC_REG1~q\ : std_logic;
SIGNAL \COMS2_VSYNC_REG2~feeder_combout\ : std_logic;
SIGNAL \COMS2_VSYNC_REG2~q\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~0clkctrl_outclk\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|WR_MASK~0_combout\ : std_logic;
SIGNAL \u6|ST[5]~15_combout\ : std_logic;
SIGNAL \u6|Equal5~3_combout\ : std_logic;
SIGNAL \u6|Read~0_combout\ : std_logic;
SIGNAL \u6|Read~1_combout\ : std_logic;
SIGNAL \u6|Read~q\ : std_logic;
SIGNAL \u6|mRD_DONE~0_combout\ : std_logic;
SIGNAL \u6|mRD_DONE~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u1|V_Cont[0]~10_combout\ : std_logic;
SIGNAL \u2|oRST_3~0_combout\ : std_logic;
SIGNAL \u2|oRST_3~q\ : std_logic;
SIGNAL \u1|V_Cont[2]~14_combout\ : std_logic;
SIGNAL \u1|H_Cont[0]~11\ : std_logic;
SIGNAL \u1|H_Cont[1]~12_combout\ : std_logic;
SIGNAL \u1|H_Cont[3]~17\ : std_logic;
SIGNAL \u1|H_Cont[4]~18_combout\ : std_logic;
SIGNAL \u1|H_Cont[4]~19\ : std_logic;
SIGNAL \u1|H_Cont[5]~21\ : std_logic;
SIGNAL \u1|H_Cont[6]~23\ : std_logic;
SIGNAL \u1|H_Cont[7]~24_combout\ : std_logic;
SIGNAL \u1|H_Cont[7]~25\ : std_logic;
SIGNAL \u1|H_Cont[8]~26_combout\ : std_logic;
SIGNAL \u1|H_Cont[8]~27\ : std_logic;
SIGNAL \u1|H_Cont[9]~28_combout\ : std_logic;
SIGNAL \u1|LessThan6~0_combout\ : std_logic;
SIGNAL \u1|H_Cont[6]~22_combout\ : std_logic;
SIGNAL \u1|LessThan6~1_combout\ : std_logic;
SIGNAL \u1|H_Cont[1]~13\ : std_logic;
SIGNAL \u1|H_Cont[2]~14_combout\ : std_logic;
SIGNAL \u1|H_Cont[2]~15\ : std_logic;
SIGNAL \u1|H_Cont[3]~16_combout\ : std_logic;
SIGNAL \u1|Equal0~2_combout\ : std_logic;
SIGNAL \u1|H_Cont[0]~10_combout\ : std_logic;
SIGNAL \u1|Equal0~3_combout\ : std_logic;
SIGNAL \u1|Equal0~4_combout\ : std_logic;
SIGNAL \u1|V_Cont[1]~12_combout\ : std_logic;
SIGNAL \u1|LessThan8~1_combout\ : std_logic;
SIGNAL \u1|LessThan8~0_combout\ : std_logic;
SIGNAL \u1|LessThan8~2_combout\ : std_logic;
SIGNAL \u1|V_Cont[0]~11\ : std_logic;
SIGNAL \u1|V_Cont[1]~13\ : std_logic;
SIGNAL \u1|V_Cont[2]~15\ : std_logic;
SIGNAL \u1|V_Cont[3]~17\ : std_logic;
SIGNAL \u1|V_Cont[4]~18_combout\ : std_logic;
SIGNAL \u1|V_Cont[4]~19\ : std_logic;
SIGNAL \u1|V_Cont[5]~20_combout\ : std_logic;
SIGNAL \u1|V_Cont[5]~21\ : std_logic;
SIGNAL \u1|V_Cont[6]~22_combout\ : std_logic;
SIGNAL \u1|V_Cont[6]~23\ : std_logic;
SIGNAL \u1|V_Cont[7]~24_combout\ : std_logic;
SIGNAL \u1|V_Cont[7]~25\ : std_logic;
SIGNAL \u1|V_Cont[8]~26_combout\ : std_logic;
SIGNAL \u1|V_Cont[8]~27\ : std_logic;
SIGNAL \u1|V_Cont[9]~28_combout\ : std_logic;
SIGNAL \u1|oVGA_V_SYNC~0_combout\ : std_logic;
SIGNAL \u1|oVGA_V_SYNC~q\ : std_logic;
SIGNAL \VGA_VSYNC_REG1~feeder_combout\ : std_logic;
SIGNAL \VGA_VSYNC_REG1~q\ : std_logic;
SIGNAL \VGA_VSYNC_REG2~q\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \u6|RD_MASK~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \u6|mRD~2_combout\ : std_logic;
SIGNAL \u6|mRD~3_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u6|RD_MASK~0_combout\ : std_logic;
SIGNAL \u6|mWR~1_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u6|mWR~0_combout\ : std_logic;
SIGNAL \u6|mWR~q\ : std_logic;
SIGNAL \u6|Pre_WR~q\ : std_logic;
SIGNAL \u6|mRD~4_combout\ : std_logic;
SIGNAL \u6|mRD~q\ : std_logic;
SIGNAL \u6|ST[5]~2_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[1]~15_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[14]~41_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[12]~37_combout\ : std_logic;
SIGNAL \u6|control1|LessThan1~0_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[3]~19_combout\ : std_logic;
SIGNAL \u6|control1|LessThan0~0_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[4]~21_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[6]~25_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~2_combout\ : std_logic;
SIGNAL \u6|control1|LessThan0~1_combout\ : std_logic;
SIGNAL \u6|control1|LessThan0~2_combout\ : std_logic;
SIGNAL \u6|control1|LessThan0~3_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[1]~16\ : std_logic;
SIGNAL \u6|control1|init_timer[2]~17_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[2]~18\ : std_logic;
SIGNAL \u6|control1|init_timer[3]~20\ : std_logic;
SIGNAL \u6|control1|init_timer[4]~22\ : std_logic;
SIGNAL \u6|control1|init_timer[5]~23_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[5]~24\ : std_logic;
SIGNAL \u6|control1|init_timer[6]~26\ : std_logic;
SIGNAL \u6|control1|init_timer[7]~28\ : std_logic;
SIGNAL \u6|control1|init_timer[8]~29_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[8]~30\ : std_logic;
SIGNAL \u6|control1|init_timer[9]~31_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[9]~32\ : std_logic;
SIGNAL \u6|control1|init_timer[10]~33_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[10]~34\ : std_logic;
SIGNAL \u6|control1|init_timer[11]~35_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[11]~36\ : std_logic;
SIGNAL \u6|control1|init_timer[12]~38\ : std_logic;
SIGNAL \u6|control1|init_timer[13]~39_combout\ : std_logic;
SIGNAL \u6|control1|init_timer[13]~40\ : std_logic;
SIGNAL \u6|control1|init_timer[14]~42\ : std_logic;
SIGNAL \u6|control1|init_timer[15]~44_combout\ : std_logic;
SIGNAL \u6|control1|LessThan1~1_combout\ : std_logic;
SIGNAL \u6|control1|LessThan1~2_combout\ : std_logic;
SIGNAL \u6|control1|INIT_REQ~feeder_combout\ : std_logic;
SIGNAL \u6|control1|INIT_REQ~q\ : std_logic;
SIGNAL \u6|Pre_RD~feeder_combout\ : std_logic;
SIGNAL \u6|Pre_RD~q\ : std_logic;
SIGNAL \u6|Equal2~0_combout\ : std_logic;
SIGNAL \u6|Selector0~0_combout\ : std_logic;
SIGNAL \u6|CMD[0]~0_combout\ : std_logic;
SIGNAL \u6|control1|Equal2~0_combout\ : std_logic;
SIGNAL \u6|control1|WRITEA~q\ : std_logic;
SIGNAL \u6|control1|init_timer[0]~43_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~0_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~1_combout\ : std_logic;
SIGNAL \u6|control1|PRECHARGE~0_combout\ : std_logic;
SIGNAL \u6|control1|PRECHARGE~1_combout\ : std_logic;
SIGNAL \u6|control1|PRECHARGE~2_combout\ : std_logic;
SIGNAL \u6|control1|PRECHARGE~q\ : std_logic;
SIGNAL \u6|command1|always0~4_combout\ : std_logic;
SIGNAL \u6|command1|do_precharge~q\ : std_logic;
SIGNAL \u6|command1|command_done~0_combout\ : std_logic;
SIGNAL \u6|command1|command_done~q\ : std_logic;
SIGNAL \u6|control1|always3~0_combout\ : std_logic;
SIGNAL \u6|control1|always3~4_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~3_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~4_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~5_combout\ : std_logic;
SIGNAL \u6|control1|LOAD_MODE~q\ : std_logic;
SIGNAL \u6|command1|always0~0_combout\ : std_logic;
SIGNAL \u6|command1|do_load_mode~q\ : std_logic;
SIGNAL \u6|command1|rw_flag~0_combout\ : std_logic;
SIGNAL \u6|command1|command_delay~2_combout\ : std_logic;
SIGNAL \u6|command1|ex_write~0_combout\ : std_logic;
SIGNAL \u6|command1|ex_write~q\ : std_logic;
SIGNAL \u6|command1|rp_done~1_combout\ : std_logic;
SIGNAL \u6|command1|ex_read~0_combout\ : std_logic;
SIGNAL \u6|command1|ex_read~q\ : std_logic;
SIGNAL \u6|Add4~17\ : std_logic;
SIGNAL \u6|Add4~18_combout\ : std_logic;
SIGNAL \u6|ST[9]~7_combout\ : std_logic;
SIGNAL \u6|Add4~14_combout\ : std_logic;
SIGNAL \u6|ST[7]~8_combout\ : std_logic;
SIGNAL \u6|Equal5~0_combout\ : std_logic;
SIGNAL \u6|Add4~5\ : std_logic;
SIGNAL \u6|Add4~7\ : std_logic;
SIGNAL \u6|Add4~8_combout\ : std_logic;
SIGNAL \u6|ST[4]~11_combout\ : std_logic;
SIGNAL \u6|ST[3]~12_combout\ : std_logic;
SIGNAL \u6|Equal7~0_combout\ : std_logic;
SIGNAL \u6|Equal0~0_combout\ : std_logic;
SIGNAL \u6|PM_STOP~q\ : std_logic;
SIGNAL \u6|command1|rp_shift~3_combout\ : std_logic;
SIGNAL \u6|command1|rp_shift~4_combout\ : std_logic;
SIGNAL \u6|command1|rp_shift~2_combout\ : std_logic;
SIGNAL \u6|command1|rp_done~2_combout\ : std_logic;
SIGNAL \u6|command1|rp_shift~1_combout\ : std_logic;
SIGNAL \u6|command1|rp_shift~0_combout\ : std_logic;
SIGNAL \u6|command1|rp_done~0_combout\ : std_logic;
SIGNAL \u6|command1|rp_done~q\ : std_logic;
SIGNAL \u6|command1|always0~1_combout\ : std_logic;
SIGNAL \u6|control1|Equal1~0_combout\ : std_logic;
SIGNAL \u6|control1|READA~q\ : std_logic;
SIGNAL \u6|command1|always0~2_combout\ : std_logic;
SIGNAL \u6|command1|do_reada~0_combout\ : std_logic;
SIGNAL \u6|command1|do_reada~q\ : std_logic;
SIGNAL \u6|command1|always3~0_combout\ : std_logic;
SIGNAL \u6|command1|REF_ACK~0_combout\ : std_logic;
SIGNAL \u6|command1|REF_ACK~q\ : std_logic;
SIGNAL \u6|control1|REF_REQ~0_combout\ : std_logic;
SIGNAL \u6|control1|REF_REQ~q\ : std_logic;
SIGNAL \u6|command1|always0~3_combout\ : std_logic;
SIGNAL \u6|command1|do_writea~0_combout\ : std_logic;
SIGNAL \u6|command1|do_writea~q\ : std_logic;
SIGNAL \u6|command1|always0~5_combout\ : std_logic;
SIGNAL \u6|control1|REFRESH~2_combout\ : std_logic;
SIGNAL \u6|control1|REFRESH~q\ : std_logic;
SIGNAL \u6|command1|always0~6_combout\ : std_logic;
SIGNAL \u6|command1|do_refresh~q\ : std_logic;
SIGNAL \u6|command1|CM_ACK~0_combout\ : std_logic;
SIGNAL \u6|command1|CM_ACK~q\ : std_logic;
SIGNAL \u6|control1|always1~0_combout\ : std_logic;
SIGNAL \u6|control1|CMD_ACK~q\ : std_logic;
SIGNAL \u6|ST[5]~3_combout\ : std_logic;
SIGNAL \u6|ST[6]~9_combout\ : std_logic;
SIGNAL \u6|Add4~9\ : std_logic;
SIGNAL \u6|Add4~11\ : std_logic;
SIGNAL \u6|Add4~13\ : std_logic;
SIGNAL \u6|Add4~15\ : std_logic;
SIGNAL \u6|Add4~16_combout\ : std_logic;
SIGNAL \u6|ST[8]~13_combout\ : std_logic;
SIGNAL \u6|Equal5~1_combout\ : std_logic;
SIGNAL \u6|Equal5~2_combout\ : std_logic;
SIGNAL \u6|Equal6~0_combout\ : std_logic;
SIGNAL \u6|Add4~0_combout\ : std_logic;
SIGNAL \u6|ST[0]~4_combout\ : std_logic;
SIGNAL \u6|ST[0]~5_combout\ : std_logic;
SIGNAL \u6|Equal8~0_combout\ : std_logic;
SIGNAL \u6|Equal10~0_combout\ : std_logic;
SIGNAL \u6|mWR_DONE~0_combout\ : std_logic;
SIGNAL \u6|mWR_DONE~q\ : std_logic;
SIGNAL \u6|WR_MASK~1_combout\ : std_logic;
SIGNAL \CMOS2_PCLK~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \CMOS2_D[0]~input_o\ : std_logic;
SIGNAL \CMOS2_HREF~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|byte_state~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|byte_state~q\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \CMOS2_D[1]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\ : std_logic;
SIGNAL \CMOS2_D[2]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[2]~feeder_combout\ : std_logic;
SIGNAL \CMOS2_D[3]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\ : std_logic;
SIGNAL \CMOS2_D[4]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[4]~feeder_combout\ : std_logic;
SIGNAL \CMOS2_D[5]~input_o\ : std_logic;
SIGNAL \CMOS2_D[6]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout\ : std_logic;
SIGNAL \CMOS2_D[7]~input_o\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\ : std_logic;
SIGNAL \CMOS1_PCLK~input_o\ : std_logic;
SIGNAL \CMOS1_D[0]~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[0]~feeder_combout\ : std_logic;
SIGNAL \CMOS1_HREF~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|byte_state~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|byte_state~q\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \CMOS1_D[1]~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\ : std_logic;
SIGNAL \CMOS1_D[2]~input_o\ : std_logic;
SIGNAL \CMOS1_D[3]~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\ : std_logic;
SIGNAL \CMOS1_D[4]~input_o\ : std_logic;
SIGNAL \CMOS1_D[5]~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[5]~feeder_combout\ : std_logic;
SIGNAL \CMOS1_D[6]~input_o\ : std_logic;
SIGNAL \CMOS1_D[7]~input_o\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\ : std_logic;
SIGNAL \u6|mDATAIN[0]~0_combout\ : std_logic;
SIGNAL \u6|command1|oe4~0_combout\ : std_logic;
SIGNAL \u6|command1|oe4~1_combout\ : std_logic;
SIGNAL \u6|command1|oe4~q\ : std_logic;
SIGNAL \u6|command1|OE~feeder_combout\ : std_logic;
SIGNAL \u6|command1|OE~q\ : std_logic;
SIGNAL \u6|mDATAIN[1]~1_combout\ : std_logic;
SIGNAL \u6|mDATAIN[2]~2_combout\ : std_logic;
SIGNAL \u6|mDATAIN[3]~3_combout\ : std_logic;
SIGNAL \u6|mDATAIN[4]~4_combout\ : std_logic;
SIGNAL \u6|mDATAIN[5]~5_combout\ : std_logic;
SIGNAL \u6|mDATAIN[6]~6_combout\ : std_logic;
SIGNAL \u6|mDATAIN[7]~7_combout\ : std_logic;
SIGNAL \u6|mDATAIN[8]~8_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout\ : std_logic;
SIGNAL \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\ : std_logic;
SIGNAL \u6|mDATAIN[9]~9_combout\ : std_logic;
SIGNAL \u6|mDATAIN[10]~10_combout\ : std_logic;
SIGNAL \u6|mDATAIN[11]~11_combout\ : std_logic;
SIGNAL \u6|mDATAIN[12]~12_combout\ : std_logic;
SIGNAL \u6|mDATAIN[13]~13_combout\ : std_logic;
SIGNAL \u6|mDATAIN[14]~14_combout\ : std_logic;
SIGNAL \u6|mDATAIN[15]~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[0]~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[0]~17\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[1]~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[1]~19\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[2]~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[2]~21\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[3]~23\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[4]~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[4]~25\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[5]~27\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[6]~29\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[7]~30_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[7]~31\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[8]~32_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[8]~33\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[9]~34_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[9]~35\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[10]~36_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[10]~37\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[11]~39\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[12]~40_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[12]~41\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[13]~42_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[11]~38_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[13]~43\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt[14]~44_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan0~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|LessThan0~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[0]~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|config_step.00~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|config_step.00~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|i2c_sclk~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[4]~17\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[5]~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[2]~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Selector0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|tr_end~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|tr_end~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|Selector2~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|config_step.01~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|config_step~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|config_step.10~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|Selector0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|start~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[0]~7\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[1]~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[1]~9\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[2]~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[2]~11\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[3]~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[3]~15\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|cyc_count[4]~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr7~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|i2c_data[22]~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|i2c_data[22]~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[3]~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|reg_index[1]~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr13~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr15~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr14~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr8~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr12~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr6~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr18~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr5~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~19_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~21_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~22_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~23_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr11~24_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~15_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr0~1_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~16_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~18_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr9~17_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~12_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~11_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~13_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~7_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~6_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~9_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~10_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|WideOr4~14_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~3_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~5_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~8_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|Mux0~20_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|reg_sdat~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|clock_20k~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|clock_20k~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[0]~7\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[1]~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|config_step.00~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|reg_conf_done_reg~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|reg_conf_done_reg~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|i2c_data[22]~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|reg_index[8]~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~1\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~3\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~5\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~7\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~9\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~11\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~13\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|reg_index[0]~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|i2c_data[22]~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|config_step.00~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Selector2~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|config_step.01~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[4]~17\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[5]~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[3]~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[0]~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[0]~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[2]~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|i2c_sclk~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|tr_end~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|tr_end~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|config_step~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|config_step.10~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Selector0~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|start~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[1]~9\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[2]~11\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[3]~15\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|cyc_count[4]~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Add1~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr13~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|i2c_data[22]~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|i2c_data[22]~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr7~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr7~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Decoder0~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Decoder0~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr14~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr15~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr11~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|Decoder0~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr6~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr18~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr5~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~22_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~18_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~24_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~19_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr12~20_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr0~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr9~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~13_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~12_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~14_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~16_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~17_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr10~23_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr3~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~7_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~9_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~10_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~6_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~11_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|WideOr4~15_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~3_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~4_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~5_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~8_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|Mux0~21_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|reg_sdat~q\ : std_logic;
SIGNAL \u6|rWR1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[8]~16\ : std_logic;
SIGNAL \u6|rWR1_ADDR[9]~22_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~21_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[9]~23\ : std_logic;
SIGNAL \u6|rWR1_ADDR[10]~25\ : std_logic;
SIGNAL \u6|rWR1_ADDR[11]~26_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[11]~27\ : std_logic;
SIGNAL \u6|rWR1_ADDR[12]~29\ : std_logic;
SIGNAL \u6|rWR1_ADDR[13]~31\ : std_logic;
SIGNAL \u6|rWR1_ADDR[14]~32_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[14]~33\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~34_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[13]~30_combout\ : std_logic;
SIGNAL \u6|LessThan1~1_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~35\ : std_logic;
SIGNAL \u6|rWR1_ADDR[16]~36_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[16]~37\ : std_logic;
SIGNAL \u6|rWR1_ADDR[17]~38_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[10]~24_combout\ : std_logic;
SIGNAL \u6|LessThan1~0_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~19_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[17]~39\ : std_logic;
SIGNAL \u6|rWR1_ADDR[18]~41\ : std_logic;
SIGNAL \u6|rWR1_ADDR[19]~42_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[19]~43\ : std_logic;
SIGNAL \u6|rWR1_ADDR[20]~45\ : std_logic;
SIGNAL \u6|rWR1_ADDR[21]~46_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[21]~47\ : std_logic;
SIGNAL \u6|rWR1_ADDR[22]~48_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~17_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[18]~40_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[15]~20_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[8]~16\ : std_logic;
SIGNAL \u6|rRD1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~20_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[9]~22\ : std_logic;
SIGNAL \u6|rRD1_ADDR[10]~24\ : std_logic;
SIGNAL \u6|rRD1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[11]~26\ : std_logic;
SIGNAL \u6|rRD1_ADDR[12]~28\ : std_logic;
SIGNAL \u6|rRD1_ADDR[13]~30\ : std_logic;
SIGNAL \u6|rRD1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[14]~32\ : std_logic;
SIGNAL \u6|rRD1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[15]~34\ : std_logic;
SIGNAL \u6|rRD1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[16]~36\ : std_logic;
SIGNAL \u6|rRD1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[17]~38\ : std_logic;
SIGNAL \u6|rRD1_ADDR[18]~40\ : std_logic;
SIGNAL \u6|rRD1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[19]~42\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~44\ : std_logic;
SIGNAL \u6|rRD1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[21]~46\ : std_logic;
SIGNAL \u6|rRD1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~18_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[20]~19_combout\ : std_logic;
SIGNAL \u6|mADDR[16]~0_combout\ : std_logic;
SIGNAL \u6|mRD~5_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[8]~16\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~20_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~22\ : std_logic;
SIGNAL \u6|rRD2_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[10]~24\ : std_logic;
SIGNAL \u6|rRD2_ADDR[11]~26\ : std_logic;
SIGNAL \u6|rRD2_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[12]~28\ : std_logic;
SIGNAL \u6|rRD2_ADDR[13]~30\ : std_logic;
SIGNAL \u6|rRD2_ADDR[14]~32\ : std_logic;
SIGNAL \u6|rRD2_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[15]~34\ : std_logic;
SIGNAL \u6|rRD2_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[16]~36\ : std_logic;
SIGNAL \u6|rRD2_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[17]~38\ : std_logic;
SIGNAL \u6|rRD2_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[18]~40\ : std_logic;
SIGNAL \u6|rRD2_ADDR[19]~42\ : std_logic;
SIGNAL \u6|rRD2_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[20]~44\ : std_logic;
SIGNAL \u6|rRD2_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[21]~46\ : std_logic;
SIGNAL \u6|rRD2_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~17_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~18_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[9]~19_combout\ : std_logic;
SIGNAL \u6|mADDR~1_combout\ : std_logic;
SIGNAL \u6|mADDR~2_combout\ : std_logic;
SIGNAL \u6|mRD~6_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[8]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~0_combout\ : std_logic;
SIGNAL \u6|SA~0_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[9]~23\ : std_logic;
SIGNAL \u6|rWR2_ADDR[10]~24_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~21_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[10]~25\ : std_logic;
SIGNAL \u6|rWR2_ADDR[11]~27\ : std_logic;
SIGNAL \u6|rWR2_ADDR[12]~28_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[12]~29\ : std_logic;
SIGNAL \u6|rWR2_ADDR[13]~31\ : std_logic;
SIGNAL \u6|rWR2_ADDR[14]~33\ : std_logic;
SIGNAL \u6|rWR2_ADDR[15]~34_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[15]~35\ : std_logic;
SIGNAL \u6|rWR2_ADDR[16]~36_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[16]~37\ : std_logic;
SIGNAL \u6|rWR2_ADDR[17]~38_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[17]~39\ : std_logic;
SIGNAL \u6|rWR2_ADDR[18]~40_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[18]~41\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~43\ : std_logic;
SIGNAL \u6|rWR2_ADDR[20]~44_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[14]~32_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[13]~30_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[11]~26_combout\ : std_logic;
SIGNAL \u6|LessThan2~0_combout\ : std_logic;
SIGNAL \u6|LessThan2~1_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~18_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~42_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~19_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[19]~20_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[8]~16\ : std_logic;
SIGNAL \u6|rWR2_ADDR[9]~22_combout\ : std_logic;
SIGNAL \u6|mADDR~3_combout\ : std_logic;
SIGNAL \u6|mADDR~4_combout\ : std_logic;
SIGNAL \u6|command1|SA~1_combout\ : std_logic;
SIGNAL \u6|SA~1_combout\ : std_logic;
SIGNAL \u6|SA~2_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u6|mADDR~7_combout\ : std_logic;
SIGNAL \u6|mADDR~8_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[11]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~3_combout\ : std_logic;
SIGNAL \u6|SA~3_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[12]~28_combout\ : std_logic;
SIGNAL \u6|mADDR~9_combout\ : std_logic;
SIGNAL \u6|mADDR~10_combout\ : std_logic;
SIGNAL \u6|command1|SA~4_combout\ : std_logic;
SIGNAL \u6|SA~4_combout\ : std_logic;
SIGNAL \u6|rRD1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u6|mADDR~11_combout\ : std_logic;
SIGNAL \u6|mADDR~12_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[13]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~5_combout\ : std_logic;
SIGNAL \u6|SA~5_combout\ : std_logic;
SIGNAL \u6|rRD2_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u6|mADDR~13_combout\ : std_logic;
SIGNAL \u6|mADDR~14_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[14]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~6_combout\ : std_logic;
SIGNAL \u6|SA~6_combout\ : std_logic;
SIGNAL \u6|mADDR~15_combout\ : std_logic;
SIGNAL \u6|mADDR~16_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[15]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~7_combout\ : std_logic;
SIGNAL \u6|SA~7_combout\ : std_logic;
SIGNAL \u6|mADDR~17_combout\ : std_logic;
SIGNAL \u6|mADDR~18_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[16]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~8_combout\ : std_logic;
SIGNAL \u6|SA~8_combout\ : std_logic;
SIGNAL \u6|mADDR~19_combout\ : std_logic;
SIGNAL \u6|mADDR~20_combout\ : std_logic;
SIGNAL \u6|command1|SA~9_combout\ : std_logic;
SIGNAL \u6|SA~9_combout\ : std_logic;
SIGNAL \u6|command1|always4~0_combout\ : std_logic;
SIGNAL \u6|command1|do_rw~0_combout\ : std_logic;
SIGNAL \u6|command1|do_rw~q\ : std_logic;
SIGNAL \u6|rRD1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u6|mADDR~21_combout\ : std_logic;
SIGNAL \u6|mADDR~22_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[18]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~10_combout\ : std_logic;
SIGNAL \u6|SA~10_combout\ : std_logic;
SIGNAL \u6|mADDR~23_combout\ : std_logic;
SIGNAL \u6|mADDR~24_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[19]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|SA~11_combout\ : std_logic;
SIGNAL \u6|SA~11_combout\ : std_logic;
SIGNAL \u6|LessThan0~0_combout\ : std_logic;
SIGNAL \u6|DQM~0_combout\ : std_logic;
SIGNAL \u6|DQM[0]~feeder_combout\ : std_logic;
SIGNAL \u6|DQM[1]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|rw_flag~1_combout\ : std_logic;
SIGNAL \u6|command1|rw_flag~q\ : std_logic;
SIGNAL \u6|command1|WE_N~0_combout\ : std_logic;
SIGNAL \u6|command1|WE_N~1_combout\ : std_logic;
SIGNAL \u6|command1|WE_N~q\ : std_logic;
SIGNAL \u6|WE_N~0_combout\ : std_logic;
SIGNAL \u6|WE_N~q\ : std_logic;
SIGNAL \u6|command1|CAS_N~0_combout\ : std_logic;
SIGNAL \u6|command1|CAS_N~q\ : std_logic;
SIGNAL \u6|CAS_N~0_combout\ : std_logic;
SIGNAL \u6|CAS_N~q\ : std_logic;
SIGNAL \u6|command1|RAS_N~0_combout\ : std_logic;
SIGNAL \u6|command1|RAS_N~1_combout\ : std_logic;
SIGNAL \u6|command1|RAS_N~q\ : std_logic;
SIGNAL \u6|RAS_N~0_combout\ : std_logic;
SIGNAL \u6|RAS_N~q\ : std_logic;
SIGNAL \u6|command1|do_initial~feeder_combout\ : std_logic;
SIGNAL \u6|command1|do_initial~q\ : std_logic;
SIGNAL \u6|rWR2_ADDR[20]~45\ : std_logic;
SIGNAL \u6|rWR2_ADDR[21]~47\ : std_logic;
SIGNAL \u6|rWR2_ADDR[22]~48_combout\ : std_logic;
SIGNAL \u6|mADDR~25_combout\ : std_logic;
SIGNAL \u6|mADDR~26_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[22]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|CS_N~0_combout\ : std_logic;
SIGNAL \u6|command1|CS_N~1_combout\ : std_logic;
SIGNAL \u6|CS_N[0]~feeder_combout\ : std_logic;
SIGNAL \u6|rWR1_ADDR[20]~44_combout\ : std_logic;
SIGNAL \u6|mADDR~27_combout\ : std_logic;
SIGNAL \u6|mADDR~28_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[20]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|BA~0_combout\ : std_logic;
SIGNAL \u6|BA[0]~feeder_combout\ : std_logic;
SIGNAL \u6|rWR2_ADDR[21]~46_combout\ : std_logic;
SIGNAL \u6|mADDR~29_combout\ : std_logic;
SIGNAL \u6|mADDR~30_combout\ : std_logic;
SIGNAL \u6|control1|SADDR[21]~feeder_combout\ : std_logic;
SIGNAL \u6|command1|BA~1_combout\ : std_logic;
SIGNAL \u6|BA[1]~feeder_combout\ : std_logic;
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u1|Equal0~1_combout\ : std_logic;
SIGNAL \u1|LessThan7~0_combout\ : std_logic;
SIGNAL \u1|oVGA_H_SYNC~q\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[2]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[3]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[5]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[7]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[8]~feeder_combout\ : std_logic;
SIGNAL \u1|H_Cont[5]~20_combout\ : std_logic;
SIGNAL \u1|oCoord_X[2]~9\ : std_logic;
SIGNAL \u1|oCoord_X[3]~11\ : std_logic;
SIGNAL \u1|oCoord_X[4]~13\ : std_logic;
SIGNAL \u1|oCoord_X[5]~15\ : std_logic;
SIGNAL \u1|oCoord_X[6]~17\ : std_logic;
SIGNAL \u1|oCoord_X[7]~19\ : std_logic;
SIGNAL \u1|oCoord_X[8]~20_combout\ : std_logic;
SIGNAL \u1|LessThan4~1_combout\ : std_logic;
SIGNAL \u1|LessThan4~2_combout\ : std_logic;
SIGNAL \u1|Equal0~0_combout\ : std_logic;
SIGNAL \u1|LessThan2~0_combout\ : std_logic;
SIGNAL \u1|always0~0_combout\ : std_logic;
SIGNAL \u1|always0~1_combout\ : std_logic;
SIGNAL \u1|oCoord_X[7]~18_combout\ : std_logic;
SIGNAL \u1|oCoord_X[6]~16_combout\ : std_logic;
SIGNAL \Pre_Read~3_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[2]~9_cout\ : std_logic;
SIGNAL \u1|oCoord_Y[2]~11\ : std_logic;
SIGNAL \u1|oCoord_Y[3]~12_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[3]~13\ : std_logic;
SIGNAL \u1|oCoord_Y[4]~15\ : std_logic;
SIGNAL \u1|oCoord_Y[5]~16_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[4]~14_combout\ : std_logic;
SIGNAL \LessThan7~0_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[5]~17\ : std_logic;
SIGNAL \u1|oCoord_Y[6]~19\ : std_logic;
SIGNAL \u1|oCoord_Y[7]~21\ : std_logic;
SIGNAL \u1|oCoord_Y[8]~23\ : std_logic;
SIGNAL \u1|oCoord_Y[9]~24_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[7]~20_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[6]~18_combout\ : std_logic;
SIGNAL \LessThan6~1_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[1]~26_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[2]~10_combout\ : std_logic;
SIGNAL \LessThan6~0_combout\ : std_logic;
SIGNAL \Pre_Read~0_combout\ : std_logic;
SIGNAL \u1|oCoord_Y[8]~22_combout\ : std_logic;
SIGNAL \LessThan7~1_combout\ : std_logic;
SIGNAL \Pre_Read~1_combout\ : std_logic;
SIGNAL \Pre_Read~4_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \u1|oCoord_X[8]~21\ : std_logic;
SIGNAL \u1|oCoord_X[9]~22_combout\ : std_logic;
SIGNAL \u1|oCoord_X[1]~24_combout\ : std_logic;
SIGNAL \u1|oCoord_X[2]~8_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u1|oCoord_X[5]~14_combout\ : std_logic;
SIGNAL \u1|oCoord_X[4]~12_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \u6|Equal7~1_combout\ : std_logic;
SIGNAL \u6|OUT_VALID~0_combout\ : std_logic;
SIGNAL \u6|OUT_VALID~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u1|oVGA_R~0_combout\ : std_logic;
SIGNAL \u1|oVGA_R~1_combout\ : std_logic;
SIGNAL \u1|oVGA_R[0]~2_combout\ : std_logic;
SIGNAL \u1|oVGA_R[1]~3_combout\ : std_logic;
SIGNAL \u1|oVGA_R[2]~4_combout\ : std_logic;
SIGNAL \u1|oVGA_R[3]~5_combout\ : std_logic;
SIGNAL \u1|oVGA_R[4]~6_combout\ : std_logic;
SIGNAL \u1|oVGA_G[0]~0_combout\ : std_logic;
SIGNAL \u1|oVGA_G[1]~1_combout\ : std_logic;
SIGNAL \u1|oVGA_G[2]~2_combout\ : std_logic;
SIGNAL \u1|oVGA_G[3]~3_combout\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[10]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[11]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[12]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[13]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[14]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \u6|mDATAOUT[15]~feeder_combout\ : std_logic;
SIGNAL \u1|oVGA_G[4]~4_combout\ : std_logic;
SIGNAL \u1|oVGA_G[5]~5_combout\ : std_logic;
SIGNAL \u1|oVGA_B[0]~0_combout\ : std_logic;
SIGNAL \u1|oVGA_B[1]~1_combout\ : std_logic;
SIGNAL \u1|oVGA_B[2]~2_combout\ : std_logic;
SIGNAL \u1|oVGA_B[3]~3_combout\ : std_logic;
SIGNAL \u1|oVGA_B[4]~4_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|sclk~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|sclk~2_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|sclk~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|i2c_sclk~0_combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|i2c_sclk~combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|sclk~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|sclk~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|sclk~2_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|sclk~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|i2c_sclk~0_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|i2c_sclk~combout\ : std_logic;
SIGNAL \cmos1_reg_config_inst|i2c_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cmos1_reg_config_inst|u1|cyc_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cmos2_reg_config_inst|i2c_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u1|V_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|rRD1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|WR_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|DQM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|control1|init_timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|command1|rw_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|command1|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cmos1_reg_config_inst|reg_index\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cmos1_reg_config_inst|clock_20k_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cmos2_reg_config_inst|reg_index\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u1_CMOS_Capture|Pre_CMOS_iDATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1_CMOS_Capture|CMOS_oDATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|oCoord_X\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u1|H_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|rWR2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|rRD2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|mDATAOUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|mADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|ST\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|RD_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u6|control1|timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|control1|SADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|command1|rp_shift\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|command1|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u6|command1|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u2_CMOS_Capture|Frame_Cont\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2_CMOS_Capture|CMOS_oDATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u2|Cont\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u1_CMOS_Capture|Frame_Cont\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|oCoord_Y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|rWR1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u6|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u6|CMD\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|command1|command_delay\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cmos2_reg_config_inst|u1|cyc_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2_CMOS_Capture|Pre_CMOS_iDATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Equal1~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_RST_N~inputclkctrl_outclk\ : std_logic;
SIGNAL \u2|ALT_INV_oRST_0~clkctrl_outclk\ : std_logic;
SIGNAL \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\ : std_logic;
SIGNAL \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\ : std_logic;
SIGNAL \u6|write_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ : std_logic;
SIGNAL \u6|write_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ : std_logic;
SIGNAL \cmos2_reg_config_inst|u1|ALT_INV_reg_sdat~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|u1|ALT_INV_reg_sdat~q\ : std_logic;
SIGNAL \cmos2_reg_config_inst|ALT_INV_start~q\ : std_logic;
SIGNAL \cmos1_reg_config_inst|ALT_INV_start~q\ : std_logic;
SIGNAL \ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u6|read_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \u6|read_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~4_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_RST_N <= RST_N;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
CMOS1_SCL <= ww_CMOS1_SCL;
ww_CMOS1_VSYNC <= CMOS1_VSYNC;
ww_CMOS1_HREF <= CMOS1_HREF;
ww_CMOS1_PCLK <= CMOS1_PCLK;
ww_CMOS1_D <= CMOS1_D;
CMOS1_RESET <= ww_CMOS1_RESET;
CMOS2_SCL <= ww_CMOS2_SCL;
ww_CMOS2_VSYNC <= CMOS2_VSYNC;
ww_CMOS2_HREF <= CMOS2_HREF;
ww_CMOS2_PCLK <= CMOS2_PCLK;
ww_CMOS2_D <= CMOS2_D;
CMOS2_RESET <= ww_CMOS2_RESET;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u6|sdram_pll1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ <= (\u6|mDATAOUT\(8) & \u6|mDATAOUT\(7) & \u6|mDATAOUT\(6) & \u6|mDATAOUT\(5) & \u6|mDATAOUT\(4) & \u6|mDATAOUT\(3) & \u6|mDATAOUT\(2) & 
\u6|mDATAOUT\(1) & \u6|mDATAOUT\(0));

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ <= (\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0));

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ <= (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(0);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(1);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(2);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(3);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(4);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(5);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(6);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(7);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(8);

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ <= (\u6|mDATAOUT\(8) & \u6|mDATAOUT\(7) & \u6|mDATAOUT\(6) & \u6|mDATAOUT\(5) & \u6|mDATAOUT\(4) & \u6|mDATAOUT\(3) & \u6|mDATAOUT\(2) & 
\u6|mDATAOUT\(1) & \u6|mDATAOUT\(0));

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ <= (\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0));

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ <= (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(0);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(1);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(2);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(3);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(4);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(5);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(6);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(7);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(8);

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ <= (gnd & gnd & \u6|mDATAOUT\(15) & \u6|mDATAOUT\(14) & \u6|mDATAOUT\(13) & \u6|mDATAOUT\(12) & \u6|mDATAOUT\(11) & \u6|mDATAOUT\(10) & \u6|mDATAOUT\(9));

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ <= (\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0));

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ <= (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(0);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(1);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(2);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(3);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(4);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(5);
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(6);

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ <= (gnd & gnd & \u6|mDATAOUT\(15) & \u6|mDATAOUT\(14) & \u6|mDATAOUT\(13) & \u6|mDATAOUT\(12) & \u6|mDATAOUT\(11) & \u6|mDATAOUT\(10) & \u6|mDATAOUT\(9));

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ <= (\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0));

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ <= (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(0);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(1);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(2);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(3);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(4);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(5);
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(6);

\u_clock_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~inputclkctrl_outclk\);

\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ <= (\u1_CMOS_Capture|CMOS_oDATA\(8) & \u1_CMOS_Capture|CMOS_oDATA\(7) & \u1_CMOS_Capture|CMOS_oDATA\(6) & \u1_CMOS_Capture|CMOS_oDATA\(5) & 
\u1_CMOS_Capture|CMOS_oDATA\(4) & \u1_CMOS_Capture|CMOS_oDATA\(3) & \u1_CMOS_Capture|CMOS_oDATA\(2) & \u1_CMOS_Capture|CMOS_oDATA\(1) & \u1_CMOS_Capture|CMOS_oDATA\(0));

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ <= (\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(9) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)
& \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0)
);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ <= (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(0);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(1);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(2);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(3);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(4);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(5);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(6);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(7);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(8);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ <= (\u2_CMOS_Capture|CMOS_oDATA\(8) & \u2_CMOS_Capture|CMOS_oDATA\(7) & \u2_CMOS_Capture|CMOS_oDATA\(6) & \u2_CMOS_Capture|CMOS_oDATA\(5) & 
\u2_CMOS_Capture|CMOS_oDATA\(4) & \u2_CMOS_Capture|CMOS_oDATA\(3) & \u2_CMOS_Capture|CMOS_oDATA\(2) & \u2_CMOS_Capture|CMOS_oDATA\(1) & \u2_CMOS_Capture|CMOS_oDATA\(0));

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ <= (\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(9) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4)
& \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0)
);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ <= (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(0);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(1);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(2);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(3);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(4);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(5);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(6);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(7);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(8);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ <= (gnd & gnd & \u1_CMOS_Capture|CMOS_oDATA\(15) & \u1_CMOS_Capture|CMOS_oDATA\(14) & \u1_CMOS_Capture|CMOS_oDATA\(13) & \u1_CMOS_Capture|CMOS_oDATA\(12) & 
\u1_CMOS_Capture|CMOS_oDATA\(11) & \u1_CMOS_Capture|CMOS_oDATA\(10) & \u1_CMOS_Capture|CMOS_oDATA\(9));

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ <= (\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(9) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)
& \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0)
);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ <= (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(0);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(1);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(2);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(3);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(4);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(5);
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(6);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\ <= (gnd & gnd & \u2_CMOS_Capture|CMOS_oDATA\(15) & \u2_CMOS_Capture|CMOS_oDATA\(14) & \u2_CMOS_Capture|CMOS_oDATA\(13) & \u2_CMOS_Capture|CMOS_oDATA\(12) & 
\u2_CMOS_Capture|CMOS_oDATA\(11) & \u2_CMOS_Capture|CMOS_oDATA\(10) & \u2_CMOS_Capture|CMOS_oDATA\(9));

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\ <= (\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(9) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & 
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4)
& \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1) & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0)
);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\ <= (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(0);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(1);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(2);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(3);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(4);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(5);
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\(6);

\u2|oRST_0~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u2|oRST_0~q\);

\cmos1_reg_config_inst|clock_20k~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cmos1_reg_config_inst|clock_20k~q\);

\cmos2_reg_config_inst|clock_20k~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cmos2_reg_config_inst|clock_20k~q\);

\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (vcc & vcc & vcc & \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(1));

\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\RST_N~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RST_N~input_o\);

\Equal1~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Equal1~0_combout\);

\Equal0~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Equal0~0_combout\);
\ALT_INV_Equal0~0clkctrl_outclk\ <= NOT \Equal0~0clkctrl_outclk\;
\ALT_INV_Equal1~0clkctrl_outclk\ <= NOT \Equal1~0clkctrl_outclk\;
\ALT_INV_RST_N~inputclkctrl_outclk\ <= NOT \RST_N~inputclkctrl_outclk\;
\u2|ALT_INV_oRST_0~clkctrl_outclk\ <= NOT \u2|oRST_0~clkctrl_outclk\;
\u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\ <= NOT \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\;
\u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\ <= NOT \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\;
\u6|write_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ <= NOT \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\;
\u6|write_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ <= NOT \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\;
\cmos2_reg_config_inst|u1|ALT_INV_reg_sdat~q\ <= NOT \cmos2_reg_config_inst|u1|reg_sdat~q\;
\cmos1_reg_config_inst|u1|ALT_INV_reg_sdat~q\ <= NOT \cmos1_reg_config_inst|u1|reg_sdat~q\;
\cmos2_reg_config_inst|ALT_INV_start~q\ <= NOT \cmos2_reg_config_inst|start~q\;
\cmos1_reg_config_inst|ALT_INV_start~q\ <= NOT \cmos1_reg_config_inst|start~q\;
\ALT_INV_Equal2~0_combout\ <= NOT \Equal2~0_combout\;
\u6|read_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\u6|read_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~4_combout\ <= NOT \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\;

-- Location: FF_X25_Y10_N11
\u1|V_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[3]~16_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(3));

-- Location: FF_X31_Y10_N11
\u1|oCoord_X[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[3]~10_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(3));

-- Location: PLL_2
\u_clock_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 13,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 12,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 4727,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_RST_N~inputclkctrl_outclk\,
	fbin => \u_clock_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_clock_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u_clock_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_clock_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: LCCOMB_X25_Y10_N10
\u1|V_Cont[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[3]~16_combout\ = (\u1|V_Cont\(3) & (!\u1|V_Cont[2]~15\)) # (!\u1|V_Cont\(3) & ((\u1|V_Cont[2]~15\) # (GND)))
-- \u1|V_Cont[3]~17\ = CARRY((!\u1|V_Cont[2]~15\) # (!\u1|V_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(3),
	datad => VCC,
	cin => \u1|V_Cont[2]~15\,
	combout => \u1|V_Cont[3]~16_combout\,
	cout => \u1|V_Cont[3]~17\);

-- Location: LCCOMB_X31_Y10_N10
\u1|oCoord_X[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[3]~10_combout\ = (\u1|H_Cont\(3) & (!\u1|oCoord_X[2]~9\)) # (!\u1|H_Cont\(3) & ((\u1|oCoord_X[2]~9\) # (GND)))
-- \u1|oCoord_X[3]~11\ = CARRY((!\u1|oCoord_X[2]~9\) # (!\u1|H_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(3),
	datad => VCC,
	cin => \u1|oCoord_X[2]~9\,
	combout => \u1|oCoord_X[3]~10_combout\,
	cout => \u1|oCoord_X[3]~11\);

-- Location: FF_X19_Y13_N31
\cmos1_reg_config_inst|clock_20k_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[15]~46_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(15));

-- Location: FF_X19_Y13_N11
\cmos1_reg_config_inst|clock_20k_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[5]~26_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(5));

-- Location: FF_X19_Y13_N13
\cmos1_reg_config_inst|clock_20k_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[6]~28_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(6));

-- Location: FF_X19_Y13_N7
\cmos1_reg_config_inst|clock_20k_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[3]~22_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(3));

-- Location: FF_X21_Y12_N11
\u2|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[16]~51_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(16));

-- Location: FF_X21_Y13_N13
\u2|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[1]~21_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(1));

-- Location: FF_X21_Y13_N23
\u2|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[6]~31_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(6));

-- Location: FF_X21_Y13_N27
\u2|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[8]~35_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(8));

-- Location: FF_X21_Y12_N7
\u2|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[14]~47_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(14));

-- Location: LCCOMB_X23_Y16_N6
\u6|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~6_combout\ = (\u6|ST\(3) & (!\u6|Add4~5\)) # (!\u6|ST\(3) & ((\u6|Add4~5\) # (GND)))
-- \u6|Add4~7\ = CARRY((!\u6|Add4~5\) # (!\u6|ST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(3),
	datad => VCC,
	cin => \u6|Add4~5\,
	combout => \u6|Add4~6_combout\,
	cout => \u6|Add4~7\);

-- Location: LCCOMB_X23_Y16_N10
\u6|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~10_combout\ = (\u6|ST\(5) & (!\u6|Add4~9\)) # (!\u6|ST\(5) & ((\u6|Add4~9\) # (GND)))
-- \u6|Add4~11\ = CARRY((!\u6|Add4~9\) # (!\u6|ST\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(5),
	datad => VCC,
	cin => \u6|Add4~9\,
	combout => \u6|Add4~10_combout\,
	cout => \u6|Add4~11\);

-- Location: LCCOMB_X23_Y16_N12
\u6|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~12_combout\ = (\u6|ST\(6) & (\u6|Add4~11\ $ (GND))) # (!\u6|ST\(6) & (!\u6|Add4~11\ & VCC))
-- \u6|Add4~13\ = CARRY((\u6|ST\(6) & !\u6|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(6),
	datad => VCC,
	cin => \u6|Add4~11\,
	combout => \u6|Add4~12_combout\,
	cout => \u6|Add4~13\);

-- Location: LCCOMB_X23_Y6_N4
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(0),
	datad => VCC,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X23_Y6_N6
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(1) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(1)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(1),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X23_Y6_N8
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(2) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(2) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(2),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X23_Y6_N10
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(3) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(3)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(3),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X23_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(4) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(4) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(4),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X23_Y6_N14
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(5) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(5)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(5),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X23_Y6_N16
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(6) & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\)) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(6) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6)) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(6),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X23_Y6_N18
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(7) & ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\) # 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(7) & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(7),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7),
	datad => VCC,
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X23_Y6_N20
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(8) $ (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(8),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8),
	cin => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X19_Y13_N6
\cmos1_reg_config_inst|clock_20k_cnt[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[3]~22_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(3) & (!\cmos1_reg_config_inst|clock_20k_cnt[2]~21\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(3) & ((\cmos1_reg_config_inst|clock_20k_cnt[2]~21\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[3]~23\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[2]~21\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(3),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[2]~21\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[3]~22_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[3]~23\);

-- Location: LCCOMB_X19_Y13_N10
\cmos1_reg_config_inst|clock_20k_cnt[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[5]~26_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(5) & (!\cmos1_reg_config_inst|clock_20k_cnt[4]~25\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(5) & ((\cmos1_reg_config_inst|clock_20k_cnt[4]~25\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[5]~27\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[4]~25\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(5),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[4]~25\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[5]~26_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[5]~27\);

-- Location: LCCOMB_X19_Y13_N12
\cmos1_reg_config_inst|clock_20k_cnt[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[6]~28_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(6) & (\cmos1_reg_config_inst|clock_20k_cnt[5]~27\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(6) & (!\cmos1_reg_config_inst|clock_20k_cnt[5]~27\ & VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[6]~29\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(6) & !\cmos1_reg_config_inst|clock_20k_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(6),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[5]~27\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[6]~28_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[6]~29\);

-- Location: LCCOMB_X19_Y13_N28
\cmos1_reg_config_inst|clock_20k_cnt[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[14]~44_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(14) & (\cmos1_reg_config_inst|clock_20k_cnt[13]~43\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(14) & (!\cmos1_reg_config_inst|clock_20k_cnt[13]~43\ & 
-- VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[14]~45\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(14) & !\cmos1_reg_config_inst|clock_20k_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(14),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[13]~43\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[14]~44_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[14]~45\);

-- Location: LCCOMB_X19_Y13_N30
\cmos1_reg_config_inst|clock_20k_cnt[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[15]~46_combout\ = \cmos1_reg_config_inst|clock_20k_cnt\(15) $ (\cmos1_reg_config_inst|clock_20k_cnt[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(15),
	cin => \cmos1_reg_config_inst|clock_20k_cnt[14]~45\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[15]~46_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u2|Cont[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[1]~21_combout\ = (\u2|Cont\(1) & (\u2|Cont\(0) $ (VCC))) # (!\u2|Cont\(1) & (\u2|Cont\(0) & VCC))
-- \u2|Cont[1]~22\ = CARRY((\u2|Cont\(1) & \u2|Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(1),
	datab => \u2|Cont\(0),
	datad => VCC,
	combout => \u2|Cont[1]~21_combout\,
	cout => \u2|Cont[1]~22\);

-- Location: LCCOMB_X21_Y13_N22
\u2|Cont[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[6]~31_combout\ = (\u2|Cont\(6) & (!\u2|Cont[5]~30\)) # (!\u2|Cont\(6) & ((\u2|Cont[5]~30\) # (GND)))
-- \u2|Cont[6]~32\ = CARRY((!\u2|Cont[5]~30\) # (!\u2|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(6),
	datad => VCC,
	cin => \u2|Cont[5]~30\,
	combout => \u2|Cont[6]~31_combout\,
	cout => \u2|Cont[6]~32\);

-- Location: LCCOMB_X21_Y13_N26
\u2|Cont[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[8]~35_combout\ = (\u2|Cont\(8) & (!\u2|Cont[7]~34\)) # (!\u2|Cont\(8) & ((\u2|Cont[7]~34\) # (GND)))
-- \u2|Cont[8]~36\ = CARRY((!\u2|Cont[7]~34\) # (!\u2|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(8),
	datad => VCC,
	cin => \u2|Cont[7]~34\,
	combout => \u2|Cont[8]~35_combout\,
	cout => \u2|Cont[8]~36\);

-- Location: LCCOMB_X21_Y12_N6
\u2|Cont[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[14]~47_combout\ = (\u2|Cont\(14) & (!\u2|Cont[13]~46\)) # (!\u2|Cont\(14) & ((\u2|Cont[13]~46\) # (GND)))
-- \u2|Cont[14]~48\ = CARRY((!\u2|Cont[13]~46\) # (!\u2|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(14),
	datad => VCC,
	cin => \u2|Cont[13]~46\,
	combout => \u2|Cont[14]~47_combout\,
	cout => \u2|Cont[14]~48\);

-- Location: LCCOMB_X21_Y12_N10
\u2|Cont[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[16]~51_combout\ = (\u2|Cont\(16) & (!\u2|Cont[15]~50\)) # (!\u2|Cont\(16) & ((\u2|Cont[15]~50\) # (GND)))
-- \u2|Cont[16]~52\ = CARRY((!\u2|Cont[15]~50\) # (!\u2|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(16),
	datad => VCC,
	cin => \u2|Cont[15]~50\,
	combout => \u2|Cont[16]~51_combout\,
	cout => \u2|Cont[16]~52\);

-- Location: FF_X16_Y11_N31
\cmos1_reg_config_inst|i2c_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr3~9_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(19));

-- Location: FF_X17_Y11_N7
\cmos1_reg_config_inst|i2c_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr10~23_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(11));

-- Location: FF_X13_Y12_N19
\cmos1_reg_config_inst|i2c_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr17~20_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(4));

-- Location: FF_X14_Y11_N17
\cmos1_reg_config_inst|i2c_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr16~23_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(5));

-- Location: FF_X17_Y14_N17
\cmos1_reg_config_inst|i2c_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr18~22_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(3));

-- Location: FF_X14_Y9_N17
\cmos1_reg_config_inst|i2c_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr19~24_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(2));

-- Location: FF_X16_Y13_N21
\cmos1_reg_config_inst|i2c_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr20~25_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(1));

-- Location: FF_X16_Y14_N25
\cmos1_reg_config_inst|i2c_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr21~24_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(0));

-- Location: FF_X19_Y11_N21
\cmos1_reg_config_inst|i2c_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr2~3_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(20));

-- Location: FF_X19_Y11_N15
\cmos1_reg_config_inst|i2c_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr0~8_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(22));

-- Location: FF_X19_Y11_N17
\cmos1_reg_config_inst|i2c_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr1~3_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(21));

-- Location: FF_X18_Y17_N1
\cmos2_reg_config_inst|i2c_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr8~9_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(13));

-- Location: FF_X18_Y18_N9
\cmos2_reg_config_inst|i2c_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr20~25_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(1));

-- Location: FF_X16_Y17_N29
\cmos2_reg_config_inst|i2c_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr21~24_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(0));

-- Location: FF_X21_Y17_N21
\cmos2_reg_config_inst|i2c_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr18~22_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(3));

-- Location: FF_X18_Y18_N7
\cmos2_reg_config_inst|i2c_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr17~20_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(4));

-- Location: FF_X21_Y15_N1
\cmos2_reg_config_inst|i2c_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr16~23_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(5));

-- Location: FF_X17_Y18_N13
\cmos2_reg_config_inst|i2c_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr19~24_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(2));

-- Location: FF_X21_Y18_N17
\cmos2_reg_config_inst|i2c_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr0~9_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(22));

-- Location: FF_X21_Y18_N7
\cmos2_reg_config_inst|i2c_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr2~3_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(20));

-- Location: FF_X21_Y18_N13
\cmos2_reg_config_inst|i2c_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr1~5_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(21));

-- Location: FF_X24_Y17_N13
\u6|control1|init_timer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[7]~27_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(7));

-- Location: FF_X29_Y17_N1
\u6|control1|timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[0]~16_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(0));

-- Location: FF_X29_Y17_N3
\u6|control1|timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[1]~18_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(1));

-- Location: FF_X29_Y17_N5
\u6|control1|timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[2]~20_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(2));

-- Location: FF_X29_Y17_N7
\u6|control1|timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[3]~22_combout\,
	asdata => \u6|command1|REF_ACK~_wirecell_combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(3));

-- Location: FF_X29_Y17_N9
\u6|control1|timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[4]~24_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(4));

-- Location: FF_X29_Y17_N11
\u6|control1|timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[5]~26_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(5));

-- Location: FF_X29_Y17_N13
\u6|control1|timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[6]~28_combout\,
	asdata => \u6|command1|REF_ACK~_wirecell_combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(6));

-- Location: FF_X29_Y17_N15
\u6|control1|timer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[7]~30_combout\,
	asdata => \u6|command1|REF_ACK~_wirecell_combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(7));

-- Location: FF_X29_Y17_N17
\u6|control1|timer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[8]~32_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(8));

-- Location: FF_X29_Y17_N19
\u6|control1|timer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[9]~34_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(9));

-- Location: FF_X29_Y17_N21
\u6|control1|timer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[10]~36_combout\,
	asdata => VCC,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(10));

-- Location: FF_X29_Y17_N23
\u6|control1|timer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[11]~38_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(11));

-- Location: FF_X29_Y17_N25
\u6|control1|timer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[12]~40_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(12));

-- Location: FF_X29_Y17_N27
\u6|control1|timer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[13]~42_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(13));

-- Location: FF_X29_Y17_N29
\u6|control1|timer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[14]~44_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(14));

-- Location: FF_X29_Y17_N31
\u6|control1|timer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|timer[15]~46_combout\,
	asdata => \~GND~combout\,
	sload => \u6|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|timer\(15));

-- Location: FF_X25_Y15_N7
\u6|rRD1_ADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[10]~23_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(10));

-- Location: FF_X25_Y15_N11
\u6|rRD1_ADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[12]~27_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(12));

-- Location: FF_X25_Y14_N11
\u6|rRD2_ADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[13]~29_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(13));

-- Location: LCCOMB_X24_Y17_N12
\u6|control1|init_timer[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[7]~27_combout\ = (\u6|control1|init_timer\(7) & (\u6|control1|init_timer[6]~26\ $ (GND))) # (!\u6|control1|init_timer\(7) & (!\u6|control1|init_timer[6]~26\ & VCC))
-- \u6|control1|init_timer[7]~28\ = CARRY((\u6|control1|init_timer\(7) & !\u6|control1|init_timer[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(7),
	datad => VCC,
	cin => \u6|control1|init_timer[6]~26\,
	combout => \u6|control1|init_timer[7]~27_combout\,
	cout => \u6|control1|init_timer[7]~28\);

-- Location: LCCOMB_X29_Y17_N0
\u6|control1|timer[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[0]~16_combout\ = \u6|control1|timer\(0) $ (VCC)
-- \u6|control1|timer[0]~17\ = CARRY(\u6|control1|timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(0),
	datad => VCC,
	combout => \u6|control1|timer[0]~16_combout\,
	cout => \u6|control1|timer[0]~17\);

-- Location: LCCOMB_X29_Y17_N2
\u6|control1|timer[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[1]~18_combout\ = (\u6|control1|timer\(1) & (\u6|control1|timer[0]~17\ & VCC)) # (!\u6|control1|timer\(1) & (!\u6|control1|timer[0]~17\))
-- \u6|control1|timer[1]~19\ = CARRY((!\u6|control1|timer\(1) & !\u6|control1|timer[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(1),
	datad => VCC,
	cin => \u6|control1|timer[0]~17\,
	combout => \u6|control1|timer[1]~18_combout\,
	cout => \u6|control1|timer[1]~19\);

-- Location: LCCOMB_X29_Y17_N4
\u6|control1|timer[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[2]~20_combout\ = (\u6|control1|timer\(2) & ((GND) # (!\u6|control1|timer[1]~19\))) # (!\u6|control1|timer\(2) & (\u6|control1|timer[1]~19\ $ (GND)))
-- \u6|control1|timer[2]~21\ = CARRY((\u6|control1|timer\(2)) # (!\u6|control1|timer[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(2),
	datad => VCC,
	cin => \u6|control1|timer[1]~19\,
	combout => \u6|control1|timer[2]~20_combout\,
	cout => \u6|control1|timer[2]~21\);

-- Location: LCCOMB_X29_Y17_N6
\u6|control1|timer[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[3]~22_combout\ = (\u6|control1|timer\(3) & (\u6|control1|timer[2]~21\ & VCC)) # (!\u6|control1|timer\(3) & (!\u6|control1|timer[2]~21\))
-- \u6|control1|timer[3]~23\ = CARRY((!\u6|control1|timer\(3) & !\u6|control1|timer[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(3),
	datad => VCC,
	cin => \u6|control1|timer[2]~21\,
	combout => \u6|control1|timer[3]~22_combout\,
	cout => \u6|control1|timer[3]~23\);

-- Location: LCCOMB_X29_Y17_N8
\u6|control1|timer[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[4]~24_combout\ = (\u6|control1|timer\(4) & ((GND) # (!\u6|control1|timer[3]~23\))) # (!\u6|control1|timer\(4) & (\u6|control1|timer[3]~23\ $ (GND)))
-- \u6|control1|timer[4]~25\ = CARRY((\u6|control1|timer\(4)) # (!\u6|control1|timer[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(4),
	datad => VCC,
	cin => \u6|control1|timer[3]~23\,
	combout => \u6|control1|timer[4]~24_combout\,
	cout => \u6|control1|timer[4]~25\);

-- Location: LCCOMB_X29_Y17_N10
\u6|control1|timer[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[5]~26_combout\ = (\u6|control1|timer\(5) & (\u6|control1|timer[4]~25\ & VCC)) # (!\u6|control1|timer\(5) & (!\u6|control1|timer[4]~25\))
-- \u6|control1|timer[5]~27\ = CARRY((!\u6|control1|timer\(5) & !\u6|control1|timer[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(5),
	datad => VCC,
	cin => \u6|control1|timer[4]~25\,
	combout => \u6|control1|timer[5]~26_combout\,
	cout => \u6|control1|timer[5]~27\);

-- Location: LCCOMB_X29_Y17_N12
\u6|control1|timer[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[6]~28_combout\ = (\u6|control1|timer\(6) & ((GND) # (!\u6|control1|timer[5]~27\))) # (!\u6|control1|timer\(6) & (\u6|control1|timer[5]~27\ $ (GND)))
-- \u6|control1|timer[6]~29\ = CARRY((\u6|control1|timer\(6)) # (!\u6|control1|timer[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(6),
	datad => VCC,
	cin => \u6|control1|timer[5]~27\,
	combout => \u6|control1|timer[6]~28_combout\,
	cout => \u6|control1|timer[6]~29\);

-- Location: LCCOMB_X29_Y17_N14
\u6|control1|timer[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[7]~30_combout\ = (\u6|control1|timer\(7) & (\u6|control1|timer[6]~29\ & VCC)) # (!\u6|control1|timer\(7) & (!\u6|control1|timer[6]~29\))
-- \u6|control1|timer[7]~31\ = CARRY((!\u6|control1|timer\(7) & !\u6|control1|timer[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(7),
	datad => VCC,
	cin => \u6|control1|timer[6]~29\,
	combout => \u6|control1|timer[7]~30_combout\,
	cout => \u6|control1|timer[7]~31\);

-- Location: LCCOMB_X29_Y17_N16
\u6|control1|timer[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[8]~32_combout\ = (\u6|control1|timer\(8) & ((GND) # (!\u6|control1|timer[7]~31\))) # (!\u6|control1|timer\(8) & (\u6|control1|timer[7]~31\ $ (GND)))
-- \u6|control1|timer[8]~33\ = CARRY((\u6|control1|timer\(8)) # (!\u6|control1|timer[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(8),
	datad => VCC,
	cin => \u6|control1|timer[7]~31\,
	combout => \u6|control1|timer[8]~32_combout\,
	cout => \u6|control1|timer[8]~33\);

-- Location: LCCOMB_X29_Y17_N18
\u6|control1|timer[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[9]~34_combout\ = (\u6|control1|timer\(9) & (\u6|control1|timer[8]~33\ & VCC)) # (!\u6|control1|timer\(9) & (!\u6|control1|timer[8]~33\))
-- \u6|control1|timer[9]~35\ = CARRY((!\u6|control1|timer\(9) & !\u6|control1|timer[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(9),
	datad => VCC,
	cin => \u6|control1|timer[8]~33\,
	combout => \u6|control1|timer[9]~34_combout\,
	cout => \u6|control1|timer[9]~35\);

-- Location: LCCOMB_X29_Y17_N20
\u6|control1|timer[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[10]~36_combout\ = (\u6|control1|timer\(10) & ((GND) # (!\u6|control1|timer[9]~35\))) # (!\u6|control1|timer\(10) & (\u6|control1|timer[9]~35\ $ (GND)))
-- \u6|control1|timer[10]~37\ = CARRY((\u6|control1|timer\(10)) # (!\u6|control1|timer[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(10),
	datad => VCC,
	cin => \u6|control1|timer[9]~35\,
	combout => \u6|control1|timer[10]~36_combout\,
	cout => \u6|control1|timer[10]~37\);

-- Location: LCCOMB_X29_Y17_N22
\u6|control1|timer[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[11]~38_combout\ = (\u6|control1|timer\(11) & (\u6|control1|timer[10]~37\ & VCC)) # (!\u6|control1|timer\(11) & (!\u6|control1|timer[10]~37\))
-- \u6|control1|timer[11]~39\ = CARRY((!\u6|control1|timer\(11) & !\u6|control1|timer[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(11),
	datad => VCC,
	cin => \u6|control1|timer[10]~37\,
	combout => \u6|control1|timer[11]~38_combout\,
	cout => \u6|control1|timer[11]~39\);

-- Location: LCCOMB_X29_Y17_N24
\u6|control1|timer[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[12]~40_combout\ = (\u6|control1|timer\(12) & ((GND) # (!\u6|control1|timer[11]~39\))) # (!\u6|control1|timer\(12) & (\u6|control1|timer[11]~39\ $ (GND)))
-- \u6|control1|timer[12]~41\ = CARRY((\u6|control1|timer\(12)) # (!\u6|control1|timer[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(12),
	datad => VCC,
	cin => \u6|control1|timer[11]~39\,
	combout => \u6|control1|timer[12]~40_combout\,
	cout => \u6|control1|timer[12]~41\);

-- Location: LCCOMB_X29_Y17_N26
\u6|control1|timer[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[13]~42_combout\ = (\u6|control1|timer\(13) & (\u6|control1|timer[12]~41\ & VCC)) # (!\u6|control1|timer\(13) & (!\u6|control1|timer[12]~41\))
-- \u6|control1|timer[13]~43\ = CARRY((!\u6|control1|timer\(13) & !\u6|control1|timer[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(13),
	datad => VCC,
	cin => \u6|control1|timer[12]~41\,
	combout => \u6|control1|timer[13]~42_combout\,
	cout => \u6|control1|timer[13]~43\);

-- Location: LCCOMB_X29_Y17_N28
\u6|control1|timer[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[14]~44_combout\ = (\u6|control1|timer\(14) & ((GND) # (!\u6|control1|timer[13]~43\))) # (!\u6|control1|timer\(14) & (\u6|control1|timer[13]~43\ $ (GND)))
-- \u6|control1|timer[14]~45\ = CARRY((\u6|control1|timer\(14)) # (!\u6|control1|timer[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|timer\(14),
	datad => VCC,
	cin => \u6|control1|timer[13]~43\,
	combout => \u6|control1|timer[14]~44_combout\,
	cout => \u6|control1|timer[14]~45\);

-- Location: LCCOMB_X29_Y17_N30
\u6|control1|timer[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|timer[15]~46_combout\ = \u6|control1|timer\(15) $ (!\u6|control1|timer[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(15),
	cin => \u6|control1|timer[14]~45\,
	combout => \u6|control1|timer[15]~46_combout\);

-- Location: LCCOMB_X25_Y15_N6
\u6|rRD1_ADDR[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[10]~23_combout\ = (\u6|rRD1_ADDR\(10) & (\u6|rRD1_ADDR[9]~22\ $ (GND))) # (!\u6|rRD1_ADDR\(10) & (!\u6|rRD1_ADDR[9]~22\ & VCC))
-- \u6|rRD1_ADDR[10]~24\ = CARRY((\u6|rRD1_ADDR\(10) & !\u6|rRD1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(10),
	datad => VCC,
	cin => \u6|rRD1_ADDR[9]~22\,
	combout => \u6|rRD1_ADDR[10]~23_combout\,
	cout => \u6|rRD1_ADDR[10]~24\);

-- Location: LCCOMB_X25_Y15_N10
\u6|rRD1_ADDR[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[12]~27_combout\ = (\u6|rRD1_ADDR\(12) & (\u6|rRD1_ADDR[11]~26\ $ (GND))) # (!\u6|rRD1_ADDR\(12) & (!\u6|rRD1_ADDR[11]~26\ & VCC))
-- \u6|rRD1_ADDR[12]~28\ = CARRY((\u6|rRD1_ADDR\(12) & !\u6|rRD1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(12),
	datad => VCC,
	cin => \u6|rRD1_ADDR[11]~26\,
	combout => \u6|rRD1_ADDR[12]~27_combout\,
	cout => \u6|rRD1_ADDR[12]~28\);

-- Location: LCCOMB_X25_Y14_N10
\u6|rRD2_ADDR[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[13]~29_combout\ = (\u6|rRD2_ADDR\(13) & (!\u6|rRD2_ADDR[12]~28\)) # (!\u6|rRD2_ADDR\(13) & ((\u6|rRD2_ADDR[12]~28\) # (GND)))
-- \u6|rRD2_ADDR[13]~30\ = CARRY((!\u6|rRD2_ADDR[12]~28\) # (!\u6|rRD2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(13),
	datad => VCC,
	cin => \u6|rRD2_ADDR[12]~28\,
	combout => \u6|rRD2_ADDR[13]~29_combout\,
	cout => \u6|rRD2_ADDR[13]~30\);

-- Location: LCCOMB_X25_Y10_N30
\u1|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan4~0_combout\ = (!\u1|V_Cont\(3) & (!\u1|V_Cont\(2) & !\u1|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(3),
	datac => \u1|V_Cont\(2),
	datad => \u1|V_Cont\(1),
	combout => \u1|LessThan4~0_combout\);

-- Location: LCCOMB_X25_Y9_N12
\u1|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan5~0_combout\ = ((\u1|V_Cont\(5)) # (!\u1|LessThan4~0_combout\)) # (!\u1|LessThan8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan8~0_combout\,
	datac => \u1|LessThan4~0_combout\,
	datad => \u1|V_Cont\(5),
	combout => \u1|LessThan5~0_combout\);

-- Location: LCCOMB_X29_Y10_N4
\LessThan6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~2_combout\ = (\u1|oCoord_Y\(2) & \u1|oCoord_Y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oCoord_Y\(2),
	datad => \u1|oCoord_Y\(1),
	combout => \LessThan6~2_combout\);

-- Location: LCCOMB_X31_Y10_N6
\Pre_Read~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pre_Read~2_combout\ = (\u1|oCoord_X\(3) & (\u1|oCoord_X\(5) & \u1|oCoord_X\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_X\(3),
	datac => \u1|oCoord_X\(5),
	datad => \u1|oCoord_X\(4),
	combout => \Pre_Read~2_combout\);

-- Location: FF_X23_Y16_N23
\u6|ST[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(5));

-- Location: FF_X26_Y3_N27
\u6|command1|SA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(2));

-- Location: FF_X25_Y16_N13
\u6|Write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|Write~q\);

-- Location: FF_X24_Y7_N21
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X25_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5));

-- Location: FF_X23_Y7_N13
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X23_Y7_N22
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2)) # (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: FF_X23_Y7_N31
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1));

-- Location: FF_X26_Y6_N23
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9));

-- Location: FF_X26_Y6_N13
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6));

-- Location: LCCOMB_X26_Y6_N22
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: FF_X28_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X26_Y5_N17
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X31_Y14_N26
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6)) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9) $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: FF_X31_Y14_N7
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1));

-- Location: FF_X30_Y11_N13
\u1|oRequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u1|always0~1_combout\,
	clrn => \u2|oRST_3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oRequest~q\);

-- Location: FF_X30_Y12_N21
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9));

-- Location: FF_X30_Y12_N31
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6));

-- Location: LCCOMB_X30_Y12_N30
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X22_Y13_N0
\cmos1_reg_config_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan0~1_combout\ = (!\cmos1_reg_config_inst|clock_20k_cnt\(1) & (!\cmos1_reg_config_inst|clock_20k_cnt\(0) & (!\cmos1_reg_config_inst|clock_20k_cnt\(2) & !\cmos1_reg_config_inst|clock_20k_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(1),
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(0),
	datac => \cmos1_reg_config_inst|clock_20k_cnt\(2),
	datad => \cmos1_reg_config_inst|clock_20k_cnt\(3),
	combout => \cmos1_reg_config_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X22_Y13_N10
\cmos1_reg_config_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan0~2_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(5) & (\cmos1_reg_config_inst|clock_20k_cnt\(6) & ((\cmos1_reg_config_inst|clock_20k_cnt\(4)) # (!\cmos1_reg_config_inst|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(5),
	datab => \cmos1_reg_config_inst|LessThan0~1_combout\,
	datac => \cmos1_reg_config_inst|clock_20k_cnt\(4),
	datad => \cmos1_reg_config_inst|clock_20k_cnt\(6),
	combout => \cmos1_reg_config_inst|LessThan0~2_combout\);

-- Location: LCCOMB_X19_Y12_N30
\cmos1_reg_config_inst|u1|sclk~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|sclk~1_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1) & (\cmos1_reg_config_inst|u1|cyc_count\(2) & (\cmos1_reg_config_inst|u1|cyc_count\(3) $ (!\cmos1_reg_config_inst|u1|cyc_count\(5))))) # 
-- (!\cmos1_reg_config_inst|u1|cyc_count\(1) & (\cmos1_reg_config_inst|u1|cyc_count\(3) & (\cmos1_reg_config_inst|u1|cyc_count\(2) $ (!\cmos1_reg_config_inst|u1|cyc_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(5),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(1),
	combout => \cmos1_reg_config_inst|u1|sclk~1_combout\);

-- Location: LCCOMB_X21_Y13_N4
\u2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~1_combout\ = (\u2|Cont\(1) & (\u2|Cont\(3) & (\u2|Cont\(2) & \u2|Cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(1),
	datab => \u2|Cont\(3),
	datac => \u2|Cont\(2),
	datad => \u2|Cont\(0),
	combout => \u2|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y13_N2
\u2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~2_combout\ = (\u2|Cont\(4) & (\u2|Cont\(5) & (\u2|Cont\(6) & \u2|Cont\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(4),
	datab => \u2|Cont\(5),
	datac => \u2|Cont\(6),
	datad => \u2|Cont\(7),
	combout => \u2|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y13_N8
\u2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~3_combout\ = (\u2|Equal0~1_combout\ & \u2|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|Equal0~1_combout\,
	datad => \u2|Equal0~2_combout\,
	combout => \u2|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u6|ST[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[5]~10_combout\ = (\u6|Add4~10_combout\ & (!\u6|Equal6~0_combout\ & (\u6|ST[1]~16_combout\ & !\u6|ST[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Add4~10_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|ST[5]~3_combout\,
	combout => \u6|ST[5]~10_combout\);

-- Location: FF_X26_Y4_N1
\u6|control1|SADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(10));

-- Location: LCCOMB_X26_Y3_N26
\u6|command1|SA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~2_combout\ = (\u6|command1|do_load_mode~q\) # ((\u6|control1|SADDR\(10) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_reada~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_writea~q\,
	datad => \u6|control1|SADDR\(10),
	combout => \u6|command1|SA~2_combout\);

-- Location: LCCOMB_X25_Y16_N18
\u6|Write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Write~0_combout\ = (\u6|Write~q\ & (!\u6|Equal10~0_combout\ & ((!\u6|Equal5~3_combout\) # (!\u6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Write~q\,
	datab => \u6|Equal10~0_combout\,
	datac => \u6|Equal2~0_combout\,
	datad => \u6|Equal5~3_combout\,
	combout => \u6|Write~0_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u6|Write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Write~1_combout\ = (!\u6|Write~q\ & ((\u6|Pre_RD~q\) # (!\u6|mRD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Write~q\,
	datac => \u6|mRD~q\,
	datad => \u6|Pre_RD~q\,
	combout => \u6|Write~1_combout\);

-- Location: LCCOMB_X25_Y16_N12
\u6|Write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Write~2_combout\ = (\u6|Write~0_combout\) # ((\u6|Equal5~3_combout\ & (\u6|ST[5]~15_combout\ & \u6|Write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datab => \u6|Write~0_combout\,
	datac => \u6|ST[5]~15_combout\,
	datad => \u6|Write~1_combout\,
	combout => \u6|Write~2_combout\);

-- Location: FF_X31_Y14_N23
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(7));

-- Location: FF_X29_Y14_N23
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6));

-- Location: FF_X30_Y14_N31
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(5));

-- Location: FF_X29_Y14_N31
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4));

-- Location: FF_X30_Y14_N23
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(3));

-- Location: FF_X29_Y14_N19
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2));

-- Location: FF_X30_Y14_N3
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(1));

-- Location: FF_X30_Y14_N5
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(0));

-- Location: FF_X30_Y9_N3
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7));

-- Location: FF_X30_Y9_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6));

-- Location: FF_X29_Y9_N11
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(5));

-- Location: FF_X30_Y9_N21
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4));

-- Location: FF_X29_Y9_N7
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(3));

-- Location: FF_X29_Y9_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(2));

-- Location: FF_X30_Y9_N31
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1));

-- Location: FF_X30_Y9_N17
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0));

-- Location: FF_X29_Y19_N13
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(8));

-- Location: FF_X31_Y20_N13
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7));

-- Location: FF_X29_Y20_N7
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(6));

-- Location: FF_X29_Y20_N3
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(5));

-- Location: FF_X31_Y20_N11
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4));

-- Location: FF_X29_Y20_N9
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(3));

-- Location: FF_X29_Y20_N11
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(2));

-- Location: FF_X30_Y20_N31
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1));

-- Location: FF_X29_Y20_N13
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(0));

-- Location: FF_X24_Y6_N29
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8));

-- Location: FF_X24_Y6_N7
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(8));

-- Location: FF_X23_Y6_N19
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7));

-- Location: FF_X23_Y6_N31
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(7));

-- Location: FF_X23_Y6_N21
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6));

-- Location: FF_X22_Y6_N13
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(6));

-- Location: FF_X23_Y6_N11
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5));

-- Location: FF_X23_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(5));

-- Location: FF_X23_Y6_N5
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4));

-- Location: FF_X23_Y6_N25
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(4));

-- Location: FF_X24_Y6_N21
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3));

-- Location: FF_X23_Y6_N29
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(3));

-- Location: FF_X24_Y6_N19
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2));

-- Location: FF_X23_Y6_N23
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(2));

-- Location: FF_X23_Y6_N13
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1));

-- Location: FF_X23_Y6_N9
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(1));

-- Location: FF_X22_Y6_N15
\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0));

-- Location: FF_X23_Y6_N3
\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a\(0));

-- Location: LCCOMB_X30_Y19_N12
\u6|mRD~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~0_combout\ = (\u6|WR_MASK\(0)) # ((\u6|mRD~q\) # ((\u6|WR_MASK\(1)) # (\u6|mWR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datab => \u6|mRD~q\,
	datac => \u6|WR_MASK\(1),
	datad => \u6|mWR~q\,
	combout => \u6|mRD~0_combout\);

-- Location: LCCOMB_X29_Y15_N6
\u6|mRD~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~1_combout\ = ((\u6|RD_MASK\(0)) # ((\u6|mRD~0_combout\) # (\Equal2~0_combout\))) # (!\u2|oRST_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|oRST_0~q\,
	datab => \u6|RD_MASK\(0),
	datac => \u6|mRD~0_combout\,
	datad => \Equal2~0_combout\,
	combout => \u6|mRD~1_combout\);

-- Location: FF_X21_Y7_N13
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\);

-- Location: FF_X25_Y6_N3
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5));

-- Location: FF_X24_Y7_N5
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2));

-- Location: FF_X24_Y7_N7
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1));

-- Location: FF_X25_Y6_N5
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9));

-- Location: FF_X25_Y6_N31
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6));

-- Location: FF_X30_Y14_N25
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1));

-- Location: FF_X31_Y12_N19
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9));

-- Location: FF_X31_Y12_N21
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6));

-- Location: FF_X28_Y15_N15
\u6|mADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~6_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(10));

-- Location: FF_X24_Y12_N13
\u6|command1|rw_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rw_shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rw_shift\(0));

-- Location: LCCOMB_X29_Y14_N22
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X30_Y14_N30
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X30_Y14_N22
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y14_N18
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X30_Y14_N2
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y14_N4
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: FF_X29_Y8_N31
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X30_Y9_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X29_Y9_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X29_Y9_N6
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y9_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X30_Y9_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y9_N16
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X29_Y19_N12
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\);

-- Location: LCCOMB_X29_Y20_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X29_Y20_N2
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: FF_X31_Y19_N3
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X29_Y20_N8
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y20_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X29_Y20_N12
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X24_Y6_N28
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCCOMB_X24_Y6_N6
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\);

-- Location: LCCOMB_X24_Y7_N26
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X23_Y6_N30
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X24_Y6_N30
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X22_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X24_Y6_N8
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X23_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X24_Y6_N10
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X23_Y6_N24
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X24_Y6_N20
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X23_Y6_N28
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X24_Y6_N18
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X23_Y6_N22
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X24_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X23_Y6_N26
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X22_Y6_N14
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X23_Y6_N2
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X21_Y7_N12
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\);

-- Location: FF_X22_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: FF_X24_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X28_Y6_N13
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: FF_X32_Y15_N19
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: FF_X31_Y12_N17
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X19_Y15_N26
\cmos2_reg_config_inst|u1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Selector0~0_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & ((\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|cyc_count\(5) & \cmos2_reg_config_inst|u1|cyc_count\(0))) # 
-- (!\cmos2_reg_config_inst|u1|cyc_count\(3) & (!\cmos2_reg_config_inst|u1|cyc_count\(5) & !\cmos2_reg_config_inst|u1|cyc_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos2_reg_config_inst|u1|Selector0~0_combout\);

-- Location: FF_X31_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10));

-- Location: FF_X31_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9));

-- Location: FF_X32_Y7_N1
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5));

-- Location: FF_X32_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X32_Y7_N12
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2)) # (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: FF_X25_Y16_N23
\u6|IN_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|IN_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|IN_REQ~q\);

-- Location: LCCOMB_X29_Y7_N26
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6)) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: FF_X31_Y21_N1
\u2_CMOS_Capture|CMOS_oCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oCLK~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oCLK~q\);

-- Location: FF_X32_Y21_N23
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9));

-- Location: FF_X32_Y21_N9
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7));

-- Location: FF_X32_Y21_N11
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4));

-- Location: LCCOMB_X32_Y21_N10
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)) # (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: FF_X32_Y21_N7
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5));

-- Location: LCCOMB_X31_Y20_N26
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9)) # (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: FF_X18_Y14_N23
\cmos1_reg_config_inst|i2c_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|Decoder0~2_combout\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(14));

-- Location: LCCOMB_X18_Y12_N22
\cmos1_reg_config_inst|u1|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~9_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1) & (((\cmos1_reg_config_inst|i2c_data\(5)) # (!\cmos1_reg_config_inst|u1|cyc_count\(0))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(1) & 
-- (\cmos1_reg_config_inst|i2c_data\(3) & (\cmos1_reg_config_inst|u1|cyc_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|i2c_data\(3),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos1_reg_config_inst|i2c_data\(5),
	combout => \cmos1_reg_config_inst|u1|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y12_N0
\cmos1_reg_config_inst|u1|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~10_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((!\cmos1_reg_config_inst|u1|Mux0~9_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- (\cmos1_reg_config_inst|u1|Mux0~9_combout\ & ((!\cmos1_reg_config_inst|i2c_data\(4)) # (!\cmos1_reg_config_inst|u1|cyc_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datac => \cmos1_reg_config_inst|i2c_data\(4),
	datad => \cmos1_reg_config_inst|u1|Mux0~9_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~10_combout\);

-- Location: LCCOMB_X19_Y12_N18
\cmos1_reg_config_inst|u1|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~11_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & ((\cmos1_reg_config_inst|i2c_data\(1)) # ((!\cmos1_reg_config_inst|u1|cyc_count\(1))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- (((\cmos1_reg_config_inst|i2c_data\(0) & \cmos1_reg_config_inst|u1|cyc_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|i2c_data\(1),
	datac => \cmos1_reg_config_inst|i2c_data\(0),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(1),
	combout => \cmos1_reg_config_inst|u1|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y12_N20
\cmos1_reg_config_inst|u1|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~12_combout\ = (\cmos1_reg_config_inst|u1|Mux0~11_combout\) # ((\cmos1_reg_config_inst|u1|cyc_count\(2) & ((\cmos1_reg_config_inst|u1|cyc_count\(1)) # (\cmos1_reg_config_inst|i2c_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|i2c_data\(2),
	datad => \cmos1_reg_config_inst|u1|Mux0~11_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~12_combout\);

-- Location: LCCOMB_X19_Y12_N14
\cmos1_reg_config_inst|u1|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~13_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|Mux0~12_combout\))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (\cmos1_reg_config_inst|u1|reg_sdat~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos1_reg_config_inst|u1|reg_sdat~q\,
	datad => \cmos1_reg_config_inst|u1|Mux0~12_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y12_N12
\cmos1_reg_config_inst|u1|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~14_combout\ = \cmos1_reg_config_inst|u1|cyc_count\(3) $ ((((\cmos1_reg_config_inst|u1|cyc_count\(2) & \cmos1_reg_config_inst|u1|Mux0~10_combout\)) # (!\cmos1_reg_config_inst|u1|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|u1|Mux0~13_combout\,
	datad => \cmos1_reg_config_inst|u1|Mux0~10_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~14_combout\);

-- Location: LCCOMB_X19_Y11_N4
\cmos1_reg_config_inst|u1|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~15_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & (!\cmos1_reg_config_inst|u1|cyc_count\(2) & (!\cmos1_reg_config_inst|u1|cyc_count\(1)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- ((\cmos1_reg_config_inst|u1|cyc_count\(2) & (!\cmos1_reg_config_inst|u1|cyc_count\(1))) # (!\cmos1_reg_config_inst|u1|cyc_count\(2) & ((\cmos1_reg_config_inst|u1|cyc_count\(1)) # (\cmos1_reg_config_inst|i2c_data\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datad => \cmos1_reg_config_inst|i2c_data\(20),
	combout => \cmos1_reg_config_inst|u1|Mux0~15_combout\);

-- Location: LCCOMB_X19_Y11_N6
\cmos1_reg_config_inst|u1|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~16_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & (((\cmos1_reg_config_inst|i2c_data\(21))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & ((\cmos1_reg_config_inst|i2c_data\(22)) # 
-- ((!\cmos1_reg_config_inst|u1|cyc_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|i2c_data\(22),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datad => \cmos1_reg_config_inst|i2c_data\(21),
	combout => \cmos1_reg_config_inst|u1|Mux0~16_combout\);

-- Location: LCCOMB_X19_Y11_N28
\cmos1_reg_config_inst|u1|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~17_combout\ = ((\cmos1_reg_config_inst|u1|cyc_count\(0) & ((\cmos1_reg_config_inst|u1|cyc_count\(1)) # (!\cmos1_reg_config_inst|u1|reg_sdat~q\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datad => \cmos1_reg_config_inst|u1|reg_sdat~q\,
	combout => \cmos1_reg_config_inst|u1|Mux0~17_combout\);

-- Location: LCCOMB_X19_Y11_N2
\cmos1_reg_config_inst|u1|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~18_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & (((\cmos1_reg_config_inst|u1|Mux0~17_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (\cmos1_reg_config_inst|u1|Mux0~16_combout\ & 
-- (\cmos1_reg_config_inst|u1|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|Mux0~16_combout\,
	datab => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos1_reg_config_inst|u1|Mux0~15_combout\,
	datad => \cmos1_reg_config_inst|u1|Mux0~17_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y12_N6
\cmos1_reg_config_inst|u1|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~19_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(5) & (\cmos1_reg_config_inst|u1|cyc_count\(4) & (\cmos1_reg_config_inst|u1|Mux0~18_combout\))) # (!\cmos1_reg_config_inst|u1|cyc_count\(5) & 
-- (((\cmos1_reg_config_inst|u1|Mux0~14_combout\)) # (!\cmos1_reg_config_inst|u1|cyc_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(5),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos1_reg_config_inst|u1|Mux0~18_combout\,
	datad => \cmos1_reg_config_inst|u1|Mux0~14_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~19_combout\);

-- Location: LCCOMB_X18_Y16_N26
\cmos2_reg_config_inst|u1|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~9_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(0) & (((\cmos2_reg_config_inst|i2c_data\(1))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- (\cmos2_reg_config_inst|u1|cyc_count\(1) & (\cmos2_reg_config_inst|i2c_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos2_reg_config_inst|i2c_data\(0),
	datad => \cmos2_reg_config_inst|i2c_data\(1),
	combout => \cmos2_reg_config_inst|u1|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y16_N4
\cmos2_reg_config_inst|u1|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~10_combout\ = ((\cmos2_reg_config_inst|u1|cyc_count\(1) & !\cmos2_reg_config_inst|u1|cyc_count\(0))) # (!\cmos2_reg_config_inst|u1|reg_sdat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos2_reg_config_inst|u1|reg_sdat~q\,
	combout => \cmos2_reg_config_inst|u1|Mux0~10_combout\);

-- Location: LCCOMB_X19_Y16_N18
\cmos2_reg_config_inst|u1|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~11_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & ((\cmos2_reg_config_inst|u1|cyc_count\(0) & (\cmos2_reg_config_inst|i2c_data\(5))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- ((\cmos2_reg_config_inst|i2c_data\(4)))))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1) & (!\cmos2_reg_config_inst|u1|cyc_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datac => \cmos2_reg_config_inst|i2c_data\(5),
	datad => \cmos2_reg_config_inst|i2c_data\(4),
	combout => \cmos2_reg_config_inst|u1|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y16_N24
\cmos2_reg_config_inst|u1|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~12_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & (((\cmos2_reg_config_inst|u1|Mux0~11_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1) & ((\cmos2_reg_config_inst|u1|Mux0~11_combout\ & 
-- ((\cmos2_reg_config_inst|i2c_data\(2)))) # (!\cmos2_reg_config_inst|u1|Mux0~11_combout\ & (\cmos2_reg_config_inst|i2c_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos2_reg_config_inst|i2c_data\(3),
	datac => \cmos2_reg_config_inst|i2c_data\(2),
	datad => \cmos2_reg_config_inst|u1|Mux0~11_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~12_combout\);

-- Location: LCCOMB_X19_Y16_N10
\cmos2_reg_config_inst|u1|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~13_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|Mux0~12_combout\))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & 
-- (\cmos2_reg_config_inst|u1|Mux0~10_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & (!\cmos2_reg_config_inst|u1|cyc_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|u1|Mux0~10_combout\,
	datad => \cmos2_reg_config_inst|u1|Mux0~12_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y16_N16
\cmos2_reg_config_inst|u1|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~14_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & (((\cmos2_reg_config_inst|u1|Mux0~13_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|Mux0~13_combout\ & 
-- (!\cmos2_reg_config_inst|u1|reg_sdat~q\)) # (!\cmos2_reg_config_inst|u1|Mux0~13_combout\ & ((\cmos2_reg_config_inst|u1|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|reg_sdat~q\,
	datac => \cmos2_reg_config_inst|u1|Mux0~9_combout\,
	datad => \cmos2_reg_config_inst|u1|Mux0~13_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~14_combout\);

-- Location: LCCOMB_X19_Y16_N6
\cmos2_reg_config_inst|u1|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~15_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & (\cmos2_reg_config_inst|i2c_data\(22))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1) & ((\cmos2_reg_config_inst|i2c_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos2_reg_config_inst|i2c_data\(22),
	datad => \cmos2_reg_config_inst|i2c_data\(20),
	combout => \cmos2_reg_config_inst|u1|Mux0~15_combout\);

-- Location: LCCOMB_X19_Y16_N20
\cmos2_reg_config_inst|u1|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~16_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|cyc_count\(1)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & (\cmos2_reg_config_inst|i2c_data\(21) & 
-- !\cmos2_reg_config_inst|u1|cyc_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos2_reg_config_inst|i2c_data\(21),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(1),
	combout => \cmos2_reg_config_inst|u1|Mux0~16_combout\);

-- Location: LCCOMB_X19_Y16_N2
\cmos2_reg_config_inst|u1|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~17_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|cyc_count\(0))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & 
-- (!\cmos2_reg_config_inst|u1|cyc_count\(0) & !\cmos2_reg_config_inst|u1|Mux0~16_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|cyc_count\(3)) # ((\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- \cmos2_reg_config_inst|u1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos2_reg_config_inst|u1|Mux0~16_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~17_combout\);

-- Location: LCCOMB_X19_Y16_N8
\cmos2_reg_config_inst|u1|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~18_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|cyc_count\(2) & ((!\cmos2_reg_config_inst|u1|Mux0~16_combout\) # (!\cmos2_reg_config_inst|u1|cyc_count\(0))))) # 
-- (!\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|Mux0~16_combout\ & (\cmos2_reg_config_inst|u1|cyc_count\(2))) # (!\cmos2_reg_config_inst|u1|Mux0~16_combout\ & ((\cmos2_reg_config_inst|u1|cyc_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos2_reg_config_inst|u1|Mux0~16_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y16_N22
\cmos2_reg_config_inst|u1|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~19_combout\ = (\cmos2_reg_config_inst|u1|Mux0~18_combout\ & (((!\cmos2_reg_config_inst|u1|reg_sdat~q\ & \cmos2_reg_config_inst|u1|Mux0~17_combout\)))) # (!\cmos2_reg_config_inst|u1|Mux0~18_combout\ & 
-- ((\cmos2_reg_config_inst|u1|Mux0~15_combout\) # ((\cmos2_reg_config_inst|u1|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|Mux0~15_combout\,
	datab => \cmos2_reg_config_inst|u1|reg_sdat~q\,
	datac => \cmos2_reg_config_inst|u1|Mux0~18_combout\,
	datad => \cmos2_reg_config_inst|u1|Mux0~17_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~19_combout\);

-- Location: LCCOMB_X19_Y16_N12
\cmos2_reg_config_inst|u1|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~20_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(5) & (\cmos2_reg_config_inst|u1|cyc_count\(4) & (\cmos2_reg_config_inst|u1|Mux0~19_combout\))) # (!\cmos2_reg_config_inst|u1|cyc_count\(5) & 
-- (((\cmos2_reg_config_inst|u1|Mux0~14_combout\)) # (!\cmos2_reg_config_inst|u1|cyc_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos2_reg_config_inst|u1|Mux0~19_combout\,
	datad => \cmos2_reg_config_inst|u1|Mux0~14_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~20_combout\);

-- Location: LCCOMB_X25_Y17_N2
\u6|control1|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always3~1_combout\ = (\u6|control1|init_timer\(7) & ((\u6|control1|init_timer\(9)) # (\u6|control1|init_timer\(8)))) # (!\u6|control1|init_timer\(7) & (\u6|control1|init_timer\(9) & \u6|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(7),
	datac => \u6|control1|init_timer\(9),
	datad => \u6|control1|init_timer\(8),
	combout => \u6|control1|always3~1_combout\);

-- Location: LCCOMB_X25_Y17_N0
\u6|control1|always3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always3~2_combout\ = (\u6|control1|init_timer\(5) & (\u6|control1|init_timer\(3) $ (((\u6|control1|init_timer\(2) & !\u6|control1|init_timer\(4)))))) # (!\u6|control1|init_timer\(5) & (!\u6|control1|init_timer\(2) & 
-- (!\u6|control1|init_timer\(3) & \u6|control1|init_timer\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(2),
	datab => \u6|control1|init_timer\(3),
	datac => \u6|control1|init_timer\(4),
	datad => \u6|control1|init_timer\(5),
	combout => \u6|control1|always3~2_combout\);

-- Location: LCCOMB_X25_Y17_N26
\u6|control1|always3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always3~3_combout\ = (\u6|control1|always3~1_combout\ & (\u6|control1|init_timer\(6) & (!\u6|control1|init_timer\(9) & \u6|control1|always3~2_combout\))) # (!\u6|control1|always3~1_combout\ & (\u6|control1|init_timer\(9) & 
-- (\u6|control1|init_timer\(6) $ (\u6|control1|always3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(6),
	datab => \u6|control1|always3~1_combout\,
	datac => \u6|control1|init_timer\(9),
	datad => \u6|control1|always3~2_combout\,
	combout => \u6|control1|always3~3_combout\);

-- Location: FF_X25_Y16_N9
\u6|CMD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Selector1~0_combout\,
	ena => \u6|CMD[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|CMD\(0));

-- Location: LCCOMB_X30_Y17_N4
\u6|control1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal3~0_combout\ = (!\u6|control1|timer\(0) & (!\u6|control1|timer\(3) & (!\u6|control1|timer\(2) & !\u6|control1|timer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(0),
	datab => \u6|control1|timer\(3),
	datac => \u6|control1|timer\(2),
	datad => \u6|control1|timer\(1),
	combout => \u6|control1|Equal3~0_combout\);

-- Location: LCCOMB_X30_Y17_N2
\u6|control1|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal3~1_combout\ = (!\u6|control1|timer\(5) & (!\u6|control1|timer\(6) & (!\u6|control1|timer\(7) & !\u6|control1|timer\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(5),
	datab => \u6|control1|timer\(6),
	datac => \u6|control1|timer\(7),
	datad => \u6|control1|timer\(4),
	combout => \u6|control1|Equal3~1_combout\);

-- Location: LCCOMB_X30_Y17_N0
\u6|control1|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal3~2_combout\ = (!\u6|control1|timer\(10) & (!\u6|control1|timer\(11) & (!\u6|control1|timer\(8) & !\u6|control1|timer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(10),
	datab => \u6|control1|timer\(11),
	datac => \u6|control1|timer\(8),
	datad => \u6|control1|timer\(9),
	combout => \u6|control1|Equal3~2_combout\);

-- Location: LCCOMB_X30_Y17_N22
\u6|control1|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal3~3_combout\ = (!\u6|control1|timer\(15) & (!\u6|control1|timer\(14) & (!\u6|control1|timer\(13) & !\u6|control1|timer\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|timer\(15),
	datab => \u6|control1|timer\(14),
	datac => \u6|control1|timer\(13),
	datad => \u6|control1|timer\(12),
	combout => \u6|control1|Equal3~3_combout\);

-- Location: LCCOMB_X30_Y17_N24
\u6|control1|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal3~4_combout\ = (\u6|control1|Equal3~3_combout\ & (\u6|control1|Equal3~2_combout\ & (\u6|control1|Equal3~0_combout\ & \u6|control1|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|Equal3~3_combout\,
	datab => \u6|control1|Equal3~2_combout\,
	datac => \u6|control1|Equal3~0_combout\,
	datad => \u6|control1|Equal3~1_combout\,
	combout => \u6|control1|Equal3~4_combout\);

-- Location: LCCOMB_X28_Y15_N0
\u6|mADDR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~5_combout\ = (\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(10)) # ((\u6|mADDR[16]~0_combout\)))) # (!\u6|mRD~5_combout\ & (((\u6|rWR2_ADDR\(10) & !\u6|mADDR[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(10),
	datab => \u6|rWR2_ADDR\(10),
	datac => \u6|mRD~5_combout\,
	datad => \u6|mADDR[16]~0_combout\,
	combout => \u6|mADDR~5_combout\);

-- Location: LCCOMB_X28_Y15_N14
\u6|mADDR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~6_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~5_combout\ & ((\u6|rRD1_ADDR\(10)))) # (!\u6|mADDR~5_combout\ & (\u6|rWR1_ADDR\(10))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(10),
	datab => \u6|rRD1_ADDR\(10),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~5_combout\,
	combout => \u6|mADDR~6_combout\);

-- Location: FF_X24_Y12_N15
\u6|command1|rw_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rw_shift[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rw_shift\(1));

-- Location: LCCOMB_X24_Y12_N12
\u6|command1|rw_shift~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rw_shift~0_combout\ = (!\u6|command1|do_reada~q\ & (\u6|command1|rw_shift\(1) & !\u6|command1|do_writea~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_reada~q\,
	datac => \u6|command1|rw_shift\(1),
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|rw_shift~0_combout\);

-- Location: FF_X22_Y7_N31
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LCCOMB_X28_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X30_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10));

-- Location: FF_X30_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9));

-- Location: FF_X31_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5));

-- Location: FF_X33_Y8_N21
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2));

-- Location: LCCOMB_X25_Y16_N10
\u6|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal9~0_combout\ = (!\u6|ST\(2) & (!\u6|ST\(0) & (\u6|Equal7~0_combout\ & \u6|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datab => \u6|ST\(0),
	datac => \u6|Equal7~0_combout\,
	datad => \u6|ST\(8),
	combout => \u6|Equal9~0_combout\);

-- Location: LCCOMB_X25_Y16_N22
\u6|IN_REQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|IN_REQ~0_combout\ = (\u6|Write~q\ & ((\u6|Equal8~0_combout\) # ((\u6|IN_REQ~q\ & !\u6|Equal9~0_combout\)))) # (!\u6|Write~q\ & (((\u6|IN_REQ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Write~q\,
	datab => \u6|Equal8~0_combout\,
	datac => \u6|IN_REQ~q\,
	datad => \u6|Equal9~0_combout\,
	combout => \u6|IN_REQ~0_combout\);

-- Location: FF_X28_Y23_N11
\u2_CMOS_Capture|Frame_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Frame_valid~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Frame_valid~q\);

-- Location: LCCOMB_X31_Y21_N0
\u2_CMOS_Capture|CMOS_oCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oCLK~0_combout\ = (\u2_CMOS_Capture|byte_state~q\ & (!\u2_CMOS_Capture|CMOS_oCLK~q\ & \u2_CMOS_Capture|Frame_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|byte_state~q\,
	datac => \u2_CMOS_Capture|CMOS_oCLK~q\,
	datad => \u2_CMOS_Capture|Frame_valid~q\,
	combout => \u2_CMOS_Capture|CMOS_oCLK~0_combout\);

-- Location: FF_X31_Y22_N31
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9));

-- Location: FF_X31_Y21_N3
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7));

-- Location: FF_X31_Y22_N9
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4));

-- Location: FF_X31_Y22_N11
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5));

-- Location: LCCOMB_X19_Y9_N26
\cmos1_reg_config_inst|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~0_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((!\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2)) 
-- # (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~0_combout\);

-- Location: LCCOMB_X19_Y9_N16
\cmos1_reg_config_inst|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~1_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(4))))) # 
-- (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(4) & ((!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~1_combout\);

-- Location: LCCOMB_X19_Y9_N6
\cmos1_reg_config_inst|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~2_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((!\cmos1_reg_config_inst|reg_index\(6))) # (!\cmos1_reg_config_inst|WideOr13~1_combout\))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (((!\cmos1_reg_config_inst|WideOr13~0_combout\ & !\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr13~1_combout\,
	datac => \cmos1_reg_config_inst|WideOr13~0_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr13~2_combout\);

-- Location: LCCOMB_X17_Y9_N18
\cmos1_reg_config_inst|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~0_combout\ = (!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y13_N30
\cmos1_reg_config_inst|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr7~0_combout\ = ((!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr0~0_combout\))) # (!\cmos1_reg_config_inst|reg_index\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr7~0_combout\);

-- Location: LCCOMB_X19_Y10_N26
\cmos1_reg_config_inst|WideOr11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~4_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(4)) # (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~4_combout\);

-- Location: LCCOMB_X19_Y10_N30
\cmos1_reg_config_inst|WideOr11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~11_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (((!\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(7)))))) # (!\cmos1_reg_config_inst|reg_index\(0) 
-- & (!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~11_combout\);

-- Location: LCCOMB_X18_Y14_N26
\cmos1_reg_config_inst|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~0_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (((!\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr6~0_combout\);

-- Location: LCCOMB_X18_Y14_N12
\cmos1_reg_config_inst|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~1_combout\ = (!\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(7)) # (!\cmos1_reg_config_inst|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr6~0_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr6~1_combout\);

-- Location: LCCOMB_X18_Y14_N30
\cmos1_reg_config_inst|WideOr6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~10_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr6~10_combout\);

-- Location: LCCOMB_X18_Y12_N30
\cmos1_reg_config_inst|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~3_combout\ = (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr5~3_combout\);

-- Location: LCCOMB_X18_Y12_N4
\cmos1_reg_config_inst|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~4_combout\ = (\cmos1_reg_config_inst|WideOr5~14_combout\) # ((\cmos1_reg_config_inst|WideOr5~3_combout\ & (!\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr5~3_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr5~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~4_combout\);

-- Location: LCCOMB_X18_Y12_N2
\cmos1_reg_config_inst|WideOr5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~5_combout\ = (\cmos1_reg_config_inst|reg_index\(7)) # ((!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr5~5_combout\);

-- Location: LCCOMB_X18_Y12_N0
\cmos1_reg_config_inst|WideOr5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~6_combout\ = (\cmos1_reg_config_inst|WideOr5~12_combout\) # ((\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr5~5_combout\ & \cmos1_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr5~5_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr5~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~6_combout\);

-- Location: LCCOMB_X18_Y12_N10
\cmos1_reg_config_inst|WideOr5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~7_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr5~4_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(6) 
-- & ((\cmos1_reg_config_inst|WideOr5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr5~4_combout\,
	datad => \cmos1_reg_config_inst|WideOr5~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~7_combout\);

-- Location: LCCOMB_X16_Y13_N6
\cmos1_reg_config_inst|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~0_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((!\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~0_combout\);

-- Location: LCCOMB_X16_Y13_N8
\cmos1_reg_config_inst|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~1_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~1_combout\);

-- Location: LCCOMB_X16_Y13_N2
\cmos1_reg_config_inst|WideOr12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~2_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr12~0_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr12~1_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~2_combout\);

-- Location: LCCOMB_X16_Y13_N0
\cmos1_reg_config_inst|WideOr12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~3_combout\ = \cmos1_reg_config_inst|reg_index\(0) $ (((\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr12~3_combout\);

-- Location: LCCOMB_X16_Y13_N14
\cmos1_reg_config_inst|WideOr12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~4_combout\ = (\cmos1_reg_config_inst|WideOr12~2_combout\) # ((\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|WideOr12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr12~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~4_combout\);

-- Location: LCCOMB_X17_Y12_N12
\cmos1_reg_config_inst|WideOr12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~7_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(3)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~7_combout\);

-- Location: LCCOMB_X17_Y12_N10
\cmos1_reg_config_inst|WideOr12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~12_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(3)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (((\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~12_combout\);

-- Location: LCCOMB_X17_Y12_N30
\cmos1_reg_config_inst|WideOr12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~16_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~16_combout\);

-- Location: LCCOMB_X16_Y10_N26
\cmos1_reg_config_inst|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~2_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0))))) # 
-- (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr9~2_combout\);

-- Location: LCCOMB_X17_Y12_N18
\cmos1_reg_config_inst|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~0_combout\ = (\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr4~0_combout\);

-- Location: LCCOMB_X16_Y11_N6
\cmos1_reg_config_inst|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~1_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|WideOr4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|WideOr4~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~1_combout\);

-- Location: LCCOMB_X12_Y10_N8
\cmos1_reg_config_inst|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~0_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((!\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|reg_index\(5)) # 
-- (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr3~0_combout\);

-- Location: LCCOMB_X12_Y10_N2
\cmos1_reg_config_inst|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~1_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2)) # 
-- (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr3~1_combout\);

-- Location: LCCOMB_X12_Y10_N20
\cmos1_reg_config_inst|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~2_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr3~2_combout\);

-- Location: LCCOMB_X12_Y10_N14
\cmos1_reg_config_inst|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~3_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr3~1_combout\ & (!\cmos1_reg_config_inst|WideOr3~2_combout\)) # (!\cmos1_reg_config_inst|WideOr3~1_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr3~0_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr3~2_combout\,
	datac => \cmos1_reg_config_inst|WideOr3~0_combout\,
	datad => \cmos1_reg_config_inst|WideOr3~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr3~3_combout\);

-- Location: LCCOMB_X13_Y10_N6
\cmos1_reg_config_inst|WideOr3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~4_combout\ = (\cmos1_reg_config_inst|reg_index\(3)) # ((!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr3~4_combout\);

-- Location: LCCOMB_X13_Y10_N8
\cmos1_reg_config_inst|WideOr3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~5_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(1)) # ((\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr3~5_combout\);

-- Location: LCCOMB_X13_Y10_N18
\cmos1_reg_config_inst|WideOr3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~6_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|WideOr3~4_combout\))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|WideOr3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr3~5_combout\,
	datad => \cmos1_reg_config_inst|WideOr3~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr3~6_combout\);

-- Location: LCCOMB_X13_Y10_N16
\cmos1_reg_config_inst|WideOr3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~7_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|reg_index\(1)) # 
-- (!\cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr3~7_combout\);

-- Location: LCCOMB_X16_Y12_N20
\cmos1_reg_config_inst|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~0_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr10~0_combout\);

-- Location: LCCOMB_X16_Y12_N14
\cmos1_reg_config_inst|WideOr10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~1_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(1) & 
-- !\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr10~1_combout\);

-- Location: LCCOMB_X16_Y12_N12
\cmos1_reg_config_inst|WideOr10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~2_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr10~0_combout\))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|WideOr10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr10~1_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~2_combout\);

-- Location: LCCOMB_X16_Y12_N30
\cmos1_reg_config_inst|WideOr10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~3_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr10~3_combout\);

-- Location: LCCOMB_X16_Y12_N28
\cmos1_reg_config_inst|WideOr10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~4_combout\ = (\cmos1_reg_config_inst|WideOr10~2_combout\) # ((\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr10~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~4_combout\);

-- Location: LCCOMB_X17_Y11_N28
\cmos1_reg_config_inst|WideOr10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~5_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0)) # 
-- (!\cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr10~5_combout\);

-- Location: LCCOMB_X17_Y11_N10
\cmos1_reg_config_inst|WideOr10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~6_combout\ = (\cmos1_reg_config_inst|reg_index\(6)) # ((!\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr10~6_combout\);

-- Location: LCCOMB_X17_Y11_N8
\cmos1_reg_config_inst|WideOr10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~7_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(6) & ((!\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(6)) # 
-- ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr10~7_combout\);

-- Location: LCCOMB_X17_Y11_N26
\cmos1_reg_config_inst|WideOr10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~8_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|WideOr10~6_combout\)) # (!\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|WideOr10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr10~6_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr10~7_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr10~8_combout\);

-- Location: LCCOMB_X17_Y11_N16
\cmos1_reg_config_inst|WideOr10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~9_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr10~9_combout\);

-- Location: LCCOMB_X17_Y11_N14
\cmos1_reg_config_inst|WideOr10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~10_combout\ = (\cmos1_reg_config_inst|WideOr10~8_combout\ & (((!\cmos1_reg_config_inst|WideOr10~9_combout\) # (!\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|WideOr10~8_combout\ & 
-- (!\cmos1_reg_config_inst|WideOr10~5_combout\ & (\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr10~8_combout\,
	datab => \cmos1_reg_config_inst|WideOr10~5_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr10~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~10_combout\);

-- Location: LCCOMB_X17_Y11_N4
\cmos1_reg_config_inst|WideOr10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~11_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr10~11_combout\);

-- Location: LCCOMB_X16_Y10_N24
\cmos1_reg_config_inst|WideOr10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~12_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (!\cmos1_reg_config_inst|reg_index\(5) & !\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr10~12_combout\);

-- Location: LCCOMB_X16_Y10_N30
\cmos1_reg_config_inst|WideOr10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~13_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr10~13_combout\);

-- Location: LCCOMB_X16_Y10_N0
\cmos1_reg_config_inst|WideOr10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~14_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr10~12_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|WideOr10~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr10~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~14_combout\);

-- Location: LCCOMB_X18_Y11_N26
\cmos1_reg_config_inst|WideOr10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~15_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr10~15_combout\);

-- Location: LCCOMB_X17_Y11_N2
\cmos1_reg_config_inst|WideOr10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~16_combout\ = (\cmos1_reg_config_inst|WideOr10~14_combout\ & (((\cmos1_reg_config_inst|WideOr10~15_combout\)) # (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|WideOr10~14_combout\ & 
-- (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|WideOr10~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr10~14_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr10~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~15_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~16_combout\);

-- Location: LCCOMB_X17_Y11_N12
\cmos1_reg_config_inst|WideOr10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~17_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr10~10_combout\)) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr10~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr10~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~16_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~17_combout\);

-- Location: LCCOMB_X18_Y10_N22
\cmos1_reg_config_inst|WideOr10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~18_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) $ (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr10~18_combout\);

-- Location: LCCOMB_X18_Y10_N12
\cmos1_reg_config_inst|WideOr10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~19_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5)) # 
-- (!\cmos1_reg_config_inst|reg_index\(2)))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr10~19_combout\);

-- Location: LCCOMB_X18_Y10_N26
\cmos1_reg_config_inst|WideOr10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~20_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(7) & 
-- (!\cmos1_reg_config_inst|WideOr10~18_combout\)) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr10~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr10~18_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~20_combout\);

-- Location: LCCOMB_X18_Y10_N4
\cmos1_reg_config_inst|WideOr10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~21_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) $ (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr10~21_combout\);

-- Location: LCCOMB_X18_Y10_N30
\cmos1_reg_config_inst|WideOr10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~22_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr10~20_combout\ & (\cmos1_reg_config_inst|WideOr10~21_combout\)) # (!\cmos1_reg_config_inst|WideOr10~20_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr18~0_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr10~21_combout\,
	datac => \cmos1_reg_config_inst|WideOr10~20_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~22_combout\);

-- Location: LCCOMB_X17_Y11_N6
\cmos1_reg_config_inst|WideOr10~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr10~23_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr10~17_combout\ & (\cmos1_reg_config_inst|WideOr10~22_combout\)) # (!\cmos1_reg_config_inst|WideOr10~17_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr10~4_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr10~22_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr10~4_combout\,
	datad => \cmos1_reg_config_inst|WideOr10~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr10~23_combout\);

-- Location: LCCOMB_X14_Y10_N4
\cmos1_reg_config_inst|WideOr14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~15_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((!\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(3)) 
-- # ((\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr14~15_combout\);

-- Location: LCCOMB_X13_Y12_N28
\cmos1_reg_config_inst|WideOr14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~16_combout\ = (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr14~16_combout\);

-- Location: LCCOMB_X13_Y12_N22
\cmos1_reg_config_inst|WideOr14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~17_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr14~21_combout\ & (\cmos1_reg_config_inst|WideOr14~16_combout\)) # (!\cmos1_reg_config_inst|WideOr14~21_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr14~15_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr14~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr14~16_combout\,
	datac => \cmos1_reg_config_inst|WideOr14~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~21_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~17_combout\);

-- Location: LCCOMB_X17_Y13_N12
\cmos1_reg_config_inst|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~0_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr8~0_combout\);

-- Location: LCCOMB_X17_Y13_N10
\cmos1_reg_config_inst|WideOr8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~1_combout\ = (\cmos1_reg_config_inst|WideOr8~0_combout\ & ((\cmos1_reg_config_inst|reg_index\(4)) # ((!\cmos1_reg_config_inst|reg_index\(7) & !\cmos1_reg_config_inst|WideOr0~0_combout\)))) # 
-- (!\cmos1_reg_config_inst|WideOr8~0_combout\ & (!\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr8~0_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~1_combout\);

-- Location: LCCOMB_X18_Y14_N22
\cmos1_reg_config_inst|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|Decoder0~2_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|Decoder0~1_combout\,
	combout => \cmos1_reg_config_inst|Decoder0~2_combout\);

-- Location: LCCOMB_X16_Y10_N6
\cmos1_reg_config_inst|WideOr15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~4_combout\ = (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr15~4_combout\);

-- Location: LCCOMB_X13_Y13_N10
\cmos1_reg_config_inst|WideOr15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~12_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(2) $ (((!\cmos1_reg_config_inst|reg_index\(4)) # (!\cmos1_reg_config_inst|reg_index\(0)))))) # (!\cmos1_reg_config_inst|reg_index\(5) 
-- & (\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr15~12_combout\);

-- Location: LCCOMB_X14_Y10_N30
\cmos1_reg_config_inst|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~0_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(2) $ 
-- (\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr17~0_combout\);

-- Location: LCCOMB_X14_Y10_N12
\cmos1_reg_config_inst|WideOr17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~1_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(1) $ ((\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr17~1_combout\);

-- Location: LCCOMB_X14_Y10_N10
\cmos1_reg_config_inst|WideOr17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~2_combout\ = (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|WideOr17~1_combout\))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (\cmos1_reg_config_inst|WideOr17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr17~0_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~2_combout\);

-- Location: LCCOMB_X14_Y10_N8
\cmos1_reg_config_inst|WideOr17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~3_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2) $ (!\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr17~3_combout\);

-- Location: LCCOMB_X14_Y10_N6
\cmos1_reg_config_inst|WideOr17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~4_combout\ = (\cmos1_reg_config_inst|WideOr17~2_combout\) # ((\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr17~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~4_combout\);

-- Location: LCCOMB_X13_Y12_N4
\cmos1_reg_config_inst|WideOr17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~5_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) $ (((!\cmos1_reg_config_inst|reg_index\(2)) # (!\cmos1_reg_config_inst|reg_index\(7)))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(7) $ (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr17~5_combout\);

-- Location: LCCOMB_X13_Y12_N14
\cmos1_reg_config_inst|WideOr17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~6_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(0) & ((!\cmos1_reg_config_inst|reg_index\(7)) # (!\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr17~6_combout\);

-- Location: LCCOMB_X13_Y12_N16
\cmos1_reg_config_inst|WideOr17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~7_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((!\cmos1_reg_config_inst|reg_index\(7)))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(7) $ (((\cmos1_reg_config_inst|reg_index\(5)) # (\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr17~7_combout\);

-- Location: LCCOMB_X13_Y12_N2
\cmos1_reg_config_inst|WideOr17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~8_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3)) # ((\cmos1_reg_config_inst|WideOr17~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (!\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|WideOr17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr17~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~8_combout\);

-- Location: LCCOMB_X13_Y12_N12
\cmos1_reg_config_inst|WideOr17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~9_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr17~9_combout\);

-- Location: LCCOMB_X13_Y12_N30
\cmos1_reg_config_inst|WideOr17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~10_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr17~8_combout\ & (\cmos1_reg_config_inst|WideOr17~9_combout\)) # (!\cmos1_reg_config_inst|WideOr17~8_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr17~5_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr17~9_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr17~5_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~10_combout\);

-- Location: LCCOMB_X13_Y10_N30
\cmos1_reg_config_inst|WideOr17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(5) $ (!\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr17~11_combout\);

-- Location: LCCOMB_X13_Y10_N28
\cmos1_reg_config_inst|WideOr17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~12_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(5)) # ((!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(3) $ 
-- (((\cmos1_reg_config_inst|reg_index\(5)) # (\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr17~12_combout\);

-- Location: LCCOMB_X13_Y10_N26
\cmos1_reg_config_inst|WideOr17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~13_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(3)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (\cmos1_reg_config_inst|reg_index\(5) & !\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(3) $ (((\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr17~13_combout\);

-- Location: LCCOMB_X13_Y10_N20
\cmos1_reg_config_inst|WideOr17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~14_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|WideOr17~12_combout\))) # (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|WideOr17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|WideOr17~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~14_combout\);

-- Location: LCCOMB_X13_Y10_N10
\cmos1_reg_config_inst|WideOr17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~15_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(5)) # ((\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2) $ 
-- (\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr17~15_combout\);

-- Location: LCCOMB_X13_Y10_N4
\cmos1_reg_config_inst|WideOr17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~16_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr17~14_combout\ & (\cmos1_reg_config_inst|WideOr17~15_combout\)) # (!\cmos1_reg_config_inst|WideOr17~14_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr17~11_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|WideOr17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr17~15_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr17~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~16_combout\);

-- Location: LCCOMB_X13_Y12_N20
\cmos1_reg_config_inst|WideOr17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~17_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr17~10_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr17~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~16_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~17_combout\);

-- Location: LCCOMB_X14_Y12_N4
\cmos1_reg_config_inst|WideOr17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~18_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1)) # ((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr17~18_combout\);

-- Location: LCCOMB_X13_Y12_N26
\cmos1_reg_config_inst|WideOr17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~19_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr14~12_combout\) # ((!\cmos1_reg_config_inst|reg_index\(5) & !\cmos1_reg_config_inst|WideOr17~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr14~12_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~18_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~19_combout\);

-- Location: LCCOMB_X13_Y12_N18
\cmos1_reg_config_inst|WideOr17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr17~20_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr17~17_combout\ & ((\cmos1_reg_config_inst|WideOr17~19_combout\))) # (!\cmos1_reg_config_inst|WideOr17~17_combout\ & 
-- (\cmos1_reg_config_inst|WideOr17~4_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr17~4_combout\,
	datac => \cmos1_reg_config_inst|WideOr17~19_combout\,
	datad => \cmos1_reg_config_inst|WideOr17~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr17~20_combout\);

-- Location: LCCOMB_X14_Y11_N30
\cmos1_reg_config_inst|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~0_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(6)))))) # 
-- (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr16~0_combout\);

-- Location: LCCOMB_X14_Y11_N4
\cmos1_reg_config_inst|WideOr16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~1_combout\ = (\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr16~1_combout\);

-- Location: LCCOMB_X14_Y11_N18
\cmos1_reg_config_inst|WideOr16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~2_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr16~0_combout\)) # (!\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|WideOr16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr16~0_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr16~1_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~2_combout\);

-- Location: LCCOMB_X14_Y11_N12
\cmos1_reg_config_inst|WideOr16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~3_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|reg_index\(6) & 
-- \cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr16~3_combout\);

-- Location: LCCOMB_X14_Y11_N2
\cmos1_reg_config_inst|WideOr16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~4_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr16~2_combout\ & (\cmos1_reg_config_inst|WideOr16~3_combout\)) # (!\cmos1_reg_config_inst|WideOr16~2_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr14~19_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr16~3_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr14~19_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~4_combout\);

-- Location: LCCOMB_X17_Y9_N20
\cmos1_reg_config_inst|WideOr16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~5_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~5_combout\);

-- Location: LCCOMB_X17_Y9_N14
\cmos1_reg_config_inst|WideOr16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~6_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0)) # ((!\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~6_combout\);

-- Location: LCCOMB_X17_Y9_N16
\cmos1_reg_config_inst|WideOr16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~7_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(4)) # (!\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(4) $ (((!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~7_combout\);

-- Location: LCCOMB_X17_Y9_N10
\cmos1_reg_config_inst|WideOr16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~8_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((!\cmos1_reg_config_inst|WideOr16~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & ((!\cmos1_reg_config_inst|WideOr16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr16~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~8_combout\);

-- Location: LCCOMB_X17_Y9_N12
\cmos1_reg_config_inst|WideOr16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~9_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~9_combout\);

-- Location: LCCOMB_X17_Y9_N26
\cmos1_reg_config_inst|WideOr16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~10_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr16~8_combout\ & (\cmos1_reg_config_inst|WideOr16~9_combout\)) # (!\cmos1_reg_config_inst|WideOr16~8_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr16~5_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr16~9_combout\,
	datab => \cmos1_reg_config_inst|WideOr16~5_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr16~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~10_combout\);

-- Location: LCCOMB_X17_Y9_N8
\cmos1_reg_config_inst|WideOr16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(7)) # (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- ((\cmos1_reg_config_inst|reg_index\(7) $ (\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr16~11_combout\);

-- Location: LCCOMB_X17_Y9_N6
\cmos1_reg_config_inst|WideOr16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~12_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((!\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(3)) 
-- # ((\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr16~12_combout\);

-- Location: LCCOMB_X17_Y9_N28
\cmos1_reg_config_inst|WideOr16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~13_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|WideOr16~11_combout\))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (\cmos1_reg_config_inst|reg_index\(6) & ((!\cmos1_reg_config_inst|WideOr16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr16~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~13_combout\);

-- Location: LCCOMB_X17_Y9_N2
\cmos1_reg_config_inst|WideOr16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~14_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(7) & 
-- ((!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr16~14_combout\);

-- Location: LCCOMB_X17_Y9_N24
\cmos1_reg_config_inst|WideOr16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~15_combout\ = (\cmos1_reg_config_inst|WideOr16~13_combout\) # ((!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|WideOr16~14_combout\ & !\cmos1_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr16~14_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr16~13_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~15_combout\);

-- Location: LCCOMB_X17_Y9_N30
\cmos1_reg_config_inst|WideOr16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~16_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|WideOr16~10_combout\)) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|WideOr16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|WideOr16~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~15_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~16_combout\);

-- Location: LCCOMB_X14_Y11_N0
\cmos1_reg_config_inst|WideOr16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~17_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4) $ (((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(0)))))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr16~17_combout\);

-- Location: LCCOMB_X14_Y11_N14
\cmos1_reg_config_inst|WideOr16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~18_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((!\cmos1_reg_config_inst|reg_index\(1)) # (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr16~18_combout\);

-- Location: LCCOMB_X14_Y11_N8
\cmos1_reg_config_inst|WideOr16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~19_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((\cmos1_reg_config_inst|reg_index\(6))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(4) & 
-- ((\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr16~19_combout\);

-- Location: LCCOMB_X14_Y11_N26
\cmos1_reg_config_inst|WideOr16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~20_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr16~18_combout\) # (\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr16~19_combout\ & ((!\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr16~19_combout\,
	datac => \cmos1_reg_config_inst|WideOr16~18_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr16~20_combout\);

-- Location: LCCOMB_X14_Y11_N20
\cmos1_reg_config_inst|WideOr16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~21_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(6) & !\cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr16~21_combout\);

-- Location: LCCOMB_X14_Y11_N22
\cmos1_reg_config_inst|WideOr16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~22_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr16~20_combout\ & (\cmos1_reg_config_inst|WideOr16~21_combout\)) # (!\cmos1_reg_config_inst|WideOr16~20_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr16~17_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr16~21_combout\,
	datac => \cmos1_reg_config_inst|WideOr16~20_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~22_combout\);

-- Location: LCCOMB_X14_Y11_N16
\cmos1_reg_config_inst|WideOr16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr16~23_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr16~16_combout\ & ((\cmos1_reg_config_inst|WideOr16~22_combout\))) # (!\cmos1_reg_config_inst|WideOr16~16_combout\ & 
-- (\cmos1_reg_config_inst|WideOr16~4_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr16~4_combout\,
	datac => \cmos1_reg_config_inst|WideOr16~22_combout\,
	datad => \cmos1_reg_config_inst|WideOr16~16_combout\,
	combout => \cmos1_reg_config_inst|WideOr16~23_combout\);

-- Location: LCCOMB_X18_Y9_N6
\cmos1_reg_config_inst|WideOr18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~1_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(7) $ (((\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~1_combout\);

-- Location: LCCOMB_X18_Y9_N4
\cmos1_reg_config_inst|WideOr18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~2_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((!\cmos1_reg_config_inst|reg_index\(5)))))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3)) 
-- # (\cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr18~2_combout\);

-- Location: LCCOMB_X18_Y9_N10
\cmos1_reg_config_inst|WideOr18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~3_combout\ = (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr18~1_combout\))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|WideOr18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr18~2_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~3_combout\);

-- Location: LCCOMB_X18_Y9_N20
\cmos1_reg_config_inst|WideOr18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~4_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(7) $ (!\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr18~4_combout\);

-- Location: LCCOMB_X18_Y9_N18
\cmos1_reg_config_inst|WideOr18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~5_combout\ = (\cmos1_reg_config_inst|WideOr18~3_combout\) # ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|WideOr18~4_combout\ & !\cmos1_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|WideOr18~4_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|WideOr18~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~5_combout\);

-- Location: LCCOMB_X17_Y14_N2
\cmos1_reg_config_inst|WideOr18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~6_combout\ = (\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(7)) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~6_combout\);

-- Location: LCCOMB_X17_Y14_N20
\cmos1_reg_config_inst|WideOr18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~7_combout\ = (\cmos1_reg_config_inst|reg_index\(7)) # ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~7_combout\);

-- Location: LCCOMB_X17_Y14_N22
\cmos1_reg_config_inst|WideOr18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~8_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(7)) # (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~8_combout\);

-- Location: LCCOMB_X17_Y14_N28
\cmos1_reg_config_inst|WideOr18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~9_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|WideOr18~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (!\cmos1_reg_config_inst|WideOr18~8_combout\ & (!\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr18~8_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|WideOr18~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~9_combout\);

-- Location: LCCOMB_X17_Y14_N14
\cmos1_reg_config_inst|WideOr18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~10_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~10_combout\);

-- Location: LCCOMB_X17_Y14_N0
\cmos1_reg_config_inst|WideOr18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr18~9_combout\ & ((\cmos1_reg_config_inst|WideOr18~10_combout\))) # (!\cmos1_reg_config_inst|WideOr18~9_combout\ & 
-- (!\cmos1_reg_config_inst|WideOr18~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr18~6_combout\,
	datac => \cmos1_reg_config_inst|WideOr18~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~11_combout\);

-- Location: LCCOMB_X18_Y14_N2
\cmos1_reg_config_inst|WideOr18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~12_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr18~12_combout\);

-- Location: LCCOMB_X17_Y14_N26
\cmos1_reg_config_inst|WideOr18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~13_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~13_combout\);

-- Location: LCCOMB_X17_Y14_N24
\cmos1_reg_config_inst|WideOr18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~14_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~14_combout\);

-- Location: LCCOMB_X17_Y14_N30
\cmos1_reg_config_inst|WideOr18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~15_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5)) # ((\cmos1_reg_config_inst|WideOr18~13_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr18~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~15_combout\);

-- Location: LCCOMB_X17_Y14_N4
\cmos1_reg_config_inst|WideOr18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~16_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr18~16_combout\);

-- Location: LCCOMB_X17_Y14_N10
\cmos1_reg_config_inst|WideOr18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~17_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr18~15_combout\ & (\cmos1_reg_config_inst|WideOr18~16_combout\)) # (!\cmos1_reg_config_inst|WideOr18~15_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr18~12_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr18~16_combout\,
	datac => \cmos1_reg_config_inst|WideOr18~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~17_combout\);

-- Location: LCCOMB_X17_Y14_N8
\cmos1_reg_config_inst|WideOr18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~18_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr18~11_combout\) # ((\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (((!\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|WideOr18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr18~11_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr18~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~18_combout\);

-- Location: LCCOMB_X18_Y14_N16
\cmos1_reg_config_inst|WideOr18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~19_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(2)))))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1)) # ((\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr18~19_combout\);

-- Location: LCCOMB_X18_Y14_N10
\cmos1_reg_config_inst|WideOr18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~20_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr18~20_combout\);

-- Location: LCCOMB_X17_Y14_N6
\cmos1_reg_config_inst|WideOr18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~21_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr18~24_combout\ & (\cmos1_reg_config_inst|WideOr18~20_combout\)) # (!\cmos1_reg_config_inst|WideOr18~24_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr18~19_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|WideOr18~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr18~24_combout\,
	datac => \cmos1_reg_config_inst|WideOr18~20_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~21_combout\);

-- Location: LCCOMB_X17_Y14_N16
\cmos1_reg_config_inst|WideOr18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~22_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr18~18_combout\ & (\cmos1_reg_config_inst|WideOr18~21_combout\)) # (!\cmos1_reg_config_inst|WideOr18~18_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr18~5_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr18~21_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr18~18_combout\,
	datad => \cmos1_reg_config_inst|WideOr18~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~22_combout\);

-- Location: LCCOMB_X14_Y9_N2
\cmos1_reg_config_inst|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~0_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~0_combout\);

-- Location: LCCOMB_X14_Y9_N0
\cmos1_reg_config_inst|WideOr19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~1_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((!\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) $ 
-- (\cmos1_reg_config_inst|reg_index\(5) $ (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr19~1_combout\);

-- Location: LCCOMB_X14_Y9_N30
\cmos1_reg_config_inst|WideOr19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~2_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr19~2_combout\);

-- Location: LCCOMB_X14_Y9_N4
\cmos1_reg_config_inst|WideOr19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~3_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- ((!\cmos1_reg_config_inst|WideOr19~1_combout\))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|WideOr19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr19~2_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~3_combout\);

-- Location: LCCOMB_X14_Y9_N26
\cmos1_reg_config_inst|WideOr19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~4_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~4_combout\);

-- Location: LCCOMB_X14_Y9_N24
\cmos1_reg_config_inst|WideOr19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~5_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr19~3_combout\ & (\cmos1_reg_config_inst|WideOr19~4_combout\)) # (!\cmos1_reg_config_inst|WideOr19~3_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr19~0_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|WideOr19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr19~3_combout\,
	datac => \cmos1_reg_config_inst|WideOr19~4_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~5_combout\);

-- Location: LCCOMB_X14_Y10_N28
\cmos1_reg_config_inst|WideOr19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~6_combout\ = (\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(1)) # (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr19~6_combout\);

-- Location: LCCOMB_X14_Y10_N26
\cmos1_reg_config_inst|WideOr19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~7_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(2) $ (!\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(3)) # ((!\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr19~7_combout\);

-- Location: LCCOMB_X14_Y10_N20
\cmos1_reg_config_inst|WideOr19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~8_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|WideOr19~7_combout\)) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- ((!\cmos1_reg_config_inst|WideOr19~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr19~7_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~8_combout\);

-- Location: LCCOMB_X14_Y10_N14
\cmos1_reg_config_inst|WideOr19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~9_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(3) $ (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr19~9_combout\);

-- Location: LCCOMB_X14_Y10_N24
\cmos1_reg_config_inst|WideOr19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~10_combout\ = (\cmos1_reg_config_inst|WideOr19~8_combout\) # ((!\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|WideOr19~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr19~9_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~10_combout\);

-- Location: LCCOMB_X14_Y9_N14
\cmos1_reg_config_inst|WideOr19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~11_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~11_combout\);

-- Location: LCCOMB_X14_Y9_N8
\cmos1_reg_config_inst|WideOr19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~12_combout\ = (\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(3) $ (((!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~12_combout\);

-- Location: LCCOMB_X14_Y9_N18
\cmos1_reg_config_inst|WideOr19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~13_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~13_combout\);

-- Location: LCCOMB_X14_Y9_N12
\cmos1_reg_config_inst|WideOr19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~14_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|WideOr19~12_combout\)) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|WideOr19~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|WideOr19~12_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~13_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~14_combout\);

-- Location: LCCOMB_X14_Y9_N22
\cmos1_reg_config_inst|WideOr19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~15_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~15_combout\);

-- Location: LCCOMB_X14_Y9_N28
\cmos1_reg_config_inst|WideOr19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~16_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr19~14_combout\ & ((!\cmos1_reg_config_inst|WideOr19~15_combout\))) # (!\cmos1_reg_config_inst|WideOr19~14_combout\ & 
-- (!\cmos1_reg_config_inst|WideOr19~11_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr19~11_combout\,
	datac => \cmos1_reg_config_inst|WideOr19~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~16_combout\);

-- Location: LCCOMB_X14_Y9_N10
\cmos1_reg_config_inst|WideOr19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~17_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(4) & 
-- (\cmos1_reg_config_inst|WideOr19~10_combout\)) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr19~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr19~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~16_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~17_combout\);

-- Location: LCCOMB_X18_Y9_N12
\cmos1_reg_config_inst|WideOr19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~18_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0) & 
-- (!\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~18_combout\);

-- Location: LCCOMB_X18_Y9_N22
\cmos1_reg_config_inst|WideOr19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~19_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(3) $ (((\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(0)))))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) $ (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr19~19_combout\);

-- Location: LCCOMB_X18_Y9_N24
\cmos1_reg_config_inst|WideOr19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~20_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(0) $ (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~20_combout\);

-- Location: LCCOMB_X18_Y9_N26
\cmos1_reg_config_inst|WideOr19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~21_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|WideOr19~19_combout\)) # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr19~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr19~19_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~20_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~21_combout\);

-- Location: LCCOMB_X18_Y9_N16
\cmos1_reg_config_inst|WideOr19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~22_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr19~22_combout\);

-- Location: LCCOMB_X18_Y9_N30
\cmos1_reg_config_inst|WideOr19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~23_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr19~21_combout\ & ((\cmos1_reg_config_inst|WideOr19~22_combout\))) # (!\cmos1_reg_config_inst|WideOr19~21_combout\ & 
-- (\cmos1_reg_config_inst|WideOr19~18_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr19~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr19~18_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr19~21_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~22_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~23_combout\);

-- Location: LCCOMB_X14_Y9_N16
\cmos1_reg_config_inst|WideOr19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr19~24_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr19~17_combout\ & ((\cmos1_reg_config_inst|WideOr19~23_combout\))) # (!\cmos1_reg_config_inst|WideOr19~17_combout\ & 
-- (\cmos1_reg_config_inst|WideOr19~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr19~5_combout\,
	datac => \cmos1_reg_config_inst|WideOr19~23_combout\,
	datad => \cmos1_reg_config_inst|WideOr19~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr19~24_combout\);

-- Location: LCCOMB_X16_Y13_N16
\cmos1_reg_config_inst|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~0_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((!\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- ((\cmos1_reg_config_inst|reg_index\(6)) # (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr20~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\cmos1_reg_config_inst|WideOr20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~1_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(1)) # ((\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr20~1_combout\);

-- Location: LCCOMB_X16_Y13_N28
\cmos1_reg_config_inst|WideOr20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~2_combout\ = (\cmos1_reg_config_inst|reg_index\(1)) # ((\cmos1_reg_config_inst|reg_index\(6)) # (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr20~2_combout\);

-- Location: LCCOMB_X16_Y13_N30
\cmos1_reg_config_inst|WideOr20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~3_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr20~1_combout\) # ((\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (((!\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|WideOr20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr20~1_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr20~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~3_combout\);

-- Location: LCCOMB_X16_Y13_N4
\cmos1_reg_config_inst|WideOr20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~4_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr20~4_combout\);

-- Location: LCCOMB_X16_Y13_N18
\cmos1_reg_config_inst|WideOr20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~5_combout\ = (\cmos1_reg_config_inst|WideOr20~3_combout\ & (((!\cmos1_reg_config_inst|WideOr20~4_combout\)) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|WideOr20~3_combout\ & 
-- (\cmos1_reg_config_inst|reg_index\(4) & ((!\cmos1_reg_config_inst|WideOr20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr20~3_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr20~4_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~5_combout\);

-- Location: LCCOMB_X16_Y9_N26
\cmos1_reg_config_inst|WideOr20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~6_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(4) $ (!\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|reg_index\(6) $ (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr20~6_combout\);

-- Location: LCCOMB_X16_Y9_N8
\cmos1_reg_config_inst|WideOr20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~7_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(6))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(4)))))) 
-- # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(4)) # (!\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~7_combout\);

-- Location: LCCOMB_X16_Y9_N6
\cmos1_reg_config_inst|WideOr20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~8_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(6) & 
-- \cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~8_combout\);

-- Location: LCCOMB_X16_Y9_N20
\cmos1_reg_config_inst|WideOr20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~9_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|WideOr20~7_combout\)) 
-- # (!\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|WideOr20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr20~7_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~9_combout\);

-- Location: LCCOMB_X16_Y9_N14
\cmos1_reg_config_inst|WideOr20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~10_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(6) & !\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- ((\cmos1_reg_config_inst|reg_index\(5)))))) # (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(6) $ (((!\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr20~10_combout\);

-- Location: LCCOMB_X16_Y9_N12
\cmos1_reg_config_inst|WideOr20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr20~9_combout\ & (!\cmos1_reg_config_inst|WideOr20~10_combout\)) # (!\cmos1_reg_config_inst|WideOr20~9_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr20~6_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr20~10_combout\,
	datac => \cmos1_reg_config_inst|WideOr20~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~11_combout\);

-- Location: LCCOMB_X16_Y9_N30
\cmos1_reg_config_inst|WideOr20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~12_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(6) & !\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~12_combout\);

-- Location: LCCOMB_X16_Y9_N4
\cmos1_reg_config_inst|WideOr20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~13_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(2) $ (!\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~13_combout\);

-- Location: LCCOMB_X16_Y9_N2
\cmos1_reg_config_inst|WideOr20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~14_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(6))) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~14_combout\);

-- Location: LCCOMB_X16_Y9_N16
\cmos1_reg_config_inst|WideOr20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~15_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|WideOr20~13_combout\)) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr20~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr20~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~15_combout\);

-- Location: LCCOMB_X16_Y9_N18
\cmos1_reg_config_inst|WideOr20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~16_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(2)) # (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr20~16_combout\);

-- Location: LCCOMB_X16_Y9_N0
\cmos1_reg_config_inst|WideOr20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~17_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr20~15_combout\ & (\cmos1_reg_config_inst|WideOr20~16_combout\)) # (!\cmos1_reg_config_inst|WideOr20~15_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr20~12_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr20~16_combout\,
	datac => \cmos1_reg_config_inst|WideOr20~12_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~15_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~17_combout\);

-- Location: LCCOMB_X16_Y13_N24
\cmos1_reg_config_inst|WideOr20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~18_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|WideOr20~11_combout\))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|WideOr20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|WideOr20~17_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~18_combout\);

-- Location: LCCOMB_X16_Y13_N26
\cmos1_reg_config_inst|WideOr20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~19_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(1)) # ((!\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (((\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr20~19_combout\);

-- Location: LCCOMB_X17_Y13_N2
\cmos1_reg_config_inst|WideOr20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~20_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(4) $ (!\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr20~20_combout\);

-- Location: LCCOMB_X17_Y13_N20
\cmos1_reg_config_inst|WideOr20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~21_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(4) $ (!\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(4) $ (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr20~21_combout\);

-- Location: LCCOMB_X17_Y13_N22
\cmos1_reg_config_inst|WideOr20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~22_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- ((\cmos1_reg_config_inst|WideOr20~20_combout\))) # (!\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|WideOr20~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr20~21_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|WideOr20~20_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~22_combout\);

-- Location: LCCOMB_X16_Y13_N12
\cmos1_reg_config_inst|WideOr20~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~23_combout\ = \cmos1_reg_config_inst|reg_index\(5) $ (((!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr20~23_combout\);

-- Location: LCCOMB_X16_Y13_N22
\cmos1_reg_config_inst|WideOr20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~24_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr20~22_combout\ & (!\cmos1_reg_config_inst|WideOr20~23_combout\)) # (!\cmos1_reg_config_inst|WideOr20~22_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr20~19_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr20~23_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr20~19_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~22_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~24_combout\);

-- Location: LCCOMB_X16_Y13_N20
\cmos1_reg_config_inst|WideOr20~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr20~25_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr20~18_combout\ & ((\cmos1_reg_config_inst|WideOr20~24_combout\))) # (!\cmos1_reg_config_inst|WideOr20~18_combout\ & 
-- (\cmos1_reg_config_inst|WideOr20~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr20~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr20~5_combout\,
	datac => \cmos1_reg_config_inst|WideOr20~24_combout\,
	datad => \cmos1_reg_config_inst|WideOr20~18_combout\,
	combout => \cmos1_reg_config_inst|WideOr20~25_combout\);

-- Location: LCCOMB_X16_Y14_N16
\cmos1_reg_config_inst|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~0_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(2) $ (!\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr21~0_combout\);

-- Location: LCCOMB_X16_Y14_N14
\cmos1_reg_config_inst|WideOr21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~1_combout\ = (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~1_combout\);

-- Location: LCCOMB_X16_Y14_N12
\cmos1_reg_config_inst|WideOr21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~2_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & 
-- (!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~2_combout\);

-- Location: LCCOMB_X16_Y14_N6
\cmos1_reg_config_inst|WideOr21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~3_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|WideOr21~1_combout\))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr21~2_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr21~1_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr21~3_combout\);

-- Location: LCCOMB_X16_Y14_N0
\cmos1_reg_config_inst|WideOr21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~4_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr21~4_combout\);

-- Location: LCCOMB_X16_Y14_N30
\cmos1_reg_config_inst|WideOr21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~5_combout\ = (\cmos1_reg_config_inst|WideOr21~3_combout\ & ((\cmos1_reg_config_inst|WideOr21~4_combout\) # ((!\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|WideOr21~3_combout\ & 
-- (((\cmos1_reg_config_inst|WideOr21~0_combout\ & \cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr21~3_combout\,
	datab => \cmos1_reg_config_inst|WideOr21~4_combout\,
	datac => \cmos1_reg_config_inst|WideOr21~0_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr21~5_combout\);

-- Location: LCCOMB_X16_Y12_N26
\cmos1_reg_config_inst|WideOr21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~6_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (((\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(6) $ (((\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr21~6_combout\);

-- Location: LCCOMB_X16_Y12_N4
\cmos1_reg_config_inst|WideOr21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~7_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (((\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr21~7_combout\);

-- Location: LCCOMB_X16_Y12_N18
\cmos1_reg_config_inst|WideOr21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~8_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr21~7_combout\ & 
-- !\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr21~7_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr21~8_combout\);

-- Location: LCCOMB_X16_Y12_N0
\cmos1_reg_config_inst|WideOr21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~9_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0) $ (!\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr21~9_combout\);

-- Location: LCCOMB_X16_Y12_N2
\cmos1_reg_config_inst|WideOr21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~10_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr21~8_combout\ & (\cmos1_reg_config_inst|WideOr21~9_combout\)) # (!\cmos1_reg_config_inst|WideOr21~8_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr21~6_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr21~9_combout\,
	datac => \cmos1_reg_config_inst|WideOr21~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~10_combout\);

-- Location: LCCOMB_X16_Y10_N22
\cmos1_reg_config_inst|WideOr21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~11_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~11_combout\);

-- Location: LCCOMB_X16_Y14_N4
\cmos1_reg_config_inst|WideOr21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~12_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(7) $ (((!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2)))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~12_combout\);

-- Location: LCCOMB_X16_Y14_N26
\cmos1_reg_config_inst|WideOr21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~13_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(0))))) 
-- # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(7)) # (!\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~13_combout\);

-- Location: LCCOMB_X16_Y14_N28
\cmos1_reg_config_inst|WideOr21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~14_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr21~12_combout\) # (\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (!\cmos1_reg_config_inst|WideOr21~13_combout\ & ((!\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr21~13_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr21~12_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr21~14_combout\);

-- Location: LCCOMB_X16_Y14_N22
\cmos1_reg_config_inst|WideOr21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~15_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (((!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~15_combout\);

-- Location: LCCOMB_X16_Y14_N20
\cmos1_reg_config_inst|WideOr21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~16_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr21~14_combout\ & ((!\cmos1_reg_config_inst|WideOr21~15_combout\))) # (!\cmos1_reg_config_inst|WideOr21~14_combout\ & 
-- (\cmos1_reg_config_inst|WideOr21~11_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr21~11_combout\,
	datac => \cmos1_reg_config_inst|WideOr21~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~16_combout\);

-- Location: LCCOMB_X16_Y14_N18
\cmos1_reg_config_inst|WideOr21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~17_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|WideOr21~10_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr21~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~16_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~17_combout\);

-- Location: LCCOMB_X16_Y12_N8
\cmos1_reg_config_inst|WideOr21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~18_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~18_combout\);

-- Location: LCCOMB_X16_Y12_N22
\cmos1_reg_config_inst|WideOr21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~19_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(7) $ (!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(7) $ (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr21~19_combout\);

-- Location: LCCOMB_X16_Y12_N16
\cmos1_reg_config_inst|WideOr21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~20_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(0))))) 
-- # (!\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr21~20_combout\);

-- Location: LCCOMB_X16_Y12_N10
\cmos1_reg_config_inst|WideOr21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~21_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|WideOr21~19_combout\)) # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr21~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr21~19_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~20_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~21_combout\);

-- Location: LCCOMB_X16_Y12_N24
\cmos1_reg_config_inst|WideOr21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~22_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr21~22_combout\);

-- Location: LCCOMB_X16_Y12_N6
\cmos1_reg_config_inst|WideOr21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~23_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr21~21_combout\ & (\cmos1_reg_config_inst|WideOr21~22_combout\)) # (!\cmos1_reg_config_inst|WideOr21~21_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr21~18_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr21~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr21~22_combout\,
	datac => \cmos1_reg_config_inst|WideOr21~18_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~21_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~23_combout\);

-- Location: LCCOMB_X16_Y14_N24
\cmos1_reg_config_inst|WideOr21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr21~24_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr21~17_combout\ & ((\cmos1_reg_config_inst|WideOr21~23_combout\))) # (!\cmos1_reg_config_inst|WideOr21~17_combout\ & 
-- (\cmos1_reg_config_inst|WideOr21~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr21~5_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr21~23_combout\,
	datad => \cmos1_reg_config_inst|WideOr21~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr21~24_combout\);

-- Location: LCCOMB_X19_Y11_N8
\cmos1_reg_config_inst|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~2_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr0~2_combout\);

-- Location: LCCOMB_X19_Y11_N30
\cmos1_reg_config_inst|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr2~0_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(6) $ (!\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr2~0_combout\);

-- Location: LCCOMB_X14_Y10_N22
\cmos1_reg_config_inst|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr2~1_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(7) $ (((!\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(1)))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr2~1_combout\);

-- Location: LCCOMB_X14_Y10_N0
\cmos1_reg_config_inst|WideOr2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr2~2_combout\ = \cmos1_reg_config_inst|reg_index\(7) $ (((!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr2~1_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr2~2_combout\);

-- Location: LCCOMB_X19_Y11_N20
\cmos1_reg_config_inst|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr2~3_combout\ = ((\cmos1_reg_config_inst|reg_index\(5) & ((!\cmos1_reg_config_inst|WideOr2~2_combout\))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr2~2_combout\) # 
-- (!\cmos1_reg_config_inst|WideOr0~2_combout\)))) # (!\cmos1_reg_config_inst|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr2~0_combout\,
	datab => \cmos1_reg_config_inst|WideOr0~2_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr2~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr2~3_combout\);

-- Location: LCCOMB_X19_Y11_N12
\cmos1_reg_config_inst|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~3_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr0~3_combout\);

-- Location: LCCOMB_X19_Y11_N26
\cmos1_reg_config_inst|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~4_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr0~3_combout\) # ((!\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr0~2_combout\,
	datad => \cmos1_reg_config_inst|WideOr0~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr0~4_combout\);

-- Location: LCCOMB_X19_Y11_N0
\cmos1_reg_config_inst|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~5_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(0) $ (((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr0~5_combout\);

-- Location: LCCOMB_X19_Y11_N22
\cmos1_reg_config_inst|WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~6_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((!\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|WideOr0~5_combout\))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (((!\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr0~5_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr0~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr0~6_combout\);

-- Location: LCCOMB_X19_Y11_N24
\cmos1_reg_config_inst|WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~7_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(5) $ ((\cmos1_reg_config_inst|WideOr0~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr0~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr0~7_combout\);

-- Location: LCCOMB_X19_Y11_N14
\cmos1_reg_config_inst|WideOr0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~8_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((!\cmos1_reg_config_inst|WideOr0~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr0~4_combout\) # 
-- ((\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr0~4_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr0~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr0~8_combout\);

-- Location: LCCOMB_X16_Y9_N22
\cmos1_reg_config_inst|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr1~0_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0) $ (((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr1~0_combout\);

-- Location: LCCOMB_X16_Y9_N24
\cmos1_reg_config_inst|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr1~1_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr1~0_combout\)) # (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- ((\cmos1_reg_config_inst|reg_index\(5)) # ((\cmos1_reg_config_inst|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr1~0_combout\,
	datad => \cmos1_reg_config_inst|WideOr0~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr1~1_combout\);

-- Location: LCCOMB_X19_Y11_N10
\cmos1_reg_config_inst|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr1~2_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((!\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr0~0_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (!\cmos1_reg_config_inst|WideOr0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr0~4_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr1~2_combout\);

-- Location: LCCOMB_X19_Y11_N16
\cmos1_reg_config_inst|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr1~3_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|WideOr1~1_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (\cmos1_reg_config_inst|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr1~2_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr1~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr1~3_combout\);

-- Location: LCCOMB_X17_Y15_N2
\cmos2_reg_config_inst|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~0_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0)) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~0_combout\);

-- Location: LCCOMB_X17_Y15_N4
\cmos2_reg_config_inst|WideOr11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~1_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~1_combout\);

-- Location: LCCOMB_X17_Y15_N6
\cmos2_reg_config_inst|WideOr11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0)) # (!\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~2_combout\);

-- Location: LCCOMB_X17_Y15_N24
\cmos2_reg_config_inst|WideOr11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~3_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr11~1_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr11~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr11~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~3_combout\);

-- Location: LCCOMB_X17_Y15_N26
\cmos2_reg_config_inst|WideOr11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~4_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)) # (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~4_combout\);

-- Location: LCCOMB_X17_Y15_N12
\cmos2_reg_config_inst|WideOr11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~5_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr11~3_combout\ & (\cmos2_reg_config_inst|WideOr11~4_combout\)) # (!\cmos2_reg_config_inst|WideOr11~3_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr11~0_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr11~4_combout\,
	datab => \cmos2_reg_config_inst|WideOr11~0_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr11~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~5_combout\);

-- Location: LCCOMB_X16_Y15_N22
\cmos2_reg_config_inst|WideOr11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~9_combout\ = (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr11~9_combout\);

-- Location: LCCOMB_X17_Y15_N30
\cmos2_reg_config_inst|WideOr11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~11_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) $ (((!\cmos2_reg_config_inst|reg_index\(7)) # (!\cmos2_reg_config_inst|reg_index\(5)))))) # (!\cmos2_reg_config_inst|reg_index\(0) 
-- & (\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(7) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr11~11_combout\);

-- Location: LCCOMB_X17_Y16_N18
\cmos2_reg_config_inst|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~0_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (((!\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(3)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(3)) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr6~0_combout\);

-- Location: LCCOMB_X17_Y16_N24
\cmos2_reg_config_inst|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~1_combout\ = (!\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(7)) # (!\cmos2_reg_config_inst|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr6~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr6~1_combout\);

-- Location: LCCOMB_X17_Y16_N6
\cmos2_reg_config_inst|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~2_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr6~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\cmos2_reg_config_inst|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~3_combout\ = (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr6~3_combout\);

-- Location: LCCOMB_X17_Y16_N30
\cmos2_reg_config_inst|WideOr6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~4_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr6~4_combout\);

-- Location: LCCOMB_X17_Y16_N8
\cmos2_reg_config_inst|WideOr6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~5_combout\ = (\cmos2_reg_config_inst|WideOr6~3_combout\) # ((\cmos2_reg_config_inst|WideOr6~2_combout\) # ((\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|WideOr6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr6~3_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr6~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr6~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr6~5_combout\);

-- Location: LCCOMB_X17_Y16_N10
\cmos2_reg_config_inst|WideOr6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~6_combout\ = (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr6~1_combout\) # ((\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|WideOr6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr6~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr6~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr6~6_combout\);

-- Location: LCCOMB_X16_Y16_N0
\cmos2_reg_config_inst|WideOr5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~5_combout\ = (\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr5~5_combout\);

-- Location: LCCOMB_X16_Y16_N2
\cmos2_reg_config_inst|WideOr5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~6_combout\ = (\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|WideOr5~5_combout\ & !\cmos2_reg_config_inst|reg_index\(6))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr5~5_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr5~6_combout\);

-- Location: LCCOMB_X14_Y18_N8
\cmos2_reg_config_inst|WideOr5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~8_combout\ = (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr5~8_combout\);

-- Location: LCCOMB_X14_Y18_N30
\cmos2_reg_config_inst|WideOr5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~9_combout\ = ((\cmos2_reg_config_inst|WideOr5~12_combout\ & ((\cmos2_reg_config_inst|reg_index\(4)) # (\cmos2_reg_config_inst|WideOr5~8_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr5~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr5~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~9_combout\);

-- Location: LCCOMB_X16_Y19_N22
\cmos2_reg_config_inst|WideOr12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~17_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(6))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr12~17_combout\);

-- Location: LCCOMB_X22_Y17_N10
\cmos2_reg_config_inst|WideOr4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr4~2_combout\);

-- Location: LCCOMB_X16_Y18_N26
\cmos2_reg_config_inst|WideOr4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~12_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr4~12_combout\);

-- Location: LCCOMB_X16_Y18_N12
\cmos2_reg_config_inst|WideOr4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~13_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(2) $ (((\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr4~13_combout\);

-- Location: LCCOMB_X16_Y18_N30
\cmos2_reg_config_inst|WideOr4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~14_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr4~12_combout\) # ((\cmos2_reg_config_inst|WideOr4~13_combout\ & \cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr4~13_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr4~12_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr4~14_combout\);

-- Location: LCCOMB_X16_Y16_N12
\cmos2_reg_config_inst|WideOr3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~4_combout\ = (\cmos2_reg_config_inst|reg_index\(3)) # ((!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr3~4_combout\);

-- Location: LCCOMB_X16_Y16_N30
\cmos2_reg_config_inst|WideOr3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~5_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr3~5_combout\);

-- Location: LCCOMB_X13_Y15_N10
\cmos2_reg_config_inst|WideOr10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~3_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr10~3_combout\);

-- Location: LCCOMB_X14_Y15_N6
\cmos2_reg_config_inst|WideOr10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~15_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~15_combout\);

-- Location: LCCOMB_X14_Y15_N12
\cmos2_reg_config_inst|WideOr10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~18_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr10~18_combout\);

-- Location: LCCOMB_X14_Y15_N26
\cmos2_reg_config_inst|WideOr10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~19_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) $ (((\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(1)))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~19_combout\);

-- Location: LCCOMB_X14_Y15_N20
\cmos2_reg_config_inst|WideOr10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~20_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(6)) # (!\cmos2_reg_config_inst|WideOr10~18_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (\cmos2_reg_config_inst|WideOr10~19_combout\ & (!\cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr10~19_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr10~18_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~20_combout\);

-- Location: LCCOMB_X16_Y15_N16
\cmos2_reg_config_inst|WideOr10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~21_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~21_combout\);

-- Location: LCCOMB_X14_Y15_N30
\cmos2_reg_config_inst|WideOr10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~22_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr10~20_combout\ & (\cmos2_reg_config_inst|WideOr10~21_combout\)) # (!\cmos2_reg_config_inst|WideOr10~20_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr18~0_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr10~21_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr18~0_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~22_combout\);

-- Location: LCCOMB_X16_Y16_N22
\cmos2_reg_config_inst|WideOr14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~15_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((!\cmos2_reg_config_inst|reg_index\(0) & 
-- \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr14~15_combout\);

-- Location: LCCOMB_X18_Y17_N26
\cmos2_reg_config_inst|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~0_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr8~0_combout\);

-- Location: LCCOMB_X18_Y17_N20
\cmos2_reg_config_inst|WideOr8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~1_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr8~0_combout\ & (\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(4)) # 
-- (!\cmos2_reg_config_inst|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr8~0_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr8~1_combout\);

-- Location: LCCOMB_X18_Y17_N6
\cmos2_reg_config_inst|WideOr8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~2_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr8~1_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(7) & 
-- (\cmos2_reg_config_inst|WideOr8~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr8~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr8~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr8~2_combout\);

-- Location: LCCOMB_X21_Y17_N18
\cmos2_reg_config_inst|WideOr8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~3_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(2) & 
-- \cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr8~3_combout\);

-- Location: LCCOMB_X18_Y17_N8
\cmos2_reg_config_inst|WideOr8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~4_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(2) $ (((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr8~4_combout\);

-- Location: LCCOMB_X18_Y17_N18
\cmos2_reg_config_inst|WideOr8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~5_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) $ (((\cmos2_reg_config_inst|reg_index\(2)))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr8~5_combout\);

-- Location: LCCOMB_X18_Y17_N4
\cmos2_reg_config_inst|WideOr8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~6_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|WideOr8~4_combout\))) # (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr8~5_combout\,
	datac => \cmos2_reg_config_inst|WideOr8~4_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr8~6_combout\);

-- Location: LCCOMB_X18_Y17_N10
\cmos2_reg_config_inst|WideOr8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~7_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr8~7_combout\);

-- Location: LCCOMB_X18_Y17_N28
\cmos2_reg_config_inst|WideOr8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~8_combout\ = (\cmos2_reg_config_inst|WideOr8~6_combout\ & ((\cmos2_reg_config_inst|WideOr8~7_combout\) # ((!\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|WideOr8~6_combout\ & 
-- (((\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|WideOr8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr8~7_combout\,
	datab => \cmos2_reg_config_inst|WideOr8~6_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|WideOr8~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr8~8_combout\);

-- Location: LCCOMB_X18_Y17_N0
\cmos2_reg_config_inst|WideOr8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~9_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|WideOr8~2_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6) & (((!\cmos2_reg_config_inst|reg_index\(7) & 
-- \cmos2_reg_config_inst|WideOr8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr8~2_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr8~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr8~9_combout\);

-- Location: LCCOMB_X21_Y16_N4
\cmos2_reg_config_inst|WideOr15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~19_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr15~19_combout\);

-- Location: LCCOMB_X21_Y16_N30
\cmos2_reg_config_inst|WideOr15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~20_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|WideOr15~19_combout\ & \cmos2_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|WideOr15~19_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~20_combout\);

-- Location: LCCOMB_X18_Y18_N12
\cmos2_reg_config_inst|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~0_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(6))) # (!\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(6)) # (\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr20~0_combout\);

-- Location: LCCOMB_X19_Y17_N12
\cmos2_reg_config_inst|WideOr20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~1_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(1)) # ((\cmos2_reg_config_inst|reg_index\(6) & \cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr20~1_combout\);

-- Location: LCCOMB_X19_Y17_N18
\cmos2_reg_config_inst|WideOr20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~2_combout\ = (\cmos2_reg_config_inst|reg_index\(1)) # ((\cmos2_reg_config_inst|reg_index\(6)) # (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr20~2_combout\);

-- Location: LCCOMB_X19_Y17_N28
\cmos2_reg_config_inst|WideOr20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~3_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|WideOr20~1_combout\)) # (!\cmos2_reg_config_inst|reg_index\(5) & ((!\cmos2_reg_config_inst|WideOr20~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr20~1_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr20~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~3_combout\);

-- Location: LCCOMB_X19_Y18_N16
\cmos2_reg_config_inst|WideOr20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~4_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (((\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(6)))) # (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr20~4_combout\);

-- Location: LCCOMB_X18_Y18_N22
\cmos2_reg_config_inst|WideOr20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~5_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr20~3_combout\ & ((!\cmos2_reg_config_inst|WideOr20~4_combout\))) # (!\cmos2_reg_config_inst|WideOr20~3_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr20~0_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr20~0_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr20~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~5_combout\);

-- Location: LCCOMB_X19_Y17_N30
\cmos2_reg_config_inst|WideOr20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~6_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(5) $ (((!\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(4)))))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- ((\cmos2_reg_config_inst|reg_index\(5)) # ((\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr20~6_combout\);

-- Location: LCCOMB_X19_Y17_N24
\cmos2_reg_config_inst|WideOr20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~7_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((!\cmos2_reg_config_inst|reg_index\(2)))))) 
-- # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr20~7_combout\);

-- Location: LCCOMB_X19_Y17_N14
\cmos2_reg_config_inst|WideOr20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~8_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(6) & !\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)))))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(6) & ((!\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr20~8_combout\);

-- Location: LCCOMB_X19_Y17_N16
\cmos2_reg_config_inst|WideOr20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~9_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(3)) # ((!\cmos2_reg_config_inst|WideOr20~7_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|WideOr20~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr20~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~9_combout\);

-- Location: LCCOMB_X19_Y17_N2
\cmos2_reg_config_inst|WideOr20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~10_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(6))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(6) $ (((!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr20~10_combout\);

-- Location: LCCOMB_X19_Y17_N0
\cmos2_reg_config_inst|WideOr20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~11_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr20~9_combout\ & ((!\cmos2_reg_config_inst|WideOr20~10_combout\))) # (!\cmos2_reg_config_inst|WideOr20~9_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr20~6_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr20~6_combout\,
	datab => \cmos2_reg_config_inst|WideOr20~10_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr20~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~11_combout\);

-- Location: LCCOMB_X19_Y17_N26
\cmos2_reg_config_inst|WideOr20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~12_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- ((\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr20~12_combout\);

-- Location: LCCOMB_X19_Y17_N8
\cmos2_reg_config_inst|WideOr20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~13_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(6) $ (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(6) $ (!\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr20~13_combout\);

-- Location: LCCOMB_X19_Y17_N6
\cmos2_reg_config_inst|WideOr20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~14_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(6) $ (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr20~14_combout\);

-- Location: LCCOMB_X19_Y17_N20
\cmos2_reg_config_inst|WideOr20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~15_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(3)) # ((\cmos2_reg_config_inst|WideOr20~13_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr20~13_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~15_combout\);

-- Location: LCCOMB_X19_Y17_N10
\cmos2_reg_config_inst|WideOr20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~16_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr20~16_combout\);

-- Location: LCCOMB_X19_Y17_N4
\cmos2_reg_config_inst|WideOr20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~17_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr20~15_combout\ & (\cmos2_reg_config_inst|WideOr20~16_combout\)) # (!\cmos2_reg_config_inst|WideOr20~15_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr20~12_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr20~16_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr20~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~15_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~17_combout\);

-- Location: LCCOMB_X18_Y18_N0
\cmos2_reg_config_inst|WideOr20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~18_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|WideOr20~11_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr20~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~18_combout\);

-- Location: LCCOMB_X19_Y18_N10
\cmos2_reg_config_inst|WideOr20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~19_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(1) $ (((\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(3)))))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(4) $ (((!\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr20~19_combout\);

-- Location: LCCOMB_X19_Y18_N24
\cmos2_reg_config_inst|WideOr20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~20_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((!\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr20~20_combout\);

-- Location: LCCOMB_X17_Y18_N16
\cmos2_reg_config_inst|WideOr20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~21_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (((!\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) $ 
-- (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr20~21_combout\);

-- Location: LCCOMB_X18_Y18_N10
\cmos2_reg_config_inst|WideOr20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~22_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr20~20_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|WideOr20~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr20~21_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~22_combout\);

-- Location: LCCOMB_X18_Y18_N28
\cmos2_reg_config_inst|WideOr20~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~23_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(5) & ((!\cmos2_reg_config_inst|reg_index\(4)) # (!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr20~23_combout\);

-- Location: LCCOMB_X18_Y18_N26
\cmos2_reg_config_inst|WideOr20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~24_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr20~22_combout\ & (\cmos2_reg_config_inst|WideOr20~23_combout\)) # (!\cmos2_reg_config_inst|WideOr20~22_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr20~19_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr20~23_combout\,
	datac => \cmos2_reg_config_inst|WideOr20~19_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~22_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~24_combout\);

-- Location: LCCOMB_X18_Y18_N8
\cmos2_reg_config_inst|WideOr20~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr20~25_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr20~18_combout\ & (\cmos2_reg_config_inst|WideOr20~24_combout\)) # (!\cmos2_reg_config_inst|WideOr20~18_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr20~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr20~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr20~24_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr20~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr20~18_combout\,
	combout => \cmos2_reg_config_inst|WideOr20~25_combout\);

-- Location: LCCOMB_X13_Y17_N24
\cmos2_reg_config_inst|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~0_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(2) $ (!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~0_combout\);

-- Location: LCCOMB_X13_Y17_N18
\cmos2_reg_config_inst|WideOr21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~1_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(7) $ (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~1_combout\);

-- Location: LCCOMB_X13_Y17_N8
\cmos2_reg_config_inst|WideOr21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~2_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(0) & 
-- (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~2_combout\);

-- Location: LCCOMB_X13_Y17_N30
\cmos2_reg_config_inst|WideOr21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~3_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr21~1_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|WideOr21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr21~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~3_combout\);

-- Location: LCCOMB_X13_Y17_N28
\cmos2_reg_config_inst|WideOr21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~4_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- ((\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~4_combout\);

-- Location: LCCOMB_X13_Y17_N2
\cmos2_reg_config_inst|WideOr21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~5_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr21~3_combout\ & ((\cmos2_reg_config_inst|WideOr21~4_combout\))) # (!\cmos2_reg_config_inst|WideOr21~3_combout\ & 
-- (\cmos2_reg_config_inst|WideOr21~0_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr21~0_combout\,
	datac => \cmos2_reg_config_inst|WideOr21~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~5_combout\);

-- Location: LCCOMB_X16_Y17_N12
\cmos2_reg_config_inst|WideOr21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~6_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (((\cmos2_reg_config_inst|reg_index\(6) & \cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(6) $ (((\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr21~6_combout\);

-- Location: LCCOMB_X13_Y17_N0
\cmos2_reg_config_inst|WideOr21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~7_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(1)))))) # 
-- (!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~7_combout\);

-- Location: LCCOMB_X13_Y17_N10
\cmos2_reg_config_inst|WideOr21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~8_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((!\cmos2_reg_config_inst|reg_index\(5) & 
-- \cmos2_reg_config_inst|WideOr21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr21~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~8_combout\);

-- Location: LCCOMB_X13_Y17_N16
\cmos2_reg_config_inst|WideOr21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~9_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(0) $ (!\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr21~9_combout\);

-- Location: LCCOMB_X13_Y17_N6
\cmos2_reg_config_inst|WideOr21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~10_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr21~8_combout\ & (\cmos2_reg_config_inst|WideOr21~9_combout\)) # (!\cmos2_reg_config_inst|WideOr21~8_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr21~6_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr21~9_combout\,
	datac => \cmos2_reg_config_inst|WideOr21~6_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~10_combout\);

-- Location: LCCOMB_X16_Y17_N30
\cmos2_reg_config_inst|WideOr21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~11_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- ((\cmos2_reg_config_inst|reg_index\(5)) # ((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~11_combout\);

-- Location: LCCOMB_X16_Y17_N0
\cmos2_reg_config_inst|WideOr21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~12_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~12_combout\);

-- Location: LCCOMB_X16_Y17_N22
\cmos2_reg_config_inst|WideOr21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~13_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) $ (((!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1)))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(1) $ (((\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~13_combout\);

-- Location: LCCOMB_X16_Y17_N16
\cmos2_reg_config_inst|WideOr21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~14_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(7) & 
-- ((!\cmos2_reg_config_inst|WideOr21~12_combout\))) # (!\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|WideOr21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr21~13_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~14_combout\);

-- Location: LCCOMB_X16_Y17_N18
\cmos2_reg_config_inst|WideOr21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~15_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~15_combout\);

-- Location: LCCOMB_X16_Y17_N8
\cmos2_reg_config_inst|WideOr21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~16_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr21~14_combout\ & (\cmos2_reg_config_inst|WideOr21~15_combout\)) # (!\cmos2_reg_config_inst|WideOr21~14_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr21~11_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr21~15_combout\,
	datac => \cmos2_reg_config_inst|WideOr21~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~16_combout\);

-- Location: LCCOMB_X16_Y17_N10
\cmos2_reg_config_inst|WideOr21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~17_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|WideOr21~10_combout\))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|WideOr21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr21~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~17_combout\);

-- Location: LCCOMB_X13_Y17_N4
\cmos2_reg_config_inst|WideOr21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~18_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(2) 
-- & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~18_combout\);

-- Location: LCCOMB_X13_Y17_N22
\cmos2_reg_config_inst|WideOr21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~19_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~19_combout\);

-- Location: LCCOMB_X13_Y17_N12
\cmos2_reg_config_inst|WideOr21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~20_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(7) $ (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~20_combout\);

-- Location: LCCOMB_X13_Y17_N26
\cmos2_reg_config_inst|WideOr21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~21_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr21~19_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr21~19_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~21_combout\);

-- Location: LCCOMB_X13_Y17_N20
\cmos2_reg_config_inst|WideOr21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~22_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr21~22_combout\);

-- Location: LCCOMB_X13_Y17_N14
\cmos2_reg_config_inst|WideOr21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~23_combout\ = (\cmos2_reg_config_inst|WideOr21~21_combout\ & (((\cmos2_reg_config_inst|WideOr21~22_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6)))) # (!\cmos2_reg_config_inst|WideOr21~21_combout\ & 
-- (\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|WideOr21~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr21~21_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr21~18_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~22_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~23_combout\);

-- Location: LCCOMB_X16_Y17_N28
\cmos2_reg_config_inst|WideOr21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr21~24_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr21~17_combout\ & ((\cmos2_reg_config_inst|WideOr21~23_combout\))) # (!\cmos2_reg_config_inst|WideOr21~17_combout\ & 
-- (\cmos2_reg_config_inst|WideOr21~5_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr21~5_combout\,
	datac => \cmos2_reg_config_inst|WideOr21~23_combout\,
	datad => \cmos2_reg_config_inst|WideOr21~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr21~24_combout\);

-- Location: LCCOMB_X14_Y17_N4
\cmos2_reg_config_inst|WideOr18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~1_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr18~1_combout\);

-- Location: LCCOMB_X17_Y17_N26
\cmos2_reg_config_inst|WideOr18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~2_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((!\cmos2_reg_config_inst|reg_index\(5)))))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(7) & ((!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3)) 
-- # (\cmos2_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr18~2_combout\);

-- Location: LCCOMB_X14_Y17_N2
\cmos2_reg_config_inst|WideOr18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~3_combout\ = (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|WideOr18~1_combout\)) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|WideOr18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr18~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~3_combout\);

-- Location: LCCOMB_X14_Y17_N8
\cmos2_reg_config_inst|WideOr18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~4_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(7) $ (((\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr18~4_combout\);

-- Location: LCCOMB_X14_Y17_N18
\cmos2_reg_config_inst|WideOr18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~5_combout\ = (\cmos2_reg_config_inst|WideOr18~3_combout\) # ((\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|WideOr18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr18~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~5_combout\);

-- Location: LCCOMB_X21_Y17_N0
\cmos2_reg_config_inst|WideOr18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~6_combout\ = (\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(7)) # (!\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~6_combout\);

-- Location: LCCOMB_X21_Y17_N2
\cmos2_reg_config_inst|WideOr18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~7_combout\ = (\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~7_combout\);

-- Location: LCCOMB_X21_Y17_N28
\cmos2_reg_config_inst|WideOr18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~8_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(7))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(7)) # (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~8_combout\);

-- Location: LCCOMB_X21_Y17_N10
\cmos2_reg_config_inst|WideOr18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~9_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|WideOr18~7_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|WideOr18~8_combout\ & (!\cmos2_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr18~8_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr18~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~9_combout\);

-- Location: LCCOMB_X21_Y17_N4
\cmos2_reg_config_inst|WideOr18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~10_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~10_combout\);

-- Location: LCCOMB_X21_Y17_N22
\cmos2_reg_config_inst|WideOr18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~11_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr18~9_combout\ & ((\cmos2_reg_config_inst|WideOr18~10_combout\))) # (!\cmos2_reg_config_inst|WideOr18~9_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr18~6_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr18~6_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr18~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~11_combout\);

-- Location: LCCOMB_X19_Y17_N22
\cmos2_reg_config_inst|WideOr18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~12_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3)) # (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(2) $ ((\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~12_combout\);

-- Location: LCCOMB_X21_Y17_N8
\cmos2_reg_config_inst|WideOr18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~13_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~13_combout\);

-- Location: LCCOMB_X21_Y17_N6
\cmos2_reg_config_inst|WideOr18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~14_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(1) $ ((!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(2) & 
-- ((!\cmos2_reg_config_inst|reg_index\(3)))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~14_combout\);

-- Location: LCCOMB_X21_Y17_N16
\cmos2_reg_config_inst|WideOr18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~15_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (((\cmos2_reg_config_inst|WideOr18~13_combout\) # (\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|WideOr18~14_combout\ & ((!\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr18~14_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr18~13_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr18~15_combout\);

-- Location: LCCOMB_X21_Y17_N14
\cmos2_reg_config_inst|WideOr18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~16_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) & 
-- !\cmos2_reg_config_inst|reg_index\(7))))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~16_combout\);

-- Location: LCCOMB_X21_Y17_N12
\cmos2_reg_config_inst|WideOr18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~17_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr18~15_combout\ & ((\cmos2_reg_config_inst|WideOr18~16_combout\))) # (!\cmos2_reg_config_inst|WideOr18~15_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr18~12_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr18~12_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr18~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~15_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~17_combout\);

-- Location: LCCOMB_X21_Y17_N26
\cmos2_reg_config_inst|WideOr18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~18_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr18~11_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr18~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~18_combout\);

-- Location: LCCOMB_X18_Y17_N24
\cmos2_reg_config_inst|WideOr18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~19_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(1) & 
-- \cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(1)) # ((!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~19_combout\);

-- Location: LCCOMB_X16_Y17_N24
\cmos2_reg_config_inst|WideOr18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~20_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr18~20_combout\);

-- Location: LCCOMB_X16_Y17_N14
\cmos2_reg_config_inst|WideOr18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~21_combout\ = (\cmos2_reg_config_inst|WideOr18~24_combout\ & ((\cmos2_reg_config_inst|WideOr18~20_combout\) # ((!\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|WideOr18~24_combout\ & 
-- (((\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|WideOr18~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr18~24_combout\,
	datab => \cmos2_reg_config_inst|WideOr18~20_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr18~19_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~21_combout\);

-- Location: LCCOMB_X21_Y17_N20
\cmos2_reg_config_inst|WideOr18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~22_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr18~18_combout\ & (\cmos2_reg_config_inst|WideOr18~21_combout\)) # (!\cmos2_reg_config_inst|WideOr18~18_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr18~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr18~21_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr18~18_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~5_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~22_combout\);

-- Location: LCCOMB_X18_Y18_N24
\cmos2_reg_config_inst|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~0_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (((!\cmos2_reg_config_inst|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|Add1~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~0_combout\);

-- Location: LCCOMB_X17_Y18_N26
\cmos2_reg_config_inst|WideOr17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~1_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr17~1_combout\);

-- Location: LCCOMB_X18_Y18_N2
\cmos2_reg_config_inst|WideOr17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr17~0_combout\))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (\cmos2_reg_config_inst|WideOr17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr17~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~2_combout\);

-- Location: LCCOMB_X18_Y18_N4
\cmos2_reg_config_inst|WideOr17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~3_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (((\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(5)))) 
-- # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr17~3_combout\);

-- Location: LCCOMB_X18_Y18_N30
\cmos2_reg_config_inst|WideOr17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~4_combout\ = (\cmos2_reg_config_inst|WideOr17~2_combout\) # ((\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr17~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~4_combout\);

-- Location: LCCOMB_X19_Y18_N26
\cmos2_reg_config_inst|WideOr17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~5_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) $ (((!\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(7)))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(7) $ (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr17~5_combout\);

-- Location: LCCOMB_X18_Y18_N16
\cmos2_reg_config_inst|WideOr17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~6_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(7) & !\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- ((!\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(7)))))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr17~6_combout\);

-- Location: LCCOMB_X18_Y18_N18
\cmos2_reg_config_inst|WideOr17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~7_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(7))))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(7) $ (((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr17~7_combout\);

-- Location: LCCOMB_X19_Y18_N12
\cmos2_reg_config_inst|WideOr17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~8_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|WideOr17~6_combout\)) 
-- # (!\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|WideOr17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|WideOr17~6_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~8_combout\);

-- Location: LCCOMB_X18_Y18_N20
\cmos2_reg_config_inst|WideOr17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~9_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr17~9_combout\);

-- Location: LCCOMB_X19_Y18_N6
\cmos2_reg_config_inst|WideOr17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~10_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr17~8_combout\ & (\cmos2_reg_config_inst|WideOr17~9_combout\)) # (!\cmos2_reg_config_inst|WideOr17~8_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr17~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|WideOr17~9_combout\,
	datac => \cmos2_reg_config_inst|WideOr17~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~10_combout\);

-- Location: LCCOMB_X19_Y18_N4
\cmos2_reg_config_inst|WideOr17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~11_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(5)) # ((!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(3) $ 
-- (((\cmos2_reg_config_inst|reg_index\(5)) # (\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr17~11_combout\);

-- Location: LCCOMB_X19_Y18_N14
\cmos2_reg_config_inst|WideOr17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~12_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(7) $ (!\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr17~12_combout\);

-- Location: LCCOMB_X18_Y18_N14
\cmos2_reg_config_inst|WideOr17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~13_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(3)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) $ (((\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr17~13_combout\);

-- Location: LCCOMB_X19_Y18_N20
\cmos2_reg_config_inst|WideOr17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~14_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|WideOr17~12_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|WideOr17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr17~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~14_combout\);

-- Location: LCCOMB_X19_Y18_N22
\cmos2_reg_config_inst|WideOr17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~15_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(5)) # (\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(7) $ 
-- (((\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr17~15_combout\);

-- Location: LCCOMB_X19_Y18_N8
\cmos2_reg_config_inst|WideOr17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~16_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|WideOr17~14_combout\ & (\cmos2_reg_config_inst|WideOr17~15_combout\)) # (!\cmos2_reg_config_inst|WideOr17~14_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr17~11_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(0) & (((\cmos2_reg_config_inst|WideOr17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr17~15_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr17~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~16_combout\);

-- Location: LCCOMB_X19_Y18_N2
\cmos2_reg_config_inst|WideOr17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~17_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr17~10_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|WideOr17~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr17~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~17_combout\);

-- Location: LCCOMB_X18_Y17_N30
\cmos2_reg_config_inst|WideOr17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~18_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(3)) # ((\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(2) $ (((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr17~18_combout\);

-- Location: LCCOMB_X17_Y16_N20
\cmos2_reg_config_inst|WideOr17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~19_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr14~12_combout\) # ((!\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|WideOr17~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr14~12_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr17~18_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~19_combout\);

-- Location: LCCOMB_X18_Y18_N6
\cmos2_reg_config_inst|WideOr17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr17~20_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr17~17_combout\ & (\cmos2_reg_config_inst|WideOr17~19_combout\)) # (!\cmos2_reg_config_inst|WideOr17~17_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr17~4_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr17~19_combout\,
	datac => \cmos2_reg_config_inst|WideOr17~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr17~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr17~20_combout\);

-- Location: LCCOMB_X21_Y15_N26
\cmos2_reg_config_inst|WideOr14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~19_combout\ = (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr14~19_combout\);

-- Location: LCCOMB_X21_Y15_N28
\cmos2_reg_config_inst|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~0_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(6)))))) # 
-- (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(6)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr16~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\cmos2_reg_config_inst|WideOr16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~1_combout\ = (\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr16~1_combout\);

-- Location: LCCOMB_X21_Y15_N20
\cmos2_reg_config_inst|WideOr16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~2_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|WideOr16~0_combout\)) # (!\cmos2_reg_config_inst|reg_index\(3) & ((!\cmos2_reg_config_inst|WideOr16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr16~0_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr16~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~2_combout\);

-- Location: LCCOMB_X21_Y15_N14
\cmos2_reg_config_inst|WideOr16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~3_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((!\cmos2_reg_config_inst|reg_index\(4) & 
-- \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr16~3_combout\);

-- Location: LCCOMB_X21_Y15_N4
\cmos2_reg_config_inst|WideOr16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~4_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr16~2_combout\ & (\cmos2_reg_config_inst|WideOr16~3_combout\)) # (!\cmos2_reg_config_inst|WideOr16~2_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr14~19_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr16~3_combout\,
	datac => \cmos2_reg_config_inst|WideOr14~19_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~4_combout\);

-- Location: LCCOMB_X18_Y15_N26
\cmos2_reg_config_inst|WideOr16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~5_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr16~5_combout\);

-- Location: LCCOMB_X18_Y15_N8
\cmos2_reg_config_inst|WideOr16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~6_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(4) & !\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (((\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr16~6_combout\);

-- Location: LCCOMB_X18_Y15_N18
\cmos2_reg_config_inst|WideOr16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~7_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|reg_index\(1) $ (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr16~7_combout\);

-- Location: LCCOMB_X18_Y15_N20
\cmos2_reg_config_inst|WideOr16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~8_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|WideOr16~6_combout\)) 
-- # (!\cmos2_reg_config_inst|reg_index\(7) & ((!\cmos2_reg_config_inst|WideOr16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr16~6_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~8_combout\);

-- Location: LCCOMB_X18_Y15_N14
\cmos2_reg_config_inst|WideOr16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~9_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr16~9_combout\);

-- Location: LCCOMB_X18_Y15_N12
\cmos2_reg_config_inst|WideOr16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~10_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr16~8_combout\ & (\cmos2_reg_config_inst|WideOr16~9_combout\)) # (!\cmos2_reg_config_inst|WideOr16~8_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr16~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr16~9_combout\,
	datac => \cmos2_reg_config_inst|WideOr16~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~10_combout\);

-- Location: LCCOMB_X18_Y15_N30
\cmos2_reg_config_inst|WideOr16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~11_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (((!\cmos2_reg_config_inst|reg_index\(7)) # (!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(3)) 
-- # ((\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr16~11_combout\);

-- Location: LCCOMB_X18_Y15_N24
\cmos2_reg_config_inst|WideOr16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~12_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(7)) # (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr16~12_combout\);

-- Location: LCCOMB_X18_Y15_N10
\cmos2_reg_config_inst|WideOr16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~13_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|WideOr16~11_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|reg_index\(4) & ((!\cmos2_reg_config_inst|WideOr16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr16~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~13_combout\);

-- Location: LCCOMB_X21_Y15_N30
\cmos2_reg_config_inst|WideOr16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~14_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(7) & !\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr16~14_combout\);

-- Location: LCCOMB_X21_Y15_N12
\cmos2_reg_config_inst|WideOr16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~15_combout\ = (\cmos2_reg_config_inst|WideOr16~13_combout\) # ((!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|WideOr16~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr16~14_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~15_combout\);

-- Location: LCCOMB_X21_Y15_N6
\cmos2_reg_config_inst|WideOr16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~16_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|WideOr16~10_combout\)) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|WideOr16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|WideOr16~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~15_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~16_combout\);

-- Location: LCCOMB_X21_Y15_N16
\cmos2_reg_config_inst|WideOr16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~17_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(4) $ (((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(6)))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr16~17_combout\);

-- Location: LCCOMB_X21_Y15_N10
\cmos2_reg_config_inst|WideOr16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~18_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((!\cmos2_reg_config_inst|reg_index\(6)) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr16~18_combout\);

-- Location: LCCOMB_X21_Y15_N24
\cmos2_reg_config_inst|WideOr16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~19_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|reg_index\(4)) # (\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(4) & !\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr16~19_combout\);

-- Location: LCCOMB_X21_Y15_N22
\cmos2_reg_config_inst|WideOr16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~20_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|WideOr16~18_combout\)) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr16~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr16~18_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr16~19_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~20_combout\);

-- Location: LCCOMB_X21_Y15_N8
\cmos2_reg_config_inst|WideOr16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~21_combout\ = (!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr16~21_combout\);

-- Location: LCCOMB_X21_Y15_N18
\cmos2_reg_config_inst|WideOr16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~22_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr16~20_combout\ & (\cmos2_reg_config_inst|WideOr16~21_combout\)) # (!\cmos2_reg_config_inst|WideOr16~20_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr16~17_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr16~21_combout\,
	datac => \cmos2_reg_config_inst|WideOr16~20_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~22_combout\);

-- Location: LCCOMB_X21_Y15_N0
\cmos2_reg_config_inst|WideOr16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr16~23_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr16~16_combout\ & (\cmos2_reg_config_inst|WideOr16~22_combout\)) # (!\cmos2_reg_config_inst|WideOr16~16_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr16~4_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr16~22_combout\,
	datac => \cmos2_reg_config_inst|WideOr16~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr16~16_combout\,
	combout => \cmos2_reg_config_inst|WideOr16~23_combout\);

-- Location: LCCOMB_X18_Y19_N28
\cmos2_reg_config_inst|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~0_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr19~0_combout\);

-- Location: LCCOMB_X18_Y19_N10
\cmos2_reg_config_inst|WideOr19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~1_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (((\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) $ 
-- (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr19~1_combout\);

-- Location: LCCOMB_X18_Y19_N20
\cmos2_reg_config_inst|WideOr19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~2_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2) $ (!\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr19~2_combout\);

-- Location: LCCOMB_X18_Y19_N2
\cmos2_reg_config_inst|WideOr19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~3_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3) & 
-- ((!\cmos2_reg_config_inst|WideOr19~1_combout\))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|WideOr19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr19~2_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr19~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~3_combout\);

-- Location: LCCOMB_X18_Y19_N24
\cmos2_reg_config_inst|WideOr19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~4_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr19~4_combout\);

-- Location: LCCOMB_X18_Y19_N30
\cmos2_reg_config_inst|WideOr19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~5_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr19~3_combout\ & (\cmos2_reg_config_inst|WideOr19~4_combout\)) # (!\cmos2_reg_config_inst|WideOr19~3_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr19~0_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr19~4_combout\,
	datac => \cmos2_reg_config_inst|WideOr19~0_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~5_combout\);

-- Location: LCCOMB_X17_Y18_N28
\cmos2_reg_config_inst|WideOr19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~6_combout\ = (\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~6_combout\);

-- Location: LCCOMB_X17_Y18_N10
\cmos2_reg_config_inst|WideOr19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~7_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2) $ (!\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(3)) # ((!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~7_combout\);

-- Location: LCCOMB_X17_Y18_N0
\cmos2_reg_config_inst|WideOr19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~8_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|WideOr19~7_combout\)) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((!\cmos2_reg_config_inst|WideOr19~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr19~7_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr19~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~8_combout\);

-- Location: LCCOMB_X17_Y18_N18
\cmos2_reg_config_inst|WideOr19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~9_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~9_combout\);

-- Location: LCCOMB_X17_Y18_N4
\cmos2_reg_config_inst|WideOr19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~10_combout\ = (\cmos2_reg_config_inst|WideOr19~8_combout\) # ((\cmos2_reg_config_inst|WideOr19~9_combout\ & !\cmos2_reg_config_inst|reg_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|WideOr19~9_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr19~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~10_combout\);

-- Location: LCCOMB_X18_Y19_N12
\cmos2_reg_config_inst|WideOr19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~11_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr19~11_combout\);

-- Location: LCCOMB_X18_Y19_N14
\cmos2_reg_config_inst|WideOr19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~12_combout\ = (\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(3) $ (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr19~12_combout\);

-- Location: LCCOMB_X18_Y19_N0
\cmos2_reg_config_inst|WideOr19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~13_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr19~13_combout\);

-- Location: LCCOMB_X18_Y19_N6
\cmos2_reg_config_inst|WideOr19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~14_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((!\cmos2_reg_config_inst|WideOr19~12_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr19~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr19~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~14_combout\);

-- Location: LCCOMB_X18_Y19_N8
\cmos2_reg_config_inst|WideOr19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~15_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~15_combout\);

-- Location: LCCOMB_X18_Y19_N18
\cmos2_reg_config_inst|WideOr19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~16_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr19~14_combout\ & ((!\cmos2_reg_config_inst|WideOr19~15_combout\))) # (!\cmos2_reg_config_inst|WideOr19~14_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr19~11_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr19~11_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr19~15_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~16_combout\);

-- Location: LCCOMB_X17_Y18_N2
\cmos2_reg_config_inst|WideOr19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~17_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr19~10_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr19~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~16_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~17_combout\);

-- Location: LCCOMB_X17_Y18_N8
\cmos2_reg_config_inst|WideOr19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~18_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) $ ((\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr19~18_combout\);

-- Location: LCCOMB_X17_Y18_N22
\cmos2_reg_config_inst|WideOr19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~19_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(3) $ (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2)))))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0) $ (!\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~19_combout\);

-- Location: LCCOMB_X17_Y18_N24
\cmos2_reg_config_inst|WideOr19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~20_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0) $ (!\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr19~20_combout\);

-- Location: LCCOMB_X17_Y18_N6
\cmos2_reg_config_inst|WideOr19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~21_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|WideOr19~19_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr19~19_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~21_combout\);

-- Location: LCCOMB_X17_Y18_N20
\cmos2_reg_config_inst|WideOr19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~22_combout\ = (!\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr19~22_combout\);

-- Location: LCCOMB_X17_Y18_N30
\cmos2_reg_config_inst|WideOr19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~23_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr19~21_combout\ & (\cmos2_reg_config_inst|WideOr19~22_combout\)) # (!\cmos2_reg_config_inst|WideOr19~21_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr19~18_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr19~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr19~22_combout\,
	datac => \cmos2_reg_config_inst|WideOr19~18_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~21_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~23_combout\);

-- Location: LCCOMB_X17_Y18_N12
\cmos2_reg_config_inst|WideOr19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr19~24_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr19~17_combout\ & (\cmos2_reg_config_inst|WideOr19~23_combout\)) # (!\cmos2_reg_config_inst|WideOr19~17_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr19~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr19~23_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr19~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr19~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr19~24_combout\);

-- Location: LCCOMB_X21_Y18_N14
\cmos2_reg_config_inst|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~3_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr0~3_combout\);

-- Location: LCCOMB_X21_Y18_N0
\cmos2_reg_config_inst|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~4_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr0~4_combout\);

-- Location: LCCOMB_X21_Y18_N22
\cmos2_reg_config_inst|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~5_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr0~3_combout\) # ((!\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|WideOr0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr0~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr0~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr0~5_combout\);

-- Location: LCCOMB_X21_Y18_N20
\cmos2_reg_config_inst|WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~6_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(0) $ (((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr0~6_combout\);

-- Location: LCCOMB_X21_Y18_N18
\cmos2_reg_config_inst|WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~7_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr0~6_combout\)) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr0~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr0~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr0~7_combout\);

-- Location: LCCOMB_X21_Y18_N4
\cmos2_reg_config_inst|WideOr0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~8_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr0~7_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr0~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr0~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr0~8_combout\);

-- Location: LCCOMB_X21_Y18_N16
\cmos2_reg_config_inst|WideOr0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~9_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((!\cmos2_reg_config_inst|reg_index\(6)) # (!\cmos2_reg_config_inst|WideOr0~8_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|WideOr0~1_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr0~1_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr0~8_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr0~9_combout\);

-- Location: LCCOMB_X21_Y18_N2
\cmos2_reg_config_inst|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr2~0_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(6) $ (!\cmos2_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr2~0_combout\);

-- Location: LCCOMB_X21_Y18_N24
\cmos2_reg_config_inst|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr2~1_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) $ 
-- (((\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr2~1_combout\);

-- Location: LCCOMB_X21_Y18_N26
\cmos2_reg_config_inst|WideOr2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr2~2_combout\ = \cmos2_reg_config_inst|reg_index\(7) $ (((\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|WideOr2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|WideOr2~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr2~2_combout\);

-- Location: LCCOMB_X21_Y18_N6
\cmos2_reg_config_inst|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr2~3_combout\ = ((\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|WideOr2~2_combout\)) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr2~2_combout\) # 
-- (!\cmos2_reg_config_inst|WideOr0~4_combout\)))) # (!\cmos2_reg_config_inst|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr2~0_combout\,
	datac => \cmos2_reg_config_inst|WideOr2~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr0~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr2~3_combout\);

-- Location: LCCOMB_X21_Y18_N8
\cmos2_reg_config_inst|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr1~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr0~1_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (!\cmos2_reg_config_inst|WideOr0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr0~5_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr0~1_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr1~2_combout\);

-- Location: LCCOMB_X17_Y16_N2
\cmos2_reg_config_inst|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr1~3_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(0) $ (((\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr1~3_combout\);

-- Location: LCCOMB_X21_Y18_N10
\cmos2_reg_config_inst|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr1~4_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr1~3_combout\)) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr0~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr1~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr1~4_combout\);

-- Location: FF_X28_Y17_N13
\u6|command1|command_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(1));

-- Location: LCCOMB_X26_Y13_N12
\u6|rWR1_ADDR[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~18_combout\ = (!\u6|rWR1_ADDR\(20) & !\u6|rWR1_ADDR\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|rWR1_ADDR\(20),
	datad => \u6|rWR1_ADDR\(21),
	combout => \u6|rWR1_ADDR[15]~18_combout\);

-- Location: LCCOMB_X28_Y14_N26
\u6|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan4~0_combout\ = (!\u6|rRD2_ADDR\(11) & (((!\u6|rRD2_ADDR\(9) & !\u6|rRD2_ADDR\(8))) # (!\u6|rRD2_ADDR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(10),
	datab => \u6|rRD2_ADDR\(9),
	datac => \u6|rRD2_ADDR\(8),
	datad => \u6|rRD2_ADDR\(11),
	combout => \u6|LessThan4~0_combout\);

-- Location: LCCOMB_X28_Y14_N4
\u6|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan4~1_combout\ = ((\u6|LessThan4~0_combout\) # (!\u6|rRD2_ADDR\(13))) # (!\u6|rRD2_ADDR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(12),
	datac => \u6|LessThan4~0_combout\,
	datad => \u6|rRD2_ADDR\(13),
	combout => \u6|LessThan4~1_combout\);

-- Location: LCCOMB_X28_Y14_N22
\u6|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan4~2_combout\ = ((!\u6|rRD2_ADDR\(15) & (!\u6|rRD2_ADDR\(14) & \u6|LessThan4~1_combout\))) # (!\u6|rRD2_ADDR\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(15),
	datab => \u6|rRD2_ADDR\(14),
	datac => \u6|LessThan4~1_combout\,
	datad => \u6|rRD2_ADDR\(16),
	combout => \u6|LessThan4~2_combout\);

-- Location: LCCOMB_X30_Y19_N0
\u6|rWR2_ADDR[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~17_combout\ = (!\u6|rWR2_ADDR\(22) & (!\u6|rWR2_ADDR\(21) & ((\COMS2_VSYNC_REG1~q\) # (!\COMS2_VSYNC_REG2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(22),
	datab => \COMS2_VSYNC_REG2~q\,
	datac => \COMS2_VSYNC_REG1~q\,
	datad => \u6|rWR2_ADDR\(21),
	combout => \u6|rWR2_ADDR[19]~17_combout\);

-- Location: LCCOMB_X26_Y13_N22
\u6|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan3~0_combout\ = (!\u6|rRD1_ADDR\(14)) # (!\u6|rRD1_ADDR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|rRD1_ADDR\(15),
	datad => \u6|rRD1_ADDR\(14),
	combout => \u6|LessThan3~0_combout\);

-- Location: LCCOMB_X28_Y15_N24
\u6|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan3~1_combout\ = (!\u6|rRD1_ADDR\(11) & (((!\u6|rRD1_ADDR\(10)) # (!\u6|rRD1_ADDR\(9))) # (!\u6|rRD1_ADDR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(8),
	datab => \u6|rRD1_ADDR\(9),
	datac => \u6|rRD1_ADDR\(10),
	datad => \u6|rRD1_ADDR\(11),
	combout => \u6|LessThan3~1_combout\);

-- Location: LCCOMB_X26_Y13_N0
\u6|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan3~2_combout\ = (\u6|LessThan3~0_combout\) # ((!\u6|rRD1_ADDR\(13) & ((\u6|LessThan3~1_combout\) # (!\u6|rRD1_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(13),
	datab => \u6|LessThan3~1_combout\,
	datac => \u6|LessThan3~0_combout\,
	datad => \u6|rRD1_ADDR\(12),
	combout => \u6|LessThan3~2_combout\);

-- Location: LCCOMB_X26_Y13_N18
\u6|rRD1_ADDR[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[20]~17_combout\ = ((!\u6|rRD1_ADDR\(17) & (\u6|LessThan3~2_combout\ & !\u6|rRD1_ADDR\(16)))) # (!\u6|rRD1_ADDR\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(17),
	datab => \u6|LessThan3~2_combout\,
	datac => \u6|rRD1_ADDR\(18),
	datad => \u6|rRD1_ADDR\(16),
	combout => \u6|rRD1_ADDR[20]~17_combout\);

-- Location: LCCOMB_X25_Y16_N8
\u6|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Selector1~0_combout\ = (\u6|Equal2~0_combout\ & (((\u6|ST\(1)) # (!\u6|ST\(0))) # (!\u6|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~2_combout\,
	datab => \u6|ST\(0),
	datac => \u6|Equal2~0_combout\,
	datad => \u6|ST\(1),
	combout => \u6|Selector1~0_combout\);

-- Location: LCCOMB_X28_Y17_N18
\u6|control1|REF_REQ~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|REF_REQ~1_combout\ = (\u6|command1|REF_ACK~q\) # (\u6|control1|INIT_REQ~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|REF_ACK~q\,
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|control1|REF_REQ~1_combout\);

-- Location: LCCOMB_X22_Y7_N30
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X18_Y8_N27
\u1_CMOS_Capture|Frame_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Frame_Cont[3]~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Frame_Cont\(3));

-- Location: FF_X18_Y8_N7
\u1_CMOS_Capture|mCMOS_VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|mCMOS_VSYNC~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|mCMOS_VSYNC~q\);

-- Location: FF_X29_Y8_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: FF_X28_Y23_N23
\u2_CMOS_Capture|Frame_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Frame_Cont[3]~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Frame_Cont\(3));

-- Location: FF_X28_Y23_N29
\u2_CMOS_Capture|Frame_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Frame_Cont[2]~3_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Frame_Cont\(2));

-- Location: FF_X32_Y23_N23
\u2_CMOS_Capture|mCMOS_VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u2_CMOS_Capture|mCMOS_VSYNC~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|mCMOS_VSYNC~q\);

-- Location: LCCOMB_X28_Y23_N6
\u2_CMOS_Capture|Frame_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_valid~0_combout\ = (\CMOS2_VSYNC~input_o\ & (\u2_CMOS_Capture|mCMOS_VSYNC~q\ & \cmos2_reg_config_inst|reg_conf_done_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS2_VSYNC~input_o\,
	datac => \u2_CMOS_Capture|mCMOS_VSYNC~q\,
	datad => \cmos2_reg_config_inst|reg_conf_done_reg~q\,
	combout => \u2_CMOS_Capture|Frame_valid~0_combout\);

-- Location: LCCOMB_X28_Y23_N10
\u2_CMOS_Capture|Frame_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_valid~1_combout\ = (\u2_CMOS_Capture|Frame_valid~0_combout\ & (\u2_CMOS_Capture|Frame_Cont\(3) & (\u2_CMOS_Capture|Frame_Cont\(2)))) # (!\u2_CMOS_Capture|Frame_valid~0_combout\ & (((\u2_CMOS_Capture|Frame_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|Frame_Cont\(3),
	datab => \u2_CMOS_Capture|Frame_Cont\(2),
	datac => \u2_CMOS_Capture|Frame_valid~q\,
	datad => \u2_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u2_CMOS_Capture|Frame_valid~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & (\u2_CMOS_Capture|CMOS_oCLK~q\ & (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ 
-- & !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datab => \u2_CMOS_Capture|CMOS_oCLK~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: FF_X29_Y19_N27
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: FF_X28_Y17_N5
\u6|command1|command_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(2));

-- Location: LCCOMB_X28_Y17_N12
\u6|command1|command_delay~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~3_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(2)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|rw_flag~0_combout\,
	datac => \u6|command1|command_delay\(2),
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~3_combout\);

-- Location: FF_X18_Y8_N11
\u1_CMOS_Capture|Frame_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Frame_Cont[1]~5_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Frame_Cont\(1));

-- Location: LCCOMB_X18_Y8_N18
\u1_CMOS_Capture|Frame_Cont[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[3]~0_combout\ = (\u1_CMOS_Capture|Frame_Cont\(2) & \u1_CMOS_Capture|Frame_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1_CMOS_Capture|Frame_Cont\(2),
	datad => \u1_CMOS_Capture|Frame_Cont\(0),
	combout => \u1_CMOS_Capture|Frame_Cont[3]~0_combout\);

-- Location: LCCOMB_X18_Y8_N26
\u1_CMOS_Capture|Frame_Cont[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[3]~1_combout\ = (\u1_CMOS_Capture|Frame_Cont\(3)) # ((\u1_CMOS_Capture|Frame_Cont\(1) & (\u1_CMOS_Capture|Frame_Cont[3]~0_combout\ & \u1_CMOS_Capture|Frame_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont\(1),
	datab => \u1_CMOS_Capture|Frame_Cont[3]~0_combout\,
	datac => \u1_CMOS_Capture|Frame_Cont\(3),
	datad => \u1_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u1_CMOS_Capture|Frame_Cont[3]~1_combout\);

-- Location: LCCOMB_X29_Y8_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X28_Y23_N5
\u2_CMOS_Capture|Frame_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Frame_Cont[1]~5_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Frame_Cont\(1));

-- Location: FF_X28_Y23_N19
\u2_CMOS_Capture|Frame_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Frame_Cont[0]~6_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Frame_Cont\(0));

-- Location: LCCOMB_X28_Y23_N24
\u2_CMOS_Capture|Frame_Cont[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[3]~0_combout\ = (\u2_CMOS_Capture|Frame_Cont\(2) & \u2_CMOS_Capture|Frame_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2_CMOS_Capture|Frame_Cont\(2),
	datad => \u2_CMOS_Capture|Frame_Cont\(0),
	combout => \u2_CMOS_Capture|Frame_Cont[3]~0_combout\);

-- Location: LCCOMB_X28_Y23_N22
\u2_CMOS_Capture|Frame_Cont[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[3]~1_combout\ = (\u2_CMOS_Capture|Frame_Cont\(3)) # ((\u2_CMOS_Capture|Frame_Cont[3]~0_combout\ & (\u2_CMOS_Capture|Frame_Cont\(1) & \u2_CMOS_Capture|Frame_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|Frame_Cont[3]~0_combout\,
	datab => \u2_CMOS_Capture|Frame_Cont\(1),
	datac => \u2_CMOS_Capture|Frame_Cont\(3),
	datad => \u2_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u2_CMOS_Capture|Frame_Cont[3]~1_combout\);

-- Location: LCCOMB_X28_Y23_N26
\u2_CMOS_Capture|Frame_Cont[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[2]~2_combout\ = (\u2_CMOS_Capture|Frame_Cont\(2) & ((\u2_CMOS_Capture|Frame_Cont\(3)) # (!\u2_CMOS_Capture|Frame_Cont\(0)))) # (!\u2_CMOS_Capture|Frame_Cont\(2) & ((\u2_CMOS_Capture|Frame_Cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2_CMOS_Capture|Frame_Cont\(2),
	datac => \u2_CMOS_Capture|Frame_Cont\(3),
	datad => \u2_CMOS_Capture|Frame_Cont\(0),
	combout => \u2_CMOS_Capture|Frame_Cont[2]~2_combout\);

-- Location: LCCOMB_X28_Y23_N28
\u2_CMOS_Capture|Frame_Cont[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[2]~3_combout\ = (\u2_CMOS_Capture|Frame_Cont\(1) & ((\u2_CMOS_Capture|Frame_valid~0_combout\ & (\u2_CMOS_Capture|Frame_Cont[2]~2_combout\)) # (!\u2_CMOS_Capture|Frame_valid~0_combout\ & ((\u2_CMOS_Capture|Frame_Cont\(2)))))) # 
-- (!\u2_CMOS_Capture|Frame_Cont\(1) & (((\u2_CMOS_Capture|Frame_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|Frame_Cont[2]~2_combout\,
	datab => \u2_CMOS_Capture|Frame_Cont\(1),
	datac => \u2_CMOS_Capture|Frame_Cont\(2),
	datad => \u2_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u2_CMOS_Capture|Frame_Cont[2]~3_combout\);

-- Location: LCCOMB_X29_Y19_N26
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X28_Y17_N23
\u6|command1|command_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(3));

-- Location: LCCOMB_X28_Y17_N4
\u6|command1|command_delay~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~4_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(3)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|rw_flag~0_combout\,
	datac => \u6|command1|command_delay\(3),
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~4_combout\);

-- Location: LCCOMB_X18_Y8_N22
\u1_CMOS_Capture|Frame_Cont[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[1]~4_combout\ = (\u1_CMOS_Capture|Frame_Cont\(2) & \u1_CMOS_Capture|Frame_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1_CMOS_Capture|Frame_Cont\(2),
	datac => \u1_CMOS_Capture|Frame_Cont\(3),
	combout => \u1_CMOS_Capture|Frame_Cont[1]~4_combout\);

-- Location: LCCOMB_X18_Y8_N10
\u1_CMOS_Capture|Frame_Cont[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[1]~5_combout\ = \u1_CMOS_Capture|Frame_Cont\(1) $ (((!\u1_CMOS_Capture|Frame_Cont[1]~4_combout\ & (\u1_CMOS_Capture|Frame_Cont\(0) & \u1_CMOS_Capture|Frame_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont[1]~4_combout\,
	datab => \u1_CMOS_Capture|Frame_Cont\(0),
	datac => \u1_CMOS_Capture|Frame_Cont\(1),
	datad => \u1_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u1_CMOS_Capture|Frame_Cont[1]~5_combout\);

-- Location: LCCOMB_X28_Y23_N12
\u2_CMOS_Capture|Frame_Cont[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[1]~4_combout\ = (\u2_CMOS_Capture|Frame_Cont\(3) & \u2_CMOS_Capture|Frame_Cont\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2_CMOS_Capture|Frame_Cont\(3),
	datad => \u2_CMOS_Capture|Frame_Cont\(2),
	combout => \u2_CMOS_Capture|Frame_Cont[1]~4_combout\);

-- Location: LCCOMB_X28_Y23_N4
\u2_CMOS_Capture|Frame_Cont[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[1]~5_combout\ = \u2_CMOS_Capture|Frame_Cont\(1) $ (((!\u2_CMOS_Capture|Frame_Cont[1]~4_combout\ & (\u2_CMOS_Capture|Frame_Cont\(0) & \u2_CMOS_Capture|Frame_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|Frame_Cont[1]~4_combout\,
	datab => \u2_CMOS_Capture|Frame_Cont\(0),
	datac => \u2_CMOS_Capture|Frame_Cont\(1),
	datad => \u2_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u2_CMOS_Capture|Frame_Cont[1]~5_combout\);

-- Location: LCCOMB_X28_Y23_N18
\u2_CMOS_Capture|Frame_Cont[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Frame_Cont[0]~6_combout\ = \u2_CMOS_Capture|Frame_Cont\(0) $ (((\u2_CMOS_Capture|Frame_valid~0_combout\ & ((!\u2_CMOS_Capture|Frame_Cont\(2)) # (!\u2_CMOS_Capture|Frame_Cont\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|Frame_Cont\(3),
	datab => \u2_CMOS_Capture|Frame_Cont\(2),
	datac => \u2_CMOS_Capture|Frame_Cont\(0),
	datad => \u2_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u2_CMOS_Capture|Frame_Cont[0]~6_combout\);

-- Location: FF_X28_Y17_N1
\u6|command1|command_delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(4));

-- Location: LCCOMB_X28_Y17_N22
\u6|command1|command_delay~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~5_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(4)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|command_delay\(4),
	datac => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|rw_flag~0_combout\,
	combout => \u6|command1|command_delay~5_combout\);

-- Location: FF_X28_Y17_N27
\u6|command1|command_delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(5));

-- Location: LCCOMB_X28_Y17_N0
\u6|command1|command_delay~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~6_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(5)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|rw_flag~0_combout\,
	datac => \u6|command1|command_delay\(5),
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~6_combout\);

-- Location: FF_X28_Y17_N17
\u6|command1|command_delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(6));

-- Location: LCCOMB_X28_Y17_N26
\u6|command1|command_delay~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~7_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(6)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|command_delay\(6),
	datac => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|rw_flag~0_combout\,
	combout => \u6|command1|command_delay~7_combout\);

-- Location: FF_X26_Y16_N15
\u6|command1|command_delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(7));

-- Location: LCCOMB_X28_Y17_N16
\u6|command1|command_delay~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~8_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(7)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|rw_flag~0_combout\,
	datac => \u6|command1|command_delay\(7),
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~8_combout\);

-- Location: LCCOMB_X21_Y18_N12
\cmos2_reg_config_inst|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr1~5_combout\ = (\cmos2_reg_config_inst|WideOr1~2_combout\) # ((\cmos2_reg_config_inst|WideOr1~4_combout\ & (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr1~4_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr1~2_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr1~5_combout\);

-- Location: LCCOMB_X26_Y16_N14
\u6|command1|command_delay~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~9_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|do_precharge~q\) # ((\u6|command1|do_load_mode~q\) # (!\u6|command1|always0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_precharge~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|always0~5_combout\,
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~9_combout\);

-- Location: LCCOMB_X16_Y17_N20
\cmos2_reg_config_inst|WideOr18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~23_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(7) $ (\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr18~23_combout\);

-- Location: LCCOMB_X16_Y17_N26
\cmos2_reg_config_inst|WideOr18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~24_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|WideOr18~23_combout\ & (\cmos2_reg_config_inst|reg_index\(5) $ 
-- (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr18~23_combout\,
	combout => \cmos2_reg_config_inst|WideOr18~24_combout\);

-- Location: LCCOMB_X18_Y17_N16
\cmos2_reg_config_inst|WideOr8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~10_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(1))))) 
-- # (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr8~10_combout\);

-- Location: LCCOMB_X18_Y17_N22
\cmos2_reg_config_inst|WideOr8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr8~11_combout\ = (\cmos2_reg_config_inst|WideOr8~10_combout\ & (\cmos2_reg_config_inst|reg_index\(3) $ (((\cmos2_reg_config_inst|reg_index\(0)) # (!\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|WideOr8~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr8~11_combout\);

-- Location: LCCOMB_X16_Y19_N6
\cmos2_reg_config_inst|WideOr12~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~23_combout\ = (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(4) $ (((!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr12~23_combout\);

-- Location: LCCOMB_X14_Y18_N0
\cmos2_reg_config_inst|WideOr5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~11_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr5~11_combout\);

-- Location: LCCOMB_X14_Y18_N2
\cmos2_reg_config_inst|WideOr5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~12_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- ((\cmos2_reg_config_inst|WideOr5~11_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|WideOr5~11_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~12_combout\);

-- Location: LCCOMB_X17_Y14_N12
\cmos1_reg_config_inst|WideOr18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~23_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr18~23_combout\);

-- Location: LCCOMB_X17_Y14_N18
\cmos1_reg_config_inst|WideOr18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~24_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|WideOr18~23_combout\ & 
-- (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr18~23_combout\,
	combout => \cmos1_reg_config_inst|WideOr18~24_combout\);

-- Location: LCCOMB_X13_Y12_N24
\cmos1_reg_config_inst|WideOr14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~20_combout\ = (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr14~20_combout\);

-- Location: LCCOMB_X13_Y12_N6
\cmos1_reg_config_inst|WideOr14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~21_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr14~20_combout\ & 
-- (\cmos1_reg_config_inst|reg_index\(3) $ (!\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|WideOr14~20_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~21_combout\);

-- Location: LCCOMB_X13_Y10_N14
\cmos1_reg_config_inst|WideOr3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~8_combout\ = (\cmos1_reg_config_inst|WideOr3~6_combout\) # ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|WideOr3~7_combout\ & !\cmos1_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|WideOr3~7_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr3~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr3~8_combout\);

-- Location: LCCOMB_X16_Y11_N30
\cmos1_reg_config_inst|WideOr3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr3~9_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|WideOr3~3_combout\))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(6)) # 
-- ((\cmos1_reg_config_inst|WideOr3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr3~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr3~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr3~9_combout\);

-- Location: LCCOMB_X18_Y12_N12
\cmos1_reg_config_inst|WideOr5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~11_combout\ = ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(1) & 
-- \cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr5~11_combout\);

-- Location: LCCOMB_X18_Y12_N6
\cmos1_reg_config_inst|WideOr5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~12_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|WideOr5~11_combout\ & (\cmos1_reg_config_inst|reg_index\(5) $ (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr5~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~12_combout\);

-- Location: LCCOMB_X18_Y12_N28
\cmos1_reg_config_inst|WideOr5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~13_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(5) & ((!\cmos1_reg_config_inst|reg_index\(1)) # (!\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|reg_index\(0) & ((!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr5~13_combout\);

-- Location: LCCOMB_X18_Y12_N18
\cmos1_reg_config_inst|WideOr5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~14_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|WideOr5~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr5~13_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~14_combout\);

-- Location: LCCOMB_X18_Y8_N6
\u1_CMOS_Capture|mCMOS_VSYNC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|mCMOS_VSYNC~0_combout\ = !\CMOS1_VSYNC~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CMOS1_VSYNC~input_o\,
	combout => \u1_CMOS_Capture|mCMOS_VSYNC~0_combout\);

-- Location: LCCOMB_X31_Y23_N0
\u2_CMOS_Capture|mCMOS_VSYNC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|mCMOS_VSYNC~0_combout\ = !\CMOS2_VSYNC~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|mCMOS_VSYNC~0_combout\);

-- Location: LCCOMB_X28_Y17_N2
\u6|command1|REF_ACK~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|REF_ACK~_wirecell_combout\ = !\u6|command1|REF_ACK~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|command1|REF_ACK~q\,
	combout => \u6|command1|REF_ACK~_wirecell_combout\);

-- Location: CLKCTRL_G9
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y6_N26
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N4
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N6
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y5_N16
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N16
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N14
\u6|command1|rw_shift[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rw_shift[1]~feeder_combout\ = \u6|command1|always4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|command1|always4~0_combout\,
	combout => \u6|command1|rw_shift[1]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N12
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N30
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N6
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N20
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\);

-- Location: LCCOMB_X26_Y4_N0
\u6|control1|SADDR[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[10]~feeder_combout\ = \u6|mADDR\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(10),
	combout => \u6|control1|SADDR[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N20
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N30
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N30
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N8
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N18
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N20
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N30
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N2
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y7_N14
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N22
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N8
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N6
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: IOOBUF_X16_Y0_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(0),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X25_Y0_N2
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(1),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X18_Y0_N16
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(2),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X18_Y0_N23
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(3),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X34_Y8_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(4),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X34_Y8_N9
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(5),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X34_Y7_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(6),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X34_Y7_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(7),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X34_Y5_N23
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(8),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X34_Y4_N16
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(9),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X16_Y0_N9
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(10),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X34_Y5_N16
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|SA\(11),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X0_Y7_N16
\DRAM_LDQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|DQM\(0),
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X30_Y0_N16
\DRAM_UDQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|DQM\(1),
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X0_Y7_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|WE_N~q\,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X9_Y0_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|CAS_N~q\,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X11_Y0_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|RAS_N~q\,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X11_Y0_N16
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|CS_N\(0),
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X11_Y0_N2
\DRAM_BA_0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|BA\(0),
	devoe => ww_devoe,
	o => ww_DRAM_BA_0);

-- Location: IOOBUF_X13_Y0_N23
\DRAM_BA_1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|BA\(1),
	devoe => ww_devoe,
	o => ww_DRAM_BA_1);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X30_Y0_N2
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X34_Y20_N9
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_H_SYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y19_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_V_SYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X21_Y24_N16
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_R[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X21_Y24_N9
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_R[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X16_Y24_N9
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_R[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X16_Y24_N2
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_R[3]~5_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X13_Y24_N2
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_R[4]~6_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X30_Y24_N23
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X30_Y24_N9
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X25_Y24_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X25_Y24_N2
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X25_Y24_N23
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X25_Y24_N16
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_G[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X34_Y20_N2
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X34_Y18_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X21_Y24_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X28_Y24_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y24_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|oVGA_B[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X18_Y0_N9
\CMOS1_SCL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cmos1_reg_config_inst|u1|i2c_sclk~combout\,
	devoe => ww_devoe,
	o => ww_CMOS1_SCL);

-- Location: IOOBUF_X34_Y4_N23
\CMOS1_RESET~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|oRST_1~q\,
	devoe => ww_devoe,
	o => ww_CMOS1_RESET);

-- Location: IOOBUF_X11_Y24_N23
\CMOS2_SCL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cmos2_reg_config_inst|u1|i2c_sclk~combout\,
	devoe => ww_devoe,
	o => ww_CMOS2_SCL);

-- Location: IOOBUF_X23_Y24_N2
\CMOS2_RESET~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|oRST_1~q\,
	devoe => ww_devoe,
	o => ww_CMOS2_RESET);

-- Location: IOOBUF_X9_Y0_N9
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[0]~0_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(0));

-- Location: IOOBUF_X5_Y0_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[1]~1_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(1));

-- Location: IOOBUF_X1_Y0_N2
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[2]~2_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(2));

-- Location: IOOBUF_X1_Y0_N9
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[3]~3_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(3));

-- Location: IOOBUF_X3_Y0_N2
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[4]~4_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(4));

-- Location: IOOBUF_X0_Y5_N23
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[5]~5_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(5));

-- Location: IOOBUF_X0_Y4_N16
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[6]~6_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(6));

-- Location: IOOBUF_X0_Y4_N23
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[7]~7_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(7));

-- Location: IOOBUF_X28_Y0_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[8]~8_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(8));

-- Location: IOOBUF_X28_Y0_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[9]~9_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(9));

-- Location: IOOBUF_X23_Y0_N2
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[10]~10_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(10));

-- Location: IOOBUF_X25_Y0_N23
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[11]~11_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(11));

-- Location: IOOBUF_X21_Y0_N2
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[12]~12_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(12));

-- Location: IOOBUF_X21_Y0_N9
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[13]~13_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(13));

-- Location: IOOBUF_X23_Y0_N9
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[14]~14_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(14));

-- Location: IOOBUF_X23_Y0_N16
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u6|mDATAIN[15]~15_combout\,
	oe => \u6|command1|OE~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(15));

-- Location: IOOBUF_X34_Y17_N2
\CMOS1_SDA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \cmos1_reg_config_inst|u1|ALT_INV_reg_sdat~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => CMOS1_SDA);

-- Location: IOOBUF_X13_Y24_N9
\CMOS2_SDA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \cmos2_reg_config_inst|u1|ALT_INV_reg_sdat~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => CMOS2_SDA);

-- Location: LCCOMB_X23_Y16_N0
\u6|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~0_combout\ = \u6|ST\(0) $ (VCC)
-- \u6|Add4~1\ = CARRY(\u6|ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(0),
	datad => VCC,
	combout => \u6|Add4~0_combout\,
	cout => \u6|Add4~1\);

-- Location: LCCOMB_X23_Y16_N2
\u6|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~2_combout\ = (\u6|ST\(1) & (!\u6|Add4~1\)) # (!\u6|ST\(1) & ((\u6|Add4~1\) # (GND)))
-- \u6|Add4~3\ = CARRY((!\u6|Add4~1\) # (!\u6|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(1),
	datad => VCC,
	cin => \u6|Add4~1\,
	combout => \u6|Add4~2_combout\,
	cout => \u6|Add4~3\);

-- Location: LCCOMB_X24_Y16_N10
\u6|ST[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[1]~6_combout\ = (!\u6|ST[5]~3_combout\ & ((\u6|Equal6~0_combout\) # ((\u6|ST[1]~16_combout\ & \u6|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST[5]~3_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|Add4~2_combout\,
	combout => \u6|ST[1]~6_combout\);

-- Location: FF_X24_Y16_N11
\u6|ST[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(1));

-- Location: LCCOMB_X23_Y16_N4
\u6|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~4_combout\ = (\u6|ST\(2) & (\u6|Add4~3\ $ (GND))) # (!\u6|ST\(2) & (!\u6|Add4~3\ & VCC))
-- \u6|Add4~5\ = CARRY((\u6|ST\(2) & !\u6|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datad => VCC,
	cin => \u6|Add4~3\,
	combout => \u6|Add4~4_combout\,
	cout => \u6|Add4~5\);

-- Location: LCCOMB_X24_Y16_N30
\u6|ST[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[2]~14_combout\ = (!\u6|ST[5]~3_combout\ & (\u6|ST[1]~16_combout\ & (\u6|Add4~4_combout\ & !\u6|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST[5]~3_combout\,
	datab => \u6|ST[1]~16_combout\,
	datac => \u6|Add4~4_combout\,
	datad => \u6|Equal6~0_combout\,
	combout => \u6|ST[2]~14_combout\);

-- Location: FF_X24_Y16_N31
\u6|ST[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(2));

-- Location: LCCOMB_X24_Y16_N28
\u6|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal4~0_combout\ = (((!\u6|ST\(8)) # (!\u6|ST\(2))) # (!\u6|ST\(0))) # (!\u6|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal7~0_combout\,
	datab => \u6|ST\(0),
	datac => \u6|ST\(2),
	datad => \u6|ST\(8),
	combout => \u6|Equal4~0_combout\);

-- Location: LCCOMB_X24_Y16_N14
\u6|ST[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[1]~16_combout\ = (\u6|Equal4~0_combout\ & ((\u6|ST\(0)) # ((\u6|ST\(1)) # (!\u6|Equal5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(0),
	datab => \u6|Equal4~0_combout\,
	datac => \u6|Equal5~2_combout\,
	datad => \u6|ST\(1),
	combout => \u6|ST[1]~16_combout\);

-- Location: LCCOMB_X28_Y7_N26
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: IOIBUF_X34_Y3_N22
\CMOS1_VSYNC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_VSYNC,
	o => \CMOS1_VSYNC~input_o\);

-- Location: IOIBUF_X34_Y12_N1
\RST_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST_N,
	o => \RST_N~input_o\);

-- Location: CLKCTRL_G7
\RST_N~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RST_N~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RST_N~inputclkctrl_outclk\);

-- Location: FF_X33_Y12_N27
COMS1_VSYNC_REG1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \CMOS1_VSYNC~input_o\,
	clrn => \RST_N~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMS1_VSYNC_REG1~q\);

-- Location: LCCOMB_X33_Y12_N20
\COMS1_VSYNC_REG2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMS1_VSYNC_REG2~feeder_combout\ = \COMS1_VSYNC_REG1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMS1_VSYNC_REG1~q\,
	combout => \COMS1_VSYNC_REG2~feeder_combout\);

-- Location: FF_X33_Y12_N21
COMS1_VSYNC_REG2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMS1_VSYNC_REG2~feeder_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMS1_VSYNC_REG2~q\);

-- Location: LCCOMB_X33_Y12_N28
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!\COMS1_VSYNC_REG1~q\ & \COMS1_VSYNC_REG2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMS1_VSYNC_REG1~q\,
	datad => \COMS1_VSYNC_REG2~q\,
	combout => \Equal0~0_combout\);

-- Location: CLKCTRL_G6
\Equal0~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Equal0~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Equal0~0clkctrl_outclk\);

-- Location: FF_X29_Y7_N7
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LCCOMB_X29_Y8_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X29_Y8_N18
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X29_Y8_N19
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LCCOMB_X29_Y7_N22
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X30_Y7_N22
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X30_Y7_N23
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: LCCOMB_X30_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X30_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: LCCOMB_X28_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X28_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: LCCOMB_X29_Y8_N14
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X29_Y8_N15
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: LCCOMB_X28_Y7_N20
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1) $ 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X28_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LCCOMB_X29_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X28_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X28_Y7_N31
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LCCOMB_X28_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X28_Y7_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LCCOMB_X28_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X28_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X28_Y7_N7
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: FF_X29_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X33_Y8_N8
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X33_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X29_Y8_N24
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X29_Y8_N25
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X31_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\);

-- Location: FF_X31_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0));

-- Location: FF_X32_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0));

-- Location: FF_X28_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X31_Y7_N25
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3));

-- Location: LCCOMB_X31_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\);

-- Location: FF_X31_Y7_N31
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X32_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X17_Y10_N0
\cmos1_reg_config_inst|reg_index[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[0]~25_combout\ = \cmos1_reg_config_inst|reg_index\(0) $ (((\cmos1_reg_config_inst|config_step.10~q\ & \cmos1_reg_config_inst|i2c_data[22]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|config_step.10~q\,
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	combout => \cmos1_reg_config_inst|reg_index[0]~25_combout\);

-- Location: LCCOMB_X21_Y12_N28
\u2|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~5_combout\ = (\u2|Cont\(14) & (\u2|Cont\(13) & (\u2|Cont\(15) & \u2|Cont\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(14),
	datab => \u2|Cont\(13),
	datac => \u2|Cont\(15),
	datad => \u2|Cont\(12),
	combout => \u2|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u2|Cont[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[17]~53_combout\ = (\u2|Cont\(17) & (\u2|Cont[16]~52\ $ (GND))) # (!\u2|Cont\(17) & (!\u2|Cont[16]~52\ & VCC))
-- \u2|Cont[17]~54\ = CARRY((\u2|Cont\(17) & !\u2|Cont[16]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(17),
	datad => VCC,
	cin => \u2|Cont[16]~52\,
	combout => \u2|Cont[17]~53_combout\,
	cout => \u2|Cont[17]~54\);

-- Location: LCCOMB_X21_Y12_N18
\u2|Cont[20]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[20]~59_combout\ = (\u2|Cont\(20) & (!\u2|Cont[19]~58\)) # (!\u2|Cont\(20) & ((\u2|Cont[19]~58\) # (GND)))
-- \u2|Cont[20]~60\ = CARRY((!\u2|Cont[19]~58\) # (!\u2|Cont\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(20),
	datad => VCC,
	cin => \u2|Cont[19]~58\,
	combout => \u2|Cont[20]~59_combout\,
	cout => \u2|Cont[20]~60\);

-- Location: LCCOMB_X21_Y12_N20
\u2|Cont[21]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[21]~61_combout\ = \u2|Cont[20]~60\ $ (!\u2|Cont\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Cont\(21),
	cin => \u2|Cont[20]~60\,
	combout => \u2|Cont[21]~61_combout\);

-- Location: FF_X21_Y12_N21
\u2|Cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[21]~61_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(21));

-- Location: LCCOMB_X18_Y13_N12
\u2|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~7_combout\ = ((!\u2|Cont\(21)) # (!\u2|Cont\(20))) # (!\u2|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Equal0~6_combout\,
	datab => \u2|Cont\(20),
	datac => \u2|Cont\(21),
	combout => \u2|Equal0~7_combout\);

-- Location: FF_X21_Y12_N13
\u2|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[17]~53_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(17));

-- Location: LCCOMB_X21_Y12_N26
\u2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~0_combout\ = (\u2|Cont\(16) & (\u2|Cont\(19) & (\u2|Cont\(18) & \u2|Cont\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(16),
	datab => \u2|Cont\(19),
	datac => \u2|Cont\(18),
	datad => \u2|Cont\(17),
	combout => \u2|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y13_N30
\u2|Cont[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[10]~39_combout\ = (\u2|Cont\(10) & (!\u2|Cont[9]~38\)) # (!\u2|Cont\(10) & ((\u2|Cont[9]~38\) # (GND)))
-- \u2|Cont[10]~40\ = CARRY((!\u2|Cont[9]~38\) # (!\u2|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(10),
	datad => VCC,
	cin => \u2|Cont[9]~38\,
	combout => \u2|Cont[10]~39_combout\,
	cout => \u2|Cont[10]~40\);

-- Location: FF_X21_Y13_N31
\u2|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[10]~39_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(10));

-- Location: LCCOMB_X21_Y13_N10
\u2|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~4_combout\ = (\u2|Cont\(8) & (\u2|Cont\(9) & (\u2|Cont\(10) & \u2|Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(8),
	datab => \u2|Cont\(9),
	datac => \u2|Cont\(10),
	datad => \u2|Cont\(11),
	combout => \u2|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u2|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Equal0~6_combout\ = (\u2|Equal0~3_combout\ & (\u2|Equal0~5_combout\ & (\u2|Equal0~0_combout\ & \u2|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Equal0~3_combout\,
	datab => \u2|Equal0~5_combout\,
	datac => \u2|Equal0~0_combout\,
	datad => \u2|Equal0~4_combout\,
	combout => \u2|Equal0~6_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u2|Cont[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[0]~63_combout\ = ((\u2|Cont\(21) & (\u2|Cont\(20) & \u2|Equal0~6_combout\))) # (!\u2|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(21),
	datab => \u2|Cont\(20),
	datac => \u2|Cont\(0),
	datad => \u2|Equal0~6_combout\,
	combout => \u2|Cont[0]~63_combout\);

-- Location: FF_X18_Y13_N9
\u2|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[0]~63_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(0));

-- Location: LCCOMB_X21_Y13_N14
\u2|Cont[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[2]~23_combout\ = (\u2|Cont\(2) & (!\u2|Cont[1]~22\)) # (!\u2|Cont\(2) & ((\u2|Cont[1]~22\) # (GND)))
-- \u2|Cont[2]~24\ = CARRY((!\u2|Cont[1]~22\) # (!\u2|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(2),
	datad => VCC,
	cin => \u2|Cont[1]~22\,
	combout => \u2|Cont[2]~23_combout\,
	cout => \u2|Cont[2]~24\);

-- Location: FF_X21_Y13_N15
\u2|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[2]~23_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(2));

-- Location: LCCOMB_X21_Y13_N16
\u2|Cont[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[3]~25_combout\ = (\u2|Cont\(3) & (\u2|Cont[2]~24\ $ (GND))) # (!\u2|Cont\(3) & (!\u2|Cont[2]~24\ & VCC))
-- \u2|Cont[3]~26\ = CARRY((\u2|Cont\(3) & !\u2|Cont[2]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(3),
	datad => VCC,
	cin => \u2|Cont[2]~24\,
	combout => \u2|Cont[3]~25_combout\,
	cout => \u2|Cont[3]~26\);

-- Location: FF_X21_Y13_N17
\u2|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[3]~25_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(3));

-- Location: LCCOMB_X21_Y13_N18
\u2|Cont[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[4]~27_combout\ = (\u2|Cont\(4) & (!\u2|Cont[3]~26\)) # (!\u2|Cont\(4) & ((\u2|Cont[3]~26\) # (GND)))
-- \u2|Cont[4]~28\ = CARRY((!\u2|Cont[3]~26\) # (!\u2|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(4),
	datad => VCC,
	cin => \u2|Cont[3]~26\,
	combout => \u2|Cont[4]~27_combout\,
	cout => \u2|Cont[4]~28\);

-- Location: FF_X21_Y13_N19
\u2|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[4]~27_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(4));

-- Location: LCCOMB_X21_Y13_N20
\u2|Cont[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[5]~29_combout\ = (\u2|Cont\(5) & (\u2|Cont[4]~28\ $ (GND))) # (!\u2|Cont\(5) & (!\u2|Cont[4]~28\ & VCC))
-- \u2|Cont[5]~30\ = CARRY((\u2|Cont\(5) & !\u2|Cont[4]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(5),
	datad => VCC,
	cin => \u2|Cont[4]~28\,
	combout => \u2|Cont[5]~29_combout\,
	cout => \u2|Cont[5]~30\);

-- Location: FF_X21_Y13_N21
\u2|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[5]~29_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(5));

-- Location: LCCOMB_X21_Y13_N24
\u2|Cont[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[7]~33_combout\ = (\u2|Cont\(7) & (\u2|Cont[6]~32\ $ (GND))) # (!\u2|Cont\(7) & (!\u2|Cont[6]~32\ & VCC))
-- \u2|Cont[7]~34\ = CARRY((\u2|Cont\(7) & !\u2|Cont[6]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(7),
	datad => VCC,
	cin => \u2|Cont[6]~32\,
	combout => \u2|Cont[7]~33_combout\,
	cout => \u2|Cont[7]~34\);

-- Location: FF_X21_Y13_N25
\u2|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[7]~33_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(7));

-- Location: LCCOMB_X21_Y13_N28
\u2|Cont[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[9]~37_combout\ = (\u2|Cont\(9) & (\u2|Cont[8]~36\ $ (GND))) # (!\u2|Cont\(9) & (!\u2|Cont[8]~36\ & VCC))
-- \u2|Cont[9]~38\ = CARRY((\u2|Cont\(9) & !\u2|Cont[8]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(9),
	datad => VCC,
	cin => \u2|Cont[8]~36\,
	combout => \u2|Cont[9]~37_combout\,
	cout => \u2|Cont[9]~38\);

-- Location: FF_X21_Y13_N29
\u2|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[9]~37_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(9));

-- Location: LCCOMB_X21_Y12_N0
\u2|Cont[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[11]~41_combout\ = (\u2|Cont\(11) & (\u2|Cont[10]~40\ $ (GND))) # (!\u2|Cont\(11) & (!\u2|Cont[10]~40\ & VCC))
-- \u2|Cont[11]~42\ = CARRY((\u2|Cont\(11) & !\u2|Cont[10]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(11),
	datad => VCC,
	cin => \u2|Cont[10]~40\,
	combout => \u2|Cont[11]~41_combout\,
	cout => \u2|Cont[11]~42\);

-- Location: FF_X21_Y12_N1
\u2|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[11]~41_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(11));

-- Location: LCCOMB_X21_Y12_N2
\u2|Cont[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[12]~43_combout\ = (\u2|Cont\(12) & (!\u2|Cont[11]~42\)) # (!\u2|Cont\(12) & ((\u2|Cont[11]~42\) # (GND)))
-- \u2|Cont[12]~44\ = CARRY((!\u2|Cont[11]~42\) # (!\u2|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(12),
	datad => VCC,
	cin => \u2|Cont[11]~42\,
	combout => \u2|Cont[12]~43_combout\,
	cout => \u2|Cont[12]~44\);

-- Location: FF_X21_Y12_N3
\u2|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[12]~43_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(12));

-- Location: LCCOMB_X21_Y12_N4
\u2|Cont[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[13]~45_combout\ = (\u2|Cont\(13) & (\u2|Cont[12]~44\ $ (GND))) # (!\u2|Cont\(13) & (!\u2|Cont[12]~44\ & VCC))
-- \u2|Cont[13]~46\ = CARRY((\u2|Cont\(13) & !\u2|Cont[12]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(13),
	datad => VCC,
	cin => \u2|Cont[12]~44\,
	combout => \u2|Cont[13]~45_combout\,
	cout => \u2|Cont[13]~46\);

-- Location: FF_X21_Y12_N5
\u2|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[13]~45_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(13));

-- Location: LCCOMB_X21_Y12_N8
\u2|Cont[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[15]~49_combout\ = (\u2|Cont\(15) & (\u2|Cont[14]~48\ $ (GND))) # (!\u2|Cont\(15) & (!\u2|Cont[14]~48\ & VCC))
-- \u2|Cont[15]~50\ = CARRY((\u2|Cont\(15) & !\u2|Cont[14]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(15),
	datad => VCC,
	cin => \u2|Cont[14]~48\,
	combout => \u2|Cont[15]~49_combout\,
	cout => \u2|Cont[15]~50\);

-- Location: FF_X21_Y12_N9
\u2|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[15]~49_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(15));

-- Location: LCCOMB_X21_Y12_N14
\u2|Cont[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[18]~55_combout\ = (\u2|Cont\(18) & (!\u2|Cont[17]~54\)) # (!\u2|Cont\(18) & ((\u2|Cont[17]~54\) # (GND)))
-- \u2|Cont[18]~56\ = CARRY((!\u2|Cont[17]~54\) # (!\u2|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(18),
	datad => VCC,
	cin => \u2|Cont[17]~54\,
	combout => \u2|Cont[18]~55_combout\,
	cout => \u2|Cont[18]~56\);

-- Location: FF_X21_Y12_N15
\u2|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[18]~55_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(18));

-- Location: LCCOMB_X21_Y12_N16
\u2|Cont[19]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Cont[19]~57_combout\ = (\u2|Cont\(19) & (\u2|Cont[18]~56\ $ (GND))) # (!\u2|Cont\(19) & (!\u2|Cont[18]~56\ & VCC))
-- \u2|Cont[19]~58\ = CARRY((\u2|Cont\(19) & !\u2|Cont[18]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Cont\(19),
	datad => VCC,
	cin => \u2|Cont[18]~56\,
	combout => \u2|Cont[19]~57_combout\,
	cout => \u2|Cont[19]~58\);

-- Location: FF_X21_Y12_N17
\u2|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[19]~57_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(19));

-- Location: FF_X21_Y12_N19
\u2|Cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|Cont[20]~59_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	ena => \u2|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Cont\(20));

-- Location: LCCOMB_X18_Y13_N6
\u2|oRST_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|oRST_1~0_combout\ = (\u2|oRST_1~q\) # ((\u2|Cont\(21) & ((\u2|Cont\(20)) # (\u2|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(21),
	datab => \u2|Cont\(20),
	datac => \u2|oRST_1~q\,
	datad => \u2|Equal0~6_combout\,
	combout => \u2|oRST_1~0_combout\);

-- Location: FF_X18_Y13_N7
\u2|oRST_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|oRST_1~0_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|oRST_1~q\);

-- Location: FF_X17_Y10_N1
\cmos1_reg_config_inst|reg_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[0]~25_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(0));

-- Location: LCCOMB_X17_Y10_N6
\cmos1_reg_config_inst|reg_index[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[1]~8_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) $ (VCC))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & VCC))
-- \cmos1_reg_config_inst|reg_index[1]~9\ = CARRY((\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datad => VCC,
	combout => \cmos1_reg_config_inst|reg_index[1]~8_combout\,
	cout => \cmos1_reg_config_inst|reg_index[1]~9\);

-- Location: LCCOMB_X17_Y10_N8
\cmos1_reg_config_inst|reg_index[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[2]~10_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index[1]~9\)) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index[1]~9\) # (GND)))
-- \cmos1_reg_config_inst|reg_index[2]~11\ = CARRY((!\cmos1_reg_config_inst|reg_index[1]~9\) # (!\cmos1_reg_config_inst|reg_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[1]~9\,
	combout => \cmos1_reg_config_inst|reg_index[2]~10_combout\,
	cout => \cmos1_reg_config_inst|reg_index[2]~11\);

-- Location: LCCOMB_X17_Y10_N10
\cmos1_reg_config_inst|reg_index[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[3]~12_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index[2]~11\ $ (GND))) # (!\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index[2]~11\ & VCC))
-- \cmos1_reg_config_inst|reg_index[3]~13\ = CARRY((\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|reg_index[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[2]~11\,
	combout => \cmos1_reg_config_inst|reg_index[3]~12_combout\,
	cout => \cmos1_reg_config_inst|reg_index[3]~13\);

-- Location: LCCOMB_X17_Y10_N12
\cmos1_reg_config_inst|reg_index[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[4]~14_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index[3]~13\)) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index[3]~13\) # (GND)))
-- \cmos1_reg_config_inst|reg_index[4]~15\ = CARRY((!\cmos1_reg_config_inst|reg_index[3]~13\) # (!\cmos1_reg_config_inst|reg_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[3]~13\,
	combout => \cmos1_reg_config_inst|reg_index[4]~14_combout\,
	cout => \cmos1_reg_config_inst|reg_index[4]~15\);

-- Location: LCCOMB_X17_Y10_N14
\cmos1_reg_config_inst|reg_index[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[5]~16_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index[4]~15\ $ (GND))) # (!\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index[4]~15\ & VCC))
-- \cmos1_reg_config_inst|reg_index[5]~17\ = CARRY((\cmos1_reg_config_inst|reg_index\(5) & !\cmos1_reg_config_inst|reg_index[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[4]~15\,
	combout => \cmos1_reg_config_inst|reg_index[5]~16_combout\,
	cout => \cmos1_reg_config_inst|reg_index[5]~17\);

-- Location: FF_X17_Y10_N13
\cmos1_reg_config_inst|reg_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[4]~14_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(4));

-- Location: LCCOMB_X17_Y10_N4
\cmos1_reg_config_inst|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|Decoder0~1_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|Decoder0~0_combout\,
	combout => \cmos1_reg_config_inst|Decoder0~1_combout\);

-- Location: FF_X17_Y10_N9
\cmos1_reg_config_inst|reg_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[2]~10_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(2));

-- Location: LCCOMB_X17_Y10_N26
\cmos1_reg_config_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan1~0_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X17_Y10_N16
\cmos1_reg_config_inst|reg_index[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[6]~18_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index[5]~17\)) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index[5]~17\) # (GND)))
-- \cmos1_reg_config_inst|reg_index[6]~19\ = CARRY((!\cmos1_reg_config_inst|reg_index[5]~17\) # (!\cmos1_reg_config_inst|reg_index\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[5]~17\,
	combout => \cmos1_reg_config_inst|reg_index[6]~18_combout\,
	cout => \cmos1_reg_config_inst|reg_index[6]~19\);

-- Location: LCCOMB_X17_Y10_N18
\cmos1_reg_config_inst|reg_index[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[7]~20_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index[6]~19\ $ (GND))) # (!\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|reg_index[6]~19\ & VCC))
-- \cmos1_reg_config_inst|reg_index[7]~21\ = CARRY((\cmos1_reg_config_inst|reg_index\(7) & !\cmos1_reg_config_inst|reg_index[6]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datad => VCC,
	cin => \cmos1_reg_config_inst|reg_index[6]~19\,
	combout => \cmos1_reg_config_inst|reg_index[7]~20_combout\,
	cout => \cmos1_reg_config_inst|reg_index[7]~21\);

-- Location: LCCOMB_X17_Y10_N20
\cmos1_reg_config_inst|reg_index[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[8]~22_combout\ = \cmos1_reg_config_inst|reg_index\(8) $ (\cmos1_reg_config_inst|reg_index[7]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(8),
	cin => \cmos1_reg_config_inst|reg_index[7]~21\,
	combout => \cmos1_reg_config_inst|reg_index[8]~22_combout\);

-- Location: FF_X17_Y10_N21
\cmos1_reg_config_inst|reg_index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[8]~22_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(8));

-- Location: LCCOMB_X17_Y10_N2
\cmos1_reg_config_inst|i2c_data[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|i2c_data[22]~2_combout\ = (!\cmos1_reg_config_inst|reg_index\(8) & !\cmos1_reg_config_inst|reg_conf_done_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|reg_index\(8),
	datad => \cmos1_reg_config_inst|reg_conf_done_reg~q\,
	combout => \cmos1_reg_config_inst|i2c_data[22]~2_combout\);

-- Location: LCCOMB_X17_Y10_N30
\cmos1_reg_config_inst|reg_index[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_index[8]~24_combout\ = (\cmos1_reg_config_inst|config_step.10~q\ & (\cmos1_reg_config_inst|i2c_data[22]~2_combout\ & ((\cmos1_reg_config_inst|LessThan1~0_combout\) # (!\cmos1_reg_config_inst|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|config_step.10~q\,
	datab => \cmos1_reg_config_inst|Decoder0~1_combout\,
	datac => \cmos1_reg_config_inst|LessThan1~0_combout\,
	datad => \cmos1_reg_config_inst|i2c_data[22]~2_combout\,
	combout => \cmos1_reg_config_inst|reg_index[8]~24_combout\);

-- Location: FF_X17_Y10_N15
\cmos1_reg_config_inst|reg_index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[5]~16_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(5));

-- Location: FF_X17_Y10_N17
\cmos1_reg_config_inst|reg_index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[6]~18_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(6));

-- Location: FF_X17_Y10_N19
\cmos1_reg_config_inst|reg_index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[7]~20_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(7));

-- Location: LCCOMB_X17_Y10_N24
\cmos1_reg_config_inst|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|Decoder0~0_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|Decoder0~0_combout\);

-- Location: LCCOMB_X17_Y10_N22
\cmos1_reg_config_inst|i2c_data[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|i2c_data[22]~3_combout\ = (\cmos1_reg_config_inst|i2c_data[22]~2_combout\ & (((\cmos1_reg_config_inst|LessThan1~0_combout\) # (!\cmos1_reg_config_inst|Decoder0~0_combout\)) # (!\cmos1_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|Decoder0~0_combout\,
	datac => \cmos1_reg_config_inst|LessThan1~0_combout\,
	datad => \cmos1_reg_config_inst|i2c_data[22]~2_combout\,
	combout => \cmos1_reg_config_inst|i2c_data[22]~3_combout\);

-- Location: LCCOMB_X17_Y10_N28
\cmos1_reg_config_inst|reg_conf_done_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|reg_conf_done_reg~0_combout\ = !\cmos1_reg_config_inst|i2c_data[22]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	combout => \cmos1_reg_config_inst|reg_conf_done_reg~0_combout\);

-- Location: FF_X17_Y10_N29
\cmos1_reg_config_inst|reg_conf_done_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_conf_done_reg~0_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_conf_done_reg~q\);

-- Location: LCCOMB_X18_Y8_N20
\u1_CMOS_Capture|Frame_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_valid~0_combout\ = (\u1_CMOS_Capture|mCMOS_VSYNC~q\ & (\CMOS1_VSYNC~input_o\ & \cmos1_reg_config_inst|reg_conf_done_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|mCMOS_VSYNC~q\,
	datab => \CMOS1_VSYNC~input_o\,
	datad => \cmos1_reg_config_inst|reg_conf_done_reg~q\,
	combout => \u1_CMOS_Capture|Frame_valid~0_combout\);

-- Location: LCCOMB_X18_Y8_N24
\u1_CMOS_Capture|Frame_Cont[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[0]~6_combout\ = \u1_CMOS_Capture|Frame_Cont\(0) $ (((\u1_CMOS_Capture|Frame_valid~0_combout\ & ((!\u1_CMOS_Capture|Frame_Cont\(2)) # (!\u1_CMOS_Capture|Frame_Cont\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont\(3),
	datab => \u1_CMOS_Capture|Frame_Cont\(2),
	datac => \u1_CMOS_Capture|Frame_Cont\(0),
	datad => \u1_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u1_CMOS_Capture|Frame_Cont[0]~6_combout\);

-- Location: LCCOMB_X1_Y11_N4
\u2|oRST_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|oRST_0~0_combout\ = (\u2|Cont\(21)) # ((\u2|oRST_0~q\) # ((\u2|Cont\(20) & \u2|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(20),
	datab => \u2|Cont\(21),
	datac => \u2|oRST_0~q\,
	datad => \u2|Equal0~6_combout\,
	combout => \u2|oRST_0~0_combout\);

-- Location: FF_X1_Y11_N5
\u2|oRST_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|oRST_0~0_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|oRST_0~q\);

-- Location: CLKCTRL_G0
\u2|oRST_0~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u2|oRST_0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u2|oRST_0~clkctrl_outclk\);

-- Location: FF_X18_Y8_N25
\u1_CMOS_Capture|Frame_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Frame_Cont[0]~6_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Frame_Cont\(0));

-- Location: LCCOMB_X18_Y8_N8
\u1_CMOS_Capture|Frame_Cont[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[2]~2_combout\ = (\u1_CMOS_Capture|Frame_Cont\(2) & ((\u1_CMOS_Capture|Frame_Cont\(3)) # (!\u1_CMOS_Capture|Frame_Cont\(0)))) # (!\u1_CMOS_Capture|Frame_Cont\(2) & ((\u1_CMOS_Capture|Frame_Cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont\(3),
	datac => \u1_CMOS_Capture|Frame_Cont\(2),
	datad => \u1_CMOS_Capture|Frame_Cont\(0),
	combout => \u1_CMOS_Capture|Frame_Cont[2]~2_combout\);

-- Location: LCCOMB_X18_Y8_N4
\u1_CMOS_Capture|Frame_Cont[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_Cont[2]~3_combout\ = (\u1_CMOS_Capture|Frame_Cont\(1) & ((\u1_CMOS_Capture|Frame_valid~0_combout\ & (\u1_CMOS_Capture|Frame_Cont[2]~2_combout\)) # (!\u1_CMOS_Capture|Frame_valid~0_combout\ & ((\u1_CMOS_Capture|Frame_Cont\(2)))))) # 
-- (!\u1_CMOS_Capture|Frame_Cont\(1) & (((\u1_CMOS_Capture|Frame_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont\(1),
	datab => \u1_CMOS_Capture|Frame_Cont[2]~2_combout\,
	datac => \u1_CMOS_Capture|Frame_Cont\(2),
	datad => \u1_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u1_CMOS_Capture|Frame_Cont[2]~3_combout\);

-- Location: FF_X18_Y8_N5
\u1_CMOS_Capture|Frame_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Frame_Cont[2]~3_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Frame_Cont\(2));

-- Location: LCCOMB_X18_Y8_N12
\u1_CMOS_Capture|Frame_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Frame_valid~1_combout\ = (\u1_CMOS_Capture|Frame_valid~0_combout\ & (\u1_CMOS_Capture|Frame_Cont\(3) & (\u1_CMOS_Capture|Frame_Cont\(2)))) # (!\u1_CMOS_Capture|Frame_valid~0_combout\ & (((\u1_CMOS_Capture|Frame_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|Frame_Cont\(3),
	datab => \u1_CMOS_Capture|Frame_Cont\(2),
	datac => \u1_CMOS_Capture|Frame_valid~q\,
	datad => \u1_CMOS_Capture|Frame_valid~0_combout\,
	combout => \u1_CMOS_Capture|Frame_valid~1_combout\);

-- Location: FF_X18_Y8_N13
\u1_CMOS_Capture|Frame_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Frame_valid~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Frame_valid~q\);

-- Location: LCCOMB_X33_Y8_N12
\u1_CMOS_Capture|CMOS_oCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oCLK~0_combout\ = (\u1_CMOS_Capture|byte_state~q\ & (\u1_CMOS_Capture|Frame_valid~q\ & !\u1_CMOS_Capture|CMOS_oCLK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1_CMOS_Capture|byte_state~q\,
	datab => \u1_CMOS_Capture|Frame_valid~q\,
	datac => \u1_CMOS_Capture|CMOS_oCLK~q\,
	combout => \u1_CMOS_Capture|CMOS_oCLK~0_combout\);

-- Location: FF_X33_Y8_N13
\u1_CMOS_Capture|CMOS_oCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oCLK~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oCLK~q\);

-- Location: LCCOMB_X32_Y7_N14
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X32_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X29_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X33_Y8_N24
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\);

-- Location: FF_X33_Y8_N25
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4));

-- Location: FF_X32_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4));

-- Location: FF_X28_Y7_N25
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X33_Y8_N6
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\);

-- Location: FF_X33_Y8_N7
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7));

-- Location: LCCOMB_X32_Y7_N20
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\);

-- Location: FF_X32_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7));

-- Location: LCCOMB_X32_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4) & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4)) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: FF_X33_Y7_N19
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: FF_X28_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X31_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X31_Y7_N7
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6));

-- Location: FF_X32_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X32_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9)) # 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X32_Y7_N24
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X32_Y7_N25
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X28_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X28_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X28_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: FF_X29_Y8_N23
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X33_Y8_N16
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\);

-- Location: FF_X33_Y8_N17
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8));

-- Location: FF_X32_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8));

-- Location: LCCOMB_X33_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X33_Y7_N20
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\);

-- Location: FF_X33_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\);

-- Location: LCCOMB_X33_Y8_N22
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X33_Y8_N23
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X32_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10)) # 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8))))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X32_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X32_Y7_N2
\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u1_CMOS_Capture|CMOS_oCLK~q\ & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\) # 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u1_CMOS_Capture|CMOS_oCLK~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: FF_X33_Y8_N9
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LCCOMB_X33_Y7_N24
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X33_Y7_N25
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LCCOMB_X33_Y8_N4
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X33_Y8_N5
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2));

-- Location: LCCOMB_X33_Y7_N2
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X33_Y7_N3
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LCCOMB_X33_Y8_N26
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0) $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2) $ 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X33_Y8_N27
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: LCCOMB_X33_Y8_N18
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X33_Y8_N19
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LCCOMB_X33_Y8_N10
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X33_Y8_N14
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X33_Y8_N15
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LCCOMB_X32_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X32_Y7_N31
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X30_Y7_N2
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X30_Y7_N3
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X30_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\);

-- Location: FF_X30_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2));

-- Location: FF_X29_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2));

-- Location: LCCOMB_X33_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X33_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X33_Y7_N31
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LCCOMB_X32_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X32_Y7_N7
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X30_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X30_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X30_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\);

-- Location: FF_X30_Y7_N19
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5));

-- Location: LCCOMB_X29_Y7_N20
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\);

-- Location: FF_X29_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5));

-- Location: LCCOMB_X29_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X31_Y7_N22
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X31_Y7_N23
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X30_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\);

-- Location: FF_X30_Y7_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7));

-- Location: LCCOMB_X29_Y7_N2
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\);

-- Location: FF_X29_Y7_N3
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7));

-- Location: LCCOMB_X32_Y7_N26
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X32_Y7_N27
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X31_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X31_Y7_N19
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X28_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\);

-- Location: FF_X28_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4));

-- Location: LCCOMB_X29_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\);

-- Location: FF_X29_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4));

-- Location: LCCOMB_X29_Y7_N14
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7)) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X31_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\);

-- Location: FF_X31_Y7_N29
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X30_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\);

-- Location: FF_X30_Y7_N31
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10));

-- Location: FF_X29_Y7_N25
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10));

-- Location: LCCOMB_X31_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X31_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X30_Y7_N26
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\);

-- Location: FF_X30_Y7_N27
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8));

-- Location: LCCOMB_X29_Y7_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\);

-- Location: FF_X29_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8));

-- Location: LCCOMB_X29_Y7_N24
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X29_Y7_N30
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X32_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X32_Y7_N29
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X30_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X30_Y7_N1
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X30_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\);

-- Location: FF_X30_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1));

-- Location: FF_X29_Y7_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1));

-- Location: LCCOMB_X33_Y9_N8
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X33_Y9_N9
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X30_Y9_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3));

-- Location: LCCOMB_X30_Y9_N8
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\);

-- Location: FF_X30_Y9_N9
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3));

-- Location: LCCOMB_X33_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X33_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X30_Y7_N6
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X30_Y7_N7
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X30_Y9_N18
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\);

-- Location: FF_X30_Y9_N19
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0));

-- Location: LCCOMB_X30_Y9_N24
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\);

-- Location: FF_X30_Y9_N25
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0));

-- Location: LCCOMB_X30_Y9_N22
\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X29_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X29_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u6|IN_REQ~q\ & (\u6|WR_MASK\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|IN_REQ~q\,
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: LCCOMB_X28_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X28_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: FF_X28_Y7_N3
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: FF_X31_Y7_N27
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1));

-- Location: FF_X32_Y7_N23
\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1));

-- Location: LCCOMB_X32_Y7_N22
\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\);

-- Location: LCCOMB_X33_Y8_N0
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & \u1_CMOS_Capture|CMOS_oCLK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datad => \u1_CMOS_Capture|CMOS_oCLK~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X33_Y7_N28
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X33_Y7_N16
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X33_Y7_N17
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: LCCOMB_X33_Y7_N22
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X33_Y7_N23
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LCCOMB_X33_Y7_N12
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X33_Y7_N8
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X33_Y7_N9
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: LCCOMB_X33_Y7_N26
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\);

-- Location: FF_X33_Y7_N27
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\);

-- Location: LCCOMB_X33_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X33_Y7_N14
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\);

-- Location: FF_X33_Y7_N15
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\);

-- Location: LCCOMB_X33_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\);

-- Location: FF_X33_Y7_N11
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\);

-- Location: LCCOMB_X33_Y8_N28
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X33_Y8_N29
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LCCOMB_X31_Y7_N2
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: FF_X31_Y7_N3
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X30_Y7_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\);

-- Location: FF_X30_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9));

-- Location: FF_X29_Y7_N27
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9),
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9));

-- Location: LCCOMB_X30_Y9_N0
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\);

-- Location: FF_X30_Y9_N1
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8));

-- Location: LCCOMB_X29_Y7_N10
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X29_Y7_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X29_Y7_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: FF_X29_Y8_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X29_Y8_N0
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\);

-- Location: FF_X29_Y8_N1
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(8));

-- Location: LCCOMB_X29_Y8_N20
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: FF_X29_Y9_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(7));

-- Location: LCCOMB_X29_Y9_N0
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: FF_X29_Y9_N1
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(6));

-- Location: LCCOMB_X31_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X31_Y7_N1
\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X31_Y7_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\);

-- Location: FF_X31_Y7_N13
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6));

-- Location: LCCOMB_X31_Y7_N20
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\);

-- Location: FF_X31_Y7_N21
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6));

-- Location: LCCOMB_X30_Y9_N2
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X30_Y9_N26
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: FF_X30_Y9_N27
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5));

-- Location: LCCOMB_X29_Y8_N26
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y9_N4
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]~feeder_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]~feeder_combout\);

-- Location: FF_X29_Y9_N5
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(4));

-- Location: LCCOMB_X30_Y9_N6
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X30_Y9_N14
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: FF_X30_Y9_N15
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3));

-- Location: LCCOMB_X30_Y9_N28
\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: FF_X30_Y9_N29
\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2));

-- Location: FF_X29_Y7_N23
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X29_Y9_N8
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: FF_X29_Y9_N17
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(1));

-- Location: LCCOMB_X29_Y9_N2
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: FF_X29_Y9_N3
\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(0));

-- Location: LCCOMB_X29_Y9_N14
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0)) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(0),
	datad => VCC,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X29_Y9_N16
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1) & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(1) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\)) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(1)) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(1),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X29_Y9_N18
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(2) & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\)) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(2) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2)) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(2),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X29_Y9_N20
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(3) & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(3) & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(3),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X29_Y9_N22
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4) & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(4)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4) & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(4) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(4),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X29_Y9_N24
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(5) & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(5) & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(5),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X29_Y9_N26
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6) & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(6)))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6) & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(6) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(6),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X29_Y9_N28
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7) & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(7) & 
-- !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\)) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7) & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(7)) # 
-- (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(7),
	datad => VCC,
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X29_Y9_N30
\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8) $ (\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ $ 
-- (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a\(8),
	cin => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X31_Y21_N14
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: IOIBUF_X23_Y24_N8
\CMOS2_VSYNC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_VSYNC,
	o => \CMOS2_VSYNC~input_o\);

-- Location: FF_X30_Y19_N1
COMS2_VSYNC_REG1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \CMOS2_VSYNC~input_o\,
	clrn => \RST_N~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMS2_VSYNC_REG1~q\);

-- Location: LCCOMB_X30_Y19_N22
\COMS2_VSYNC_REG2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMS2_VSYNC_REG2~feeder_combout\ = \COMS2_VSYNC_REG1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMS2_VSYNC_REG1~q\,
	combout => \COMS2_VSYNC_REG2~feeder_combout\);

-- Location: FF_X30_Y19_N23
COMS2_VSYNC_REG2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMS2_VSYNC_REG2~feeder_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMS2_VSYNC_REG2~q\);

-- Location: LCCOMB_X30_Y19_N14
\Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (\COMS2_VSYNC_REG2~q\ & !\COMS2_VSYNC_REG1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMS2_VSYNC_REG2~q\,
	datad => \COMS2_VSYNC_REG1~q\,
	combout => \Equal1~0_combout\);

-- Location: CLKCTRL_G5
\Equal1~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Equal1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Equal1~0clkctrl_outclk\);

-- Location: LCCOMB_X31_Y19_N30
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X30_Y19_N8
\u6|WR_MASK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|WR_MASK~0_combout\ = (!\u6|mWR_DONE~q\ & (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mWR_DONE~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|WR_MASK~0_combout\);

-- Location: LCCOMB_X29_Y15_N4
\u6|ST[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[5]~15_combout\ = (!\u6|Pre_WR~q\ & \u6|mWR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Pre_WR~q\,
	datad => \u6|mWR~q\,
	combout => \u6|ST[5]~15_combout\);

-- Location: LCCOMB_X24_Y16_N12
\u6|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal5~3_combout\ = (!\u6|ST\(0) & (\u6|Equal5~2_combout\ & !\u6|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(0),
	datac => \u6|Equal5~2_combout\,
	datad => \u6|ST\(1),
	combout => \u6|Equal5~3_combout\);

-- Location: LCCOMB_X29_Y15_N20
\u6|Read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Read~0_combout\ = (\u6|Equal5~3_combout\ & ((\u6|Equal2~0_combout\) # ((!\u6|ST[5]~15_combout\ & \u6|Read~q\)))) # (!\u6|Equal5~3_combout\ & (((\u6|Read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal2~0_combout\,
	datab => \u6|ST[5]~15_combout\,
	datac => \u6|Equal5~3_combout\,
	datad => \u6|Read~q\,
	combout => \u6|Read~0_combout\);

-- Location: LCCOMB_X29_Y15_N8
\u6|Read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Read~1_combout\ = \u6|Read~0_combout\ $ (((!\u6|Equal4~0_combout\ & \u6|Read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|Equal4~0_combout\,
	datac => \u6|Read~q\,
	datad => \u6|Read~0_combout\,
	combout => \u6|Read~1_combout\);

-- Location: FF_X29_Y15_N9
\u6|Read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Read~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|Read~q\);

-- Location: LCCOMB_X29_Y15_N14
\u6|mRD_DONE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD_DONE~0_combout\ = (\u6|Read~q\ & ((\u6|mRD_DONE~q\) # ((!\u6|Equal7~1_combout\ & !\u6|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal7~1_combout\,
	datab => \u6|Equal4~0_combout\,
	datac => \u6|mRD_DONE~q\,
	datad => \u6|Read~q\,
	combout => \u6|mRD_DONE~0_combout\);

-- Location: FF_X29_Y15_N15
\u6|mRD_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mRD_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mRD_DONE~q\);

-- Location: LCCOMB_X32_Y14_N0
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X25_Y10_N4
\u1|V_Cont[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[0]~10_combout\ = \u1|V_Cont\(0) $ (VCC)
-- \u1|V_Cont[0]~11\ = CARRY(\u1|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(0),
	datad => VCC,
	combout => \u1|V_Cont[0]~10_combout\,
	cout => \u1|V_Cont[0]~11\);

-- Location: LCCOMB_X18_Y13_N4
\u2|oRST_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|oRST_3~0_combout\ = (\u2|oRST_3~q\) # ((\u2|Cont\(21) & (\u2|Cont\(20) & \u2|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Cont\(21),
	datab => \u2|Cont\(20),
	datac => \u2|oRST_3~q\,
	datad => \u2|Equal0~6_combout\,
	combout => \u2|oRST_3~0_combout\);

-- Location: FF_X18_Y13_N5
\u2|oRST_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u2|oRST_3~0_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|oRST_3~q\);

-- Location: LCCOMB_X25_Y10_N8
\u1|V_Cont[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[2]~14_combout\ = (\u1|V_Cont\(2) & (\u1|V_Cont[1]~13\ $ (GND))) # (!\u1|V_Cont\(2) & (!\u1|V_Cont[1]~13\ & VCC))
-- \u1|V_Cont[2]~15\ = CARRY((\u1|V_Cont\(2) & !\u1|V_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(2),
	datad => VCC,
	cin => \u1|V_Cont[1]~13\,
	combout => \u1|V_Cont[2]~14_combout\,
	cout => \u1|V_Cont[2]~15\);

-- Location: LCCOMB_X31_Y9_N0
\u1|H_Cont[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[0]~10_combout\ = \u1|H_Cont\(0) $ (VCC)
-- \u1|H_Cont[0]~11\ = CARRY(\u1|H_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(0),
	datad => VCC,
	combout => \u1|H_Cont[0]~10_combout\,
	cout => \u1|H_Cont[0]~11\);

-- Location: LCCOMB_X31_Y9_N2
\u1|H_Cont[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[1]~12_combout\ = (\u1|H_Cont\(1) & (!\u1|H_Cont[0]~11\)) # (!\u1|H_Cont\(1) & ((\u1|H_Cont[0]~11\) # (GND)))
-- \u1|H_Cont[1]~13\ = CARRY((!\u1|H_Cont[0]~11\) # (!\u1|H_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(1),
	datad => VCC,
	cin => \u1|H_Cont[0]~11\,
	combout => \u1|H_Cont[1]~12_combout\,
	cout => \u1|H_Cont[1]~13\);

-- Location: LCCOMB_X31_Y9_N6
\u1|H_Cont[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[3]~16_combout\ = (\u1|H_Cont\(3) & (!\u1|H_Cont[2]~15\)) # (!\u1|H_Cont\(3) & ((\u1|H_Cont[2]~15\) # (GND)))
-- \u1|H_Cont[3]~17\ = CARRY((!\u1|H_Cont[2]~15\) # (!\u1|H_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(3),
	datad => VCC,
	cin => \u1|H_Cont[2]~15\,
	combout => \u1|H_Cont[3]~16_combout\,
	cout => \u1|H_Cont[3]~17\);

-- Location: LCCOMB_X31_Y9_N8
\u1|H_Cont[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[4]~18_combout\ = (\u1|H_Cont\(4) & (\u1|H_Cont[3]~17\ $ (GND))) # (!\u1|H_Cont\(4) & (!\u1|H_Cont[3]~17\ & VCC))
-- \u1|H_Cont[4]~19\ = CARRY((\u1|H_Cont\(4) & !\u1|H_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(4),
	datad => VCC,
	cin => \u1|H_Cont[3]~17\,
	combout => \u1|H_Cont[4]~18_combout\,
	cout => \u1|H_Cont[4]~19\);

-- Location: FF_X31_Y9_N9
\u1|H_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[4]~18_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(4));

-- Location: LCCOMB_X31_Y9_N10
\u1|H_Cont[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[5]~20_combout\ = (\u1|H_Cont\(5) & (!\u1|H_Cont[4]~19\)) # (!\u1|H_Cont\(5) & ((\u1|H_Cont[4]~19\) # (GND)))
-- \u1|H_Cont[5]~21\ = CARRY((!\u1|H_Cont[4]~19\) # (!\u1|H_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(5),
	datad => VCC,
	cin => \u1|H_Cont[4]~19\,
	combout => \u1|H_Cont[5]~20_combout\,
	cout => \u1|H_Cont[5]~21\);

-- Location: LCCOMB_X31_Y9_N12
\u1|H_Cont[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[6]~22_combout\ = (\u1|H_Cont\(6) & (\u1|H_Cont[5]~21\ $ (GND))) # (!\u1|H_Cont\(6) & (!\u1|H_Cont[5]~21\ & VCC))
-- \u1|H_Cont[6]~23\ = CARRY((\u1|H_Cont\(6) & !\u1|H_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(6),
	datad => VCC,
	cin => \u1|H_Cont[5]~21\,
	combout => \u1|H_Cont[6]~22_combout\,
	cout => \u1|H_Cont[6]~23\);

-- Location: LCCOMB_X31_Y9_N14
\u1|H_Cont[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[7]~24_combout\ = (\u1|H_Cont\(7) & (!\u1|H_Cont[6]~23\)) # (!\u1|H_Cont\(7) & ((\u1|H_Cont[6]~23\) # (GND)))
-- \u1|H_Cont[7]~25\ = CARRY((!\u1|H_Cont[6]~23\) # (!\u1|H_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(7),
	datad => VCC,
	cin => \u1|H_Cont[6]~23\,
	combout => \u1|H_Cont[7]~24_combout\,
	cout => \u1|H_Cont[7]~25\);

-- Location: FF_X31_Y9_N15
\u1|H_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[7]~24_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(7));

-- Location: LCCOMB_X31_Y9_N16
\u1|H_Cont[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[8]~26_combout\ = (\u1|H_Cont\(8) & (\u1|H_Cont[7]~25\ $ (GND))) # (!\u1|H_Cont\(8) & (!\u1|H_Cont[7]~25\ & VCC))
-- \u1|H_Cont[8]~27\ = CARRY((\u1|H_Cont\(8) & !\u1|H_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(8),
	datad => VCC,
	cin => \u1|H_Cont[7]~25\,
	combout => \u1|H_Cont[8]~26_combout\,
	cout => \u1|H_Cont[8]~27\);

-- Location: FF_X31_Y9_N17
\u1|H_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[8]~26_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(8));

-- Location: LCCOMB_X31_Y9_N18
\u1|H_Cont[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[9]~28_combout\ = \u1|H_Cont\(9) $ (\u1|H_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(9),
	cin => \u1|H_Cont[8]~27\,
	combout => \u1|H_Cont[9]~28_combout\);

-- Location: FF_X31_Y9_N19
\u1|H_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[9]~28_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(9));

-- Location: LCCOMB_X31_Y9_N30
\u1|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan6~0_combout\ = (\u1|H_Cont\(8) & \u1|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|H_Cont\(8),
	datad => \u1|H_Cont\(9),
	combout => \u1|LessThan6~0_combout\);

-- Location: FF_X31_Y9_N13
\u1|H_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[6]~22_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(6));

-- Location: LCCOMB_X31_Y9_N24
\u1|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan6~1_combout\ = (\u1|LessThan6~0_combout\ & ((\u1|H_Cont\(5)) # ((\u1|H_Cont\(7)) # (\u1|H_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(5),
	datab => \u1|H_Cont\(7),
	datac => \u1|LessThan6~0_combout\,
	datad => \u1|H_Cont\(6),
	combout => \u1|LessThan6~1_combout\);

-- Location: FF_X31_Y9_N3
\u1|H_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[1]~12_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(1));

-- Location: LCCOMB_X31_Y9_N4
\u1|H_Cont[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|H_Cont[2]~14_combout\ = (\u1|H_Cont\(2) & (\u1|H_Cont[1]~13\ $ (GND))) # (!\u1|H_Cont\(2) & (!\u1|H_Cont[1]~13\ & VCC))
-- \u1|H_Cont[2]~15\ = CARRY((\u1|H_Cont\(2) & !\u1|H_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(2),
	datad => VCC,
	cin => \u1|H_Cont[1]~13\,
	combout => \u1|H_Cont[2]~14_combout\,
	cout => \u1|H_Cont[2]~15\);

-- Location: FF_X31_Y9_N5
\u1|H_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[2]~14_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(2));

-- Location: FF_X31_Y9_N7
\u1|H_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[3]~16_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(3));

-- Location: LCCOMB_X31_Y9_N28
\u1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~2_combout\ = (!\u1|H_Cont\(5) & (!\u1|H_Cont\(7) & (!\u1|H_Cont\(4) & !\u1|H_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(5),
	datab => \u1|H_Cont\(7),
	datac => \u1|H_Cont\(4),
	datad => \u1|H_Cont\(6),
	combout => \u1|Equal0~2_combout\);

-- Location: FF_X31_Y9_N1
\u1|H_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[0]~10_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(0));

-- Location: LCCOMB_X30_Y11_N2
\u1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~3_combout\ = (!\u1|H_Cont\(9) & (!\u1|H_Cont\(0) & (!\u1|H_Cont\(8) & !\u1|H_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(9),
	datab => \u1|H_Cont\(0),
	datac => \u1|H_Cont\(8),
	datad => \u1|H_Cont\(1),
	combout => \u1|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y11_N20
\u1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~4_combout\ = (!\u1|H_Cont\(2) & (!\u1|H_Cont\(3) & (\u1|Equal0~2_combout\ & \u1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(2),
	datab => \u1|H_Cont\(3),
	datac => \u1|Equal0~2_combout\,
	datad => \u1|Equal0~3_combout\,
	combout => \u1|Equal0~4_combout\);

-- Location: FF_X25_Y10_N9
\u1|V_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[2]~14_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(2));

-- Location: LCCOMB_X25_Y10_N6
\u1|V_Cont[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[1]~12_combout\ = (\u1|V_Cont\(1) & (!\u1|V_Cont[0]~11\)) # (!\u1|V_Cont\(1) & ((\u1|V_Cont[0]~11\) # (GND)))
-- \u1|V_Cont[1]~13\ = CARRY((!\u1|V_Cont[0]~11\) # (!\u1|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(1),
	datad => VCC,
	cin => \u1|V_Cont[0]~11\,
	combout => \u1|V_Cont[1]~12_combout\,
	cout => \u1|V_Cont[1]~13\);

-- Location: FF_X25_Y10_N7
\u1|V_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[1]~12_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(1));

-- Location: LCCOMB_X25_Y10_N28
\u1|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan8~1_combout\ = (((!\u1|V_Cont\(0) & !\u1|V_Cont\(1))) # (!\u1|V_Cont\(2))) # (!\u1|V_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(3),
	datab => \u1|V_Cont\(0),
	datac => \u1|V_Cont\(2),
	datad => \u1|V_Cont\(1),
	combout => \u1|LessThan8~1_combout\);

-- Location: LCCOMB_X25_Y10_N0
\u1|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan8~0_combout\ = (!\u1|V_Cont\(4) & (!\u1|V_Cont\(8) & (!\u1|V_Cont\(7) & !\u1|V_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(4),
	datab => \u1|V_Cont\(8),
	datac => \u1|V_Cont\(7),
	datad => \u1|V_Cont\(6),
	combout => \u1|LessThan8~0_combout\);

-- Location: LCCOMB_X25_Y10_N2
\u1|LessThan8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan8~2_combout\ = (\u1|V_Cont\(9) & (((\u1|V_Cont\(5)) # (!\u1|LessThan8~0_combout\)) # (!\u1|LessThan8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(9),
	datab => \u1|LessThan8~1_combout\,
	datac => \u1|V_Cont\(5),
	datad => \u1|LessThan8~0_combout\,
	combout => \u1|LessThan8~2_combout\);

-- Location: FF_X25_Y10_N5
\u1|V_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[0]~10_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(0));

-- Location: LCCOMB_X25_Y10_N12
\u1|V_Cont[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[4]~18_combout\ = (\u1|V_Cont\(4) & (\u1|V_Cont[3]~17\ $ (GND))) # (!\u1|V_Cont\(4) & (!\u1|V_Cont[3]~17\ & VCC))
-- \u1|V_Cont[4]~19\ = CARRY((\u1|V_Cont\(4) & !\u1|V_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(4),
	datad => VCC,
	cin => \u1|V_Cont[3]~17\,
	combout => \u1|V_Cont[4]~18_combout\,
	cout => \u1|V_Cont[4]~19\);

-- Location: FF_X25_Y10_N13
\u1|V_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[4]~18_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(4));

-- Location: LCCOMB_X25_Y10_N14
\u1|V_Cont[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[5]~20_combout\ = (\u1|V_Cont\(5) & (!\u1|V_Cont[4]~19\)) # (!\u1|V_Cont\(5) & ((\u1|V_Cont[4]~19\) # (GND)))
-- \u1|V_Cont[5]~21\ = CARRY((!\u1|V_Cont[4]~19\) # (!\u1|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(5),
	datad => VCC,
	cin => \u1|V_Cont[4]~19\,
	combout => \u1|V_Cont[5]~20_combout\,
	cout => \u1|V_Cont[5]~21\);

-- Location: FF_X25_Y10_N15
\u1|V_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[5]~20_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(5));

-- Location: LCCOMB_X25_Y10_N16
\u1|V_Cont[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[6]~22_combout\ = (\u1|V_Cont\(6) & (\u1|V_Cont[5]~21\ $ (GND))) # (!\u1|V_Cont\(6) & (!\u1|V_Cont[5]~21\ & VCC))
-- \u1|V_Cont[6]~23\ = CARRY((\u1|V_Cont\(6) & !\u1|V_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(6),
	datad => VCC,
	cin => \u1|V_Cont[5]~21\,
	combout => \u1|V_Cont[6]~22_combout\,
	cout => \u1|V_Cont[6]~23\);

-- Location: FF_X25_Y10_N17
\u1|V_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[6]~22_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(6));

-- Location: LCCOMB_X25_Y10_N18
\u1|V_Cont[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[7]~24_combout\ = (\u1|V_Cont\(7) & (!\u1|V_Cont[6]~23\)) # (!\u1|V_Cont\(7) & ((\u1|V_Cont[6]~23\) # (GND)))
-- \u1|V_Cont[7]~25\ = CARRY((!\u1|V_Cont[6]~23\) # (!\u1|V_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(7),
	datad => VCC,
	cin => \u1|V_Cont[6]~23\,
	combout => \u1|V_Cont[7]~24_combout\,
	cout => \u1|V_Cont[7]~25\);

-- Location: FF_X25_Y10_N19
\u1|V_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[7]~24_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(7));

-- Location: LCCOMB_X25_Y10_N20
\u1|V_Cont[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[8]~26_combout\ = (\u1|V_Cont\(8) & (\u1|V_Cont[7]~25\ $ (GND))) # (!\u1|V_Cont\(8) & (!\u1|V_Cont[7]~25\ & VCC))
-- \u1|V_Cont[8]~27\ = CARRY((\u1|V_Cont\(8) & !\u1|V_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(8),
	datad => VCC,
	cin => \u1|V_Cont[7]~25\,
	combout => \u1|V_Cont[8]~26_combout\,
	cout => \u1|V_Cont[8]~27\);

-- Location: FF_X25_Y10_N21
\u1|V_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[8]~26_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(8));

-- Location: LCCOMB_X25_Y10_N22
\u1|V_Cont[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|V_Cont[9]~28_combout\ = \u1|V_Cont\(9) $ (\u1|V_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(9),
	cin => \u1|V_Cont[8]~27\,
	combout => \u1|V_Cont[9]~28_combout\);

-- Location: FF_X25_Y10_N23
\u1|V_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|V_Cont[9]~28_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan8~2_combout\,
	ena => \u1|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|V_Cont\(9));

-- Location: LCCOMB_X30_Y11_N16
\u1|oVGA_V_SYNC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_V_SYNC~0_combout\ = (\u1|Equal0~4_combout\ & ((\u1|LessThan5~0_combout\) # ((\u1|V_Cont\(9))))) # (!\u1|Equal0~4_combout\ & (((\u1|oVGA_V_SYNC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan5~0_combout\,
	datab => \u1|V_Cont\(9),
	datac => \u1|oVGA_V_SYNC~q\,
	datad => \u1|Equal0~4_combout\,
	combout => \u1|oVGA_V_SYNC~0_combout\);

-- Location: FF_X30_Y11_N17
\u1|oVGA_V_SYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oVGA_V_SYNC~0_combout\,
	clrn => \u2|oRST_3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oVGA_V_SYNC~q\);

-- Location: LCCOMB_X32_Y15_N16
\VGA_VSYNC_REG1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \VGA_VSYNC_REG1~feeder_combout\ = \u1|oVGA_V_SYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|oVGA_V_SYNC~q\,
	combout => \VGA_VSYNC_REG1~feeder_combout\);

-- Location: FF_X32_Y15_N17
VGA_VSYNC_REG1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_VSYNC_REG1~feeder_combout\,
	clrn => \RST_N~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_VSYNC_REG1~q\);

-- Location: FF_X33_Y15_N29
VGA_VSYNC_REG2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_VSYNC_REG1~q\,
	clrn => \RST_N~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_VSYNC_REG2~q\);

-- Location: LCCOMB_X32_Y15_N26
\Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (!\VGA_VSYNC_REG1~q\ & \VGA_VSYNC_REG2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_VSYNC_REG1~q\,
	datab => \VGA_VSYNC_REG2~q\,
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X29_Y15_N28
\u6|RD_MASK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|RD_MASK~1_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ & (!\u6|mRD_DONE~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	datac => \u6|mRD_DONE~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u6|RD_MASK~1_combout\);

-- Location: LCCOMB_X29_Y15_N12
\u6|read_fifo2|dcfifo_component|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ & !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout\);

-- Location: LCCOMB_X29_Y15_N16
\u6|mRD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~2_combout\ = (\u6|mRD~1_combout\) # ((\Equal0~0_combout\) # ((\Equal1~0_combout\) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mRD~1_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal1~0_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout\,
	combout => \u6|mRD~2_combout\);

-- Location: LCCOMB_X29_Y15_N30
\u6|mRD~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~3_combout\ = (\u6|mRD_DONE~q\) # ((!\u6|RD_MASK\(1) & (\u6|Equal5~3_combout\ & !\u6|mRD~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|RD_MASK\(1),
	datab => \u6|mRD_DONE~q\,
	datac => \u6|Equal5~3_combout\,
	datad => \u6|mRD~2_combout\,
	combout => \u6|mRD~3_combout\);

-- Location: FF_X29_Y15_N29
\u6|RD_MASK[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|RD_MASK~1_combout\,
	ena => \u6|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|RD_MASK\(0));

-- Location: LCCOMB_X31_Y15_N30
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\);

-- Location: FF_X31_Y15_N31
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\);

-- Location: LCCOMB_X31_Y15_N2
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X31_Y15_N22
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\);

-- Location: FF_X31_Y15_N23
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\);

-- Location: LCCOMB_X32_Y15_N0
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X32_Y15_N1
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2));

-- Location: LCCOMB_X31_Y15_N18
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X31_Y15_N24
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X31_Y15_N25
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LCCOMB_X31_Y15_N4
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X31_Y15_N5
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LCCOMB_X31_Y15_N16
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X31_Y15_N17
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: LCCOMB_X32_Y14_N6
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X32_Y14_N7
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LCCOMB_X32_Y14_N22
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1) $ 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X32_Y14_N23
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: LCCOMB_X32_Y14_N10
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X32_Y14_N11
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LCCOMB_X32_Y14_N28
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X32_Y14_N29
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X29_Y12_N30
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X29_Y12_N20
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X29_Y12_N21
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: LCCOMB_X30_Y12_N22
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X29_Y12_N12
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X29_Y12_N13
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LCCOMB_X30_Y12_N6
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X30_Y12_N7
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LCCOMB_X28_Y12_N2
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X28_Y12_N3
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: LCCOMB_X29_Y12_N28
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X28_Y12_N28
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X28_Y12_N8
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X28_Y12_N9
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: LCCOMB_X28_Y12_N10
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X28_Y12_N20
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X28_Y12_N21
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: LCCOMB_X28_Y12_N4
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X28_Y12_N5
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: LCCOMB_X29_Y12_N2
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X29_Y12_N3
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: LCCOMB_X28_Y12_N16
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) $ 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X29_Y12_N1
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LCCOMB_X29_Y12_N0
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & (\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X29_Y12_N26
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X29_Y12_N27
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LCCOMB_X29_Y12_N6
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X29_Y12_N22
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X29_Y12_N23
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: LCCOMB_X28_Y12_N22
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X28_Y12_N23
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: LCCOMB_X29_Y12_N8
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X29_Y12_N9
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: FF_X31_Y13_N29
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: FF_X31_Y14_N25
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X31_Y12_N14
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X31_Y12_N15
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X31_Y12_N9
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4));

-- Location: FF_X30_Y12_N3
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4));

-- Location: LCCOMB_X32_Y14_N18
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X32_Y14_N19
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X32_Y14_N25
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X31_Y12_N22
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\);

-- Location: FF_X31_Y12_N23
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7));

-- Location: LCCOMB_X30_Y12_N12
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\);

-- Location: FF_X30_Y12_N13
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7));

-- Location: LCCOMB_X30_Y12_N2
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X28_Y12_N14
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: FF_X28_Y12_N15
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X31_Y14_N21
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X31_Y12_N26
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X31_Y12_N27
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X31_Y12_N1
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2));

-- Location: FF_X30_Y12_N15
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2));

-- Location: LCCOMB_X31_Y15_N6
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X31_Y15_N10
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X31_Y15_N11
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LCCOMB_X31_Y15_N12
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X31_Y15_N13
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X31_Y12_N24
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X31_Y12_N25
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X31_Y12_N6
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\);

-- Location: FF_X31_Y12_N7
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5));

-- Location: LCCOMB_X30_Y12_N24
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\);

-- Location: FF_X30_Y12_N25
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5));

-- Location: LCCOMB_X30_Y12_N14
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X28_Y12_N26
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X28_Y12_N27
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: FF_X31_Y14_N31
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X32_Y12_N4
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X32_Y12_N5
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X31_Y12_N12
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\);

-- Location: FF_X31_Y12_N13
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8));

-- Location: FF_X30_Y12_N19
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8));

-- Location: LCCOMB_X32_Y15_N4
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\);

-- Location: FF_X32_Y15_N5
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: FF_X29_Y12_N19
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10));

-- Location: LCCOMB_X29_Y12_N24
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\);

-- Location: FF_X29_Y12_N25
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10));

-- Location: LCCOMB_X30_Y12_N18
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X30_Y12_N4
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X31_Y12_N4
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X31_Y12_N5
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X31_Y12_N31
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1));

-- Location: FF_X30_Y12_N27
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1));

-- Location: LCCOMB_X28_Y12_N12
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: FF_X28_Y12_N13
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X30_Y12_N26
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\);

-- Location: LCCOMB_X32_Y14_N2
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X32_Y14_N3
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X31_Y13_N30
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X31_Y13_N31
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: FF_X31_Y12_N11
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0));

-- Location: FF_X30_Y12_N11
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0));

-- Location: FF_X31_Y14_N13
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X31_Y12_N2
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X31_Y12_N3
\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X31_Y12_N28
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\);

-- Location: FF_X31_Y12_N29
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3));

-- Location: LCCOMB_X30_Y12_N16
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\);

-- Location: FF_X30_Y12_N17
\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3));

-- Location: LCCOMB_X30_Y12_N10
\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X30_Y12_N0
\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u1|oRequest~q\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRequest~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X29_Y12_N31
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LCCOMB_X29_Y12_N4
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X29_Y12_N5
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: FF_X30_Y12_N29
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0));

-- Location: LCCOMB_X30_Y12_N8
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout\);

-- Location: FF_X30_Y12_N9
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0));

-- Location: LCCOMB_X29_Y12_N14
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X29_Y12_N15
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X30_Y14_N10
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\);

-- Location: FF_X30_Y14_N11
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3));

-- Location: LCCOMB_X31_Y14_N2
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\);

-- Location: FF_X31_Y14_N3
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X31_Y14_N12
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0) & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X31_Y14_N30
\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X30_Y14_N14
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\);

-- Location: FF_X30_Y14_N15
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7));

-- Location: LCCOMB_X31_Y14_N18
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\);

-- Location: FF_X31_Y14_N19
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7));

-- Location: LCCOMB_X31_Y14_N24
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4)) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X32_Y14_N26
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\);

-- Location: FF_X32_Y14_N27
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8));

-- Location: LCCOMB_X31_Y14_N4
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\);

-- Location: FF_X31_Y14_N5
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8));

-- Location: LCCOMB_X28_Y12_N24
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: FF_X28_Y12_N25
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X32_Y14_N12
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout\);

-- Location: FF_X32_Y14_N13
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10));

-- Location: FF_X31_Y14_N9
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10));

-- Location: LCCOMB_X31_Y14_N8
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) $ 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8)) # (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: FF_X29_Y12_N17
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: FF_X30_Y14_N19
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2));

-- Location: LCCOMB_X31_Y14_N14
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\);

-- Location: FF_X31_Y14_N15
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X32_Y14_N16
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\);

-- Location: FF_X32_Y14_N17
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5));

-- Location: LCCOMB_X31_Y14_N10
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: FF_X31_Y14_N11
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5));

-- Location: LCCOMB_X31_Y14_N20
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5)) # (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X31_Y14_N16
\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X31_Y14_N0
\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u6|OUT_VALID~q\ & (\u6|RD_MASK\(0) & ((\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|OUT_VALID~q\,
	datab => \u6|RD_MASK\(0),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: FF_X32_Y14_N1
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LCCOMB_X32_Y15_N6
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X32_Y15_N22
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X32_Y15_N23
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LCCOMB_X31_Y15_N28
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X31_Y15_N8
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X31_Y15_N9
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: LCCOMB_X31_Y15_N20
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X31_Y15_N0
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\);

-- Location: FF_X31_Y15_N1
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\);

-- Location: LCCOMB_X31_Y15_N14
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\);

-- Location: FF_X31_Y15_N15
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\);

-- Location: LCCOMB_X32_Y15_N24
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X32_Y15_N25
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X32_Y15_N28
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: FF_X32_Y15_N29
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8));

-- Location: LCCOMB_X28_Y12_N6
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X28_Y12_N7
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: LCCOMB_X28_Y12_N0
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: FF_X28_Y12_N1
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X30_Y14_N6
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\);

-- Location: FF_X30_Y14_N7
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9));

-- Location: FF_X31_Y14_N27
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9));

-- Location: LCCOMB_X30_Y14_N26
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\);

-- Location: FF_X30_Y14_N27
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(8));

-- Location: LCCOMB_X32_Y15_N12
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(7),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: FF_X29_Y14_N15
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7));

-- Location: LCCOMB_X30_Y13_N28
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: FF_X30_Y13_N29
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X30_Y14_N0
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X30_Y14_N1
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6));

-- Location: FF_X31_Y14_N29
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6),
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X31_Y14_N22
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X30_Y14_N12
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: FF_X30_Y14_N13
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(6));

-- Location: LCCOMB_X32_Y14_N20
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X32_Y14_N21
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X29_Y14_N24
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: FF_X29_Y14_N25
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5));

-- Location: LCCOMB_X29_Y12_N10
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: FF_X29_Y12_N11
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X30_Y14_N20
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\);

-- Location: FF_X30_Y14_N21
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4));

-- Location: LCCOMB_X30_Y14_N8
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout\);

-- Location: FF_X30_Y14_N9
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4));

-- Location: LCCOMB_X30_Y14_N28
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: FF_X30_Y14_N29
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(4));

-- Location: LCCOMB_X29_Y14_N30
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(4),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y14_N28
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: FF_X29_Y14_N29
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3));

-- Location: LCCOMB_X30_Y14_N16
\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: FF_X30_Y14_N17
\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(2));

-- Location: LCCOMB_X29_Y14_N26
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ $ 
-- (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: FF_X29_Y14_N3
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1));

-- Location: LCCOMB_X29_Y14_N20
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: FF_X29_Y14_N21
\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0));

-- Location: LCCOMB_X29_Y14_N0
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0)) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(0),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(0),
	datad => VCC,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X29_Y14_N2
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(1) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(1) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(1),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(1),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X29_Y14_N4
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(2)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(2) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(2),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(2),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X29_Y14_N6
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(3) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(3) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(3),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(3),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X29_Y14_N8
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(4)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(4) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(4),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(4),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X29_Y14_N10
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(5) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(5) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(5),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(5),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X29_Y14_N12
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(6)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(6) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(6),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(6),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X29_Y14_N14
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(7) & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\) # 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7)))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(7) & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7) & 
-- !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(7),
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(7),
	datad => VCC,
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X29_Y14_N16
\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8) $ (\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a\(8),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a\(8),
	cin => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X29_Y15_N26
\u6|RD_MASK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|RD_MASK~0_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ & (!\u6|mRD_DONE~q\ & !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	datac => \u6|mRD_DONE~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u6|RD_MASK~0_combout\);

-- Location: FF_X29_Y15_N27
\u6|RD_MASK[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|RD_MASK~0_combout\,
	ena => \u6|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|RD_MASK\(1));

-- Location: LCCOMB_X29_Y15_N24
\u6|mWR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mWR~1_combout\ = (\u6|mWR_DONE~q\) # ((\u6|Equal5~3_combout\ & (!\u6|RD_MASK\(1) & !\u6|mRD~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datab => \u6|mWR_DONE~q\,
	datac => \u6|RD_MASK\(1),
	datad => \u6|mRD~2_combout\,
	combout => \u6|mWR~1_combout\);

-- Location: FF_X30_Y19_N9
\u6|WR_MASK[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|WR_MASK~0_combout\,
	ena => \u6|mWR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|WR_MASK\(1));

-- Location: LCCOMB_X30_Y20_N14
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X30_Y20_N15
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: FF_X30_Y20_N3
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X31_Y20_N0
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X31_Y20_N1
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: FF_X30_Y20_N21
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0));

-- Location: LCCOMB_X30_Y20_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\);

-- Location: FF_X30_Y20_N11
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0));

-- Location: LCCOMB_X30_Y20_N2
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X30_Y20_N30
\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X31_Y19_N17
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X31_Y22_N26
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X31_Y22_N27
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X31_Y19_N18
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\);

-- Location: FF_X31_Y19_N19
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2));

-- Location: LCCOMB_X31_Y19_N14
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\);

-- Location: FF_X31_Y19_N15
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2));

-- Location: FF_X32_Y20_N1
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3));

-- Location: LCCOMB_X30_Y21_N0
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\);

-- Location: FF_X30_Y21_N1
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X32_Y20_N22
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\);

-- Location: FF_X32_Y20_N23
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0));

-- Location: FF_X30_Y21_N11
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0));

-- Location: LCCOMB_X31_Y21_N18
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X31_Y21_N19
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X30_Y21_N10
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)) # (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X32_Y21_N24
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X32_Y21_N25
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X30_Y19_N26
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X30_Y19_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X29_Y19_N14
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X29_Y19_N15
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: FF_X29_Y19_N1
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X31_Y21_N16
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X31_Y21_N17
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6));

-- Location: FF_X32_Y21_N15
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X32_Y21_N14
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9)) # 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X29_Y19_N24
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X29_Y19_N28
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X29_Y19_N29
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: LCCOMB_X31_Y19_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X31_Y19_N11
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: LCCOMB_X30_Y19_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X29_Y19_N20
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X29_Y19_N21
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: LCCOMB_X29_Y19_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: FF_X29_Y19_N11
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: FF_X31_Y20_N17
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10));

-- Location: LCCOMB_X32_Y21_N2
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\);

-- Location: FF_X32_Y21_N3
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10));

-- Location: LCCOMB_X29_Y19_N30
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X29_Y19_N31
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X32_Y20_N12
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\);

-- Location: FF_X32_Y20_N13
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8));

-- Location: FF_X32_Y21_N31
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8));

-- Location: LCCOMB_X33_Y21_N18
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X33_Y21_N30
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\);

-- Location: FF_X33_Y21_N31
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\);

-- Location: LCCOMB_X32_Y21_N16
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X32_Y21_N17
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X32_Y21_N30
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) & ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10)) # 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8))))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X32_Y20_N2
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\);

-- Location: FF_X32_Y20_N3
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2));

-- Location: FF_X32_Y21_N13
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X31_Y21_N10
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X31_Y21_N11
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X32_Y21_N12
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5)))) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5) & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5)) # (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X32_Y21_N18
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X33_Y21_N20
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\) # 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X33_Y21_N24
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X33_Y21_N8
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X33_Y21_N9
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LCCOMB_X32_Y21_N20
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X32_Y21_N21
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X32_Y20_N14
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X32_Y20_N15
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X31_Y19_N24
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\);

-- Location: FF_X31_Y19_N25
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5));

-- Location: LCCOMB_X31_Y19_N0
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\);

-- Location: FF_X31_Y19_N1
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5));

-- Location: LCCOMB_X31_Y19_N22
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: FF_X31_Y19_N29
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X33_Y21_N22
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X33_Y21_N23
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LCCOMB_X33_Y21_N6
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X33_Y21_N7
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X32_Y20_N29
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X31_Y20_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\);

-- Location: FF_X31_Y20_N5
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4));

-- Location: FF_X31_Y20_N31
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4));

-- Location: LCCOMB_X33_Y21_N28
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X33_Y21_N29
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X31_Y22_N14
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X31_Y22_N15
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X31_Y20_N19
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7));

-- Location: LCCOMB_X31_Y20_N24
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\);

-- Location: FF_X31_Y20_N25
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7));

-- Location: LCCOMB_X31_Y20_N30
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X32_Y20_N4
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X32_Y20_N5
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X31_Y20_N2
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\);

-- Location: FF_X31_Y20_N3
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8));

-- Location: LCCOMB_X31_Y20_N28
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\);

-- Location: FF_X31_Y20_N29
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8));

-- Location: LCCOMB_X31_Y20_N16
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10) & 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10)) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X30_Y19_N28
\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u6|IN_REQ~q\ & (\u6|WR_MASK\(1) & ((\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|IN_REQ~q\,
	datab => \u6|WR_MASK\(1),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: FF_X31_Y19_N31
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LCCOMB_X31_Y19_N20
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X31_Y19_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X31_Y19_N5
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LCCOMB_X31_Y19_N12
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X31_Y19_N13
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LCCOMB_X30_Y19_N24
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X31_Y19_N26
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X31_Y19_N27
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: LCCOMB_X29_Y19_N8
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X29_Y19_N9
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: LCCOMB_X29_Y19_N2
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X29_Y19_N3
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: LCCOMB_X29_Y19_N22
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1) $ 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X29_Y19_N23
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LCCOMB_X29_Y19_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X29_Y19_N5
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: FF_X31_Y19_N9
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: FF_X31_Y22_N21
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1));

-- Location: FF_X31_Y21_N7
\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1));

-- Location: LCCOMB_X31_Y21_N22
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X31_Y21_N23
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LCCOMB_X31_Y21_N20
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X31_Y21_N21
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X31_Y21_N6
\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\);

-- Location: LCCOMB_X32_Y21_N28
\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u2_CMOS_Capture|CMOS_oCLK~q\ & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\) # 
-- ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2_CMOS_Capture|CMOS_oCLK~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: FF_X31_Y21_N15
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LCCOMB_X33_Y21_N4
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\);

-- Location: FF_X33_Y21_N5
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\);

-- Location: LCCOMB_X32_Y21_N26
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X32_Y21_N27
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2));

-- Location: LCCOMB_X33_Y21_N14
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X33_Y21_N15
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LCCOMB_X31_Y21_N12
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2) $ 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X31_Y21_N13
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: LCCOMB_X31_Y21_N24
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X31_Y21_N25
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LCCOMB_X31_Y21_N28
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X31_Y21_N8
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X31_Y21_N9
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LCCOMB_X33_Y21_N2
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X33_Y21_N3
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: LCCOMB_X33_Y21_N10
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X33_Y21_N26
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X33_Y21_N27
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: LCCOMB_X33_Y21_N16
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ & 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\);

-- Location: FF_X33_Y21_N17
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\);

-- Location: LCCOMB_X33_Y21_N12
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X33_Y21_N0
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\);

-- Location: FF_X33_Y21_N1
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\);

-- Location: LCCOMB_X32_Y21_N0
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X32_Y21_N1
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LCCOMB_X31_Y22_N12
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: FF_X31_Y22_N13
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X31_Y20_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\);

-- Location: FF_X31_Y20_N7
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9));

-- Location: LCCOMB_X31_Y20_N8
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\);

-- Location: FF_X31_Y20_N9
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9));

-- Location: LCCOMB_X32_Y21_N4
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X32_Y21_N5
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X31_Y22_N22
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\);

-- Location: FF_X31_Y22_N23
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X31_Y20_N20
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\);

-- Location: FF_X31_Y20_N21
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10));

-- Location: LCCOMB_X31_Y20_N22
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\);

-- Location: FF_X31_Y20_N23
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10));

-- Location: LCCOMB_X30_Y20_N22
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\);

-- Location: FF_X30_Y20_N23
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8));

-- Location: LCCOMB_X29_Y19_N18
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X29_Y19_N19
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: LCCOMB_X29_Y19_N16
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: FF_X29_Y19_N17
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X30_Y20_N18
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: FF_X29_Y20_N29
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(7));

-- Location: LCCOMB_X31_Y22_N28
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X31_Y22_N29
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X31_Y20_N14
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\);

-- Location: FF_X31_Y20_N15
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6));

-- Location: FF_X31_Y20_N27
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(6),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6));

-- Location: LCCOMB_X31_Y20_N12
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(9),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X29_Y20_N0
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: FF_X29_Y20_N1
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6));

-- Location: LCCOMB_X29_Y20_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: FF_X29_Y20_N5
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5));

-- Location: LCCOMB_X29_Y19_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: FF_X29_Y19_N7
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X30_Y20_N24
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: FF_X29_Y20_N15
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(4));

-- Location: LCCOMB_X31_Y20_N10
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X30_Y20_N0
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: FF_X30_Y20_N1
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3));

-- Location: LCCOMB_X32_Y20_N6
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X32_Y20_N7
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X30_Y20_N16
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\);

-- Location: FF_X30_Y20_N17
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3));

-- Location: LCCOMB_X30_Y20_N26
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\);

-- Location: FF_X30_Y20_N27
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3));

-- Location: LCCOMB_X30_Y20_N8
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: FF_X30_Y20_N9
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2));

-- Location: LCCOMB_X30_Y20_N12
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: FF_X29_Y20_N23
\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(1));

-- Location: LCCOMB_X31_Y21_N30
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X31_Y21_N31
\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X30_Y20_N4
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\);

-- Location: FF_X30_Y20_N5
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1));

-- Location: FF_X30_Y20_N7
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1),
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1));

-- Location: LCCOMB_X30_Y20_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ 
-- (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1) $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X30_Y20_N28
\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: FF_X30_Y20_N29
\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0));

-- Location: LCCOMB_X29_Y20_N14
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0)) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(0),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(0),
	datad => VCC,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X29_Y20_N16
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1) & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(1) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\)) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(1)) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(1),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(1),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X29_Y20_N18
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(2) & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\)) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(2) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2)) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(2),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(2),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X29_Y20_N20
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(3) & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(3) & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(3),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(3),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X29_Y20_N22
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4) & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(4)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4) & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(4) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(4),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(4),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X29_Y20_N24
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(5) & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5)))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(5) & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(5),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(5),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X29_Y20_N26
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(6) & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\)) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(6) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6)) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(6),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(6),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X29_Y20_N28
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7) & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(7) & 
-- !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\)) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7) & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(7)) # 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(7),
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(7),
	datad => VCC,
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X29_Y20_N30
\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(8) $ (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout\ $ 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a\(8),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a\(8),
	cin => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X30_Y19_N20
\u6|mWR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mWR~0_combout\ = (!\u6|mWR_DONE~q\ & ((\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\) # (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mWR_DONE~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|mWR~0_combout\);

-- Location: FF_X30_Y19_N21
\u6|mWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mWR~0_combout\,
	ena => \u6|mWR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mWR~q\);

-- Location: FF_X29_Y15_N5
\u6|Pre_WR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|mWR~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|Pre_WR~q\);

-- Location: LCCOMB_X29_Y15_N18
\u6|mRD~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~4_combout\ = (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\ & (!\u6|mRD_DONE~q\ & !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	datac => \u6|mRD_DONE~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|mRD~4_combout\);

-- Location: FF_X29_Y15_N19
\u6|mRD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mRD~4_combout\,
	ena => \u6|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mRD~q\);

-- Location: LCCOMB_X29_Y15_N0
\u6|ST[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[5]~2_combout\ = (\u6|Pre_RD~q\ & ((\u6|Pre_WR~q\) # ((!\u6|mWR~q\)))) # (!\u6|Pre_RD~q\ & (!\u6|mRD~q\ & ((\u6|Pre_WR~q\) # (!\u6|mWR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Pre_RD~q\,
	datab => \u6|Pre_WR~q\,
	datac => \u6|mRD~q\,
	datad => \u6|mWR~q\,
	combout => \u6|ST[5]~2_combout\);

-- Location: LCCOMB_X24_Y17_N0
\u6|control1|init_timer[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[1]~15_combout\ = (\u6|control1|init_timer\(0) & (\u6|control1|init_timer\(1) $ (VCC))) # (!\u6|control1|init_timer\(0) & (\u6|control1|init_timer\(1) & VCC))
-- \u6|control1|init_timer[1]~16\ = CARRY((\u6|control1|init_timer\(0) & \u6|control1|init_timer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(0),
	datab => \u6|control1|init_timer\(1),
	datad => VCC,
	combout => \u6|control1|init_timer[1]~15_combout\,
	cout => \u6|control1|init_timer[1]~16\);

-- Location: LCCOMB_X24_Y17_N26
\u6|control1|init_timer[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[14]~41_combout\ = (\u6|control1|init_timer\(14) & (!\u6|control1|init_timer[13]~40\)) # (!\u6|control1|init_timer\(14) & ((\u6|control1|init_timer[13]~40\) # (GND)))
-- \u6|control1|init_timer[14]~42\ = CARRY((!\u6|control1|init_timer[13]~40\) # (!\u6|control1|init_timer\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(14),
	datad => VCC,
	cin => \u6|control1|init_timer[13]~40\,
	combout => \u6|control1|init_timer[14]~41_combout\,
	cout => \u6|control1|init_timer[14]~42\);

-- Location: FF_X24_Y17_N27
\u6|control1|init_timer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[14]~41_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(14));

-- Location: LCCOMB_X24_Y17_N22
\u6|control1|init_timer[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[12]~37_combout\ = (\u6|control1|init_timer\(12) & (!\u6|control1|init_timer[11]~36\)) # (!\u6|control1|init_timer\(12) & ((\u6|control1|init_timer[11]~36\) # (GND)))
-- \u6|control1|init_timer[12]~38\ = CARRY((!\u6|control1|init_timer[11]~36\) # (!\u6|control1|init_timer\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(12),
	datad => VCC,
	cin => \u6|control1|init_timer[11]~36\,
	combout => \u6|control1|init_timer[12]~37_combout\,
	cout => \u6|control1|init_timer[12]~38\);

-- Location: FF_X24_Y17_N23
\u6|control1|init_timer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[12]~37_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(12));

-- Location: LCCOMB_X25_Y17_N18
\u6|control1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan1~0_combout\ = (\u6|control1|init_timer\(11) & (\u6|control1|init_timer\(10) & \u6|control1|init_timer\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(11),
	datac => \u6|control1|init_timer\(10),
	datad => \u6|control1|init_timer\(12),
	combout => \u6|control1|LessThan1~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\u6|control1|init_timer[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[3]~19_combout\ = (\u6|control1|init_timer\(3) & (\u6|control1|init_timer[2]~18\ $ (GND))) # (!\u6|control1|init_timer\(3) & (!\u6|control1|init_timer[2]~18\ & VCC))
-- \u6|control1|init_timer[3]~20\ = CARRY((\u6|control1|init_timer\(3) & !\u6|control1|init_timer[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(3),
	datad => VCC,
	cin => \u6|control1|init_timer[2]~18\,
	combout => \u6|control1|init_timer[3]~19_combout\,
	cout => \u6|control1|init_timer[3]~20\);

-- Location: FF_X24_Y17_N5
\u6|control1|init_timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[3]~19_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(3));

-- Location: LCCOMB_X24_Y17_N30
\u6|control1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan0~0_combout\ = ((!\u6|control1|init_timer\(0) & (!\u6|control1|init_timer\(1) & !\u6|control1|init_timer\(2)))) # (!\u6|control1|init_timer\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(0),
	datab => \u6|control1|init_timer\(1),
	datac => \u6|control1|init_timer\(3),
	datad => \u6|control1|init_timer\(2),
	combout => \u6|control1|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y17_N6
\u6|control1|init_timer[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[4]~21_combout\ = (\u6|control1|init_timer\(4) & (!\u6|control1|init_timer[3]~20\)) # (!\u6|control1|init_timer\(4) & ((\u6|control1|init_timer[3]~20\) # (GND)))
-- \u6|control1|init_timer[4]~22\ = CARRY((!\u6|control1|init_timer[3]~20\) # (!\u6|control1|init_timer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(4),
	datad => VCC,
	cin => \u6|control1|init_timer[3]~20\,
	combout => \u6|control1|init_timer[4]~21_combout\,
	cout => \u6|control1|init_timer[4]~22\);

-- Location: FF_X24_Y17_N7
\u6|control1|init_timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[4]~21_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(4));

-- Location: LCCOMB_X24_Y17_N10
\u6|control1|init_timer[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[6]~25_combout\ = (\u6|control1|init_timer\(6) & (!\u6|control1|init_timer[5]~24\)) # (!\u6|control1|init_timer\(6) & ((\u6|control1|init_timer[5]~24\) # (GND)))
-- \u6|control1|init_timer[6]~26\ = CARRY((!\u6|control1|init_timer[5]~24\) # (!\u6|control1|init_timer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(6),
	datad => VCC,
	cin => \u6|control1|init_timer[5]~24\,
	combout => \u6|control1|init_timer[6]~25_combout\,
	cout => \u6|control1|init_timer[6]~26\);

-- Location: FF_X24_Y17_N11
\u6|control1|init_timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[6]~25_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(6));

-- Location: LCCOMB_X25_Y17_N22
\u6|control1|LOAD_MODE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~2_combout\ = (!\u6|control1|init_timer\(5) & (!\u6|control1|init_timer\(4) & !\u6|control1|init_timer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(5),
	datac => \u6|control1|init_timer\(4),
	datad => \u6|control1|init_timer\(6),
	combout => \u6|control1|LOAD_MODE~2_combout\);

-- Location: LCCOMB_X25_Y17_N8
\u6|control1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan0~1_combout\ = (!\u6|control1|init_timer\(8) & (((\u6|control1|LessThan0~0_combout\ & \u6|control1|LOAD_MODE~2_combout\)) # (!\u6|control1|init_timer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(7),
	datab => \u6|control1|LessThan0~0_combout\,
	datac => \u6|control1|LOAD_MODE~2_combout\,
	datad => \u6|control1|init_timer\(8),
	combout => \u6|control1|LessThan0~1_combout\);

-- Location: LCCOMB_X25_Y17_N10
\u6|control1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan0~2_combout\ = (!\u6|control1|init_timer\(13) & (((\u6|control1|LessThan0~1_combout\) # (!\u6|control1|LessThan1~0_combout\)) # (!\u6|control1|init_timer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(9),
	datab => \u6|control1|LessThan1~0_combout\,
	datac => \u6|control1|LessThan0~1_combout\,
	datad => \u6|control1|init_timer\(13),
	combout => \u6|control1|LessThan0~2_combout\);

-- Location: LCCOMB_X28_Y17_N6
\u6|control1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan0~3_combout\ = (!\u6|control1|init_timer\(15) & ((\u6|control1|LessThan0~2_combout\) # (!\u6|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(15),
	datac => \u6|control1|init_timer\(14),
	datad => \u6|control1|LessThan0~2_combout\,
	combout => \u6|control1|LessThan0~3_combout\);

-- Location: FF_X24_Y17_N1
\u6|control1|init_timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[1]~15_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(1));

-- Location: LCCOMB_X24_Y17_N2
\u6|control1|init_timer[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[2]~17_combout\ = (\u6|control1|init_timer\(2) & (!\u6|control1|init_timer[1]~16\)) # (!\u6|control1|init_timer\(2) & ((\u6|control1|init_timer[1]~16\) # (GND)))
-- \u6|control1|init_timer[2]~18\ = CARRY((!\u6|control1|init_timer[1]~16\) # (!\u6|control1|init_timer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(2),
	datad => VCC,
	cin => \u6|control1|init_timer[1]~16\,
	combout => \u6|control1|init_timer[2]~17_combout\,
	cout => \u6|control1|init_timer[2]~18\);

-- Location: FF_X24_Y17_N3
\u6|control1|init_timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[2]~17_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(2));

-- Location: LCCOMB_X24_Y17_N8
\u6|control1|init_timer[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[5]~23_combout\ = (\u6|control1|init_timer\(5) & (\u6|control1|init_timer[4]~22\ $ (GND))) # (!\u6|control1|init_timer\(5) & (!\u6|control1|init_timer[4]~22\ & VCC))
-- \u6|control1|init_timer[5]~24\ = CARRY((\u6|control1|init_timer\(5) & !\u6|control1|init_timer[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(5),
	datad => VCC,
	cin => \u6|control1|init_timer[4]~22\,
	combout => \u6|control1|init_timer[5]~23_combout\,
	cout => \u6|control1|init_timer[5]~24\);

-- Location: FF_X24_Y17_N9
\u6|control1|init_timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[5]~23_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(5));

-- Location: LCCOMB_X24_Y17_N14
\u6|control1|init_timer[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[8]~29_combout\ = (\u6|control1|init_timer\(8) & (!\u6|control1|init_timer[7]~28\)) # (!\u6|control1|init_timer\(8) & ((\u6|control1|init_timer[7]~28\) # (GND)))
-- \u6|control1|init_timer[8]~30\ = CARRY((!\u6|control1|init_timer[7]~28\) # (!\u6|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(8),
	datad => VCC,
	cin => \u6|control1|init_timer[7]~28\,
	combout => \u6|control1|init_timer[8]~29_combout\,
	cout => \u6|control1|init_timer[8]~30\);

-- Location: FF_X24_Y17_N15
\u6|control1|init_timer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[8]~29_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(8));

-- Location: LCCOMB_X24_Y17_N16
\u6|control1|init_timer[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[9]~31_combout\ = (\u6|control1|init_timer\(9) & (\u6|control1|init_timer[8]~30\ $ (GND))) # (!\u6|control1|init_timer\(9) & (!\u6|control1|init_timer[8]~30\ & VCC))
-- \u6|control1|init_timer[9]~32\ = CARRY((\u6|control1|init_timer\(9) & !\u6|control1|init_timer[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(9),
	datad => VCC,
	cin => \u6|control1|init_timer[8]~30\,
	combout => \u6|control1|init_timer[9]~31_combout\,
	cout => \u6|control1|init_timer[9]~32\);

-- Location: FF_X24_Y17_N17
\u6|control1|init_timer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[9]~31_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(9));

-- Location: LCCOMB_X24_Y17_N18
\u6|control1|init_timer[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[10]~33_combout\ = (\u6|control1|init_timer\(10) & (!\u6|control1|init_timer[9]~32\)) # (!\u6|control1|init_timer\(10) & ((\u6|control1|init_timer[9]~32\) # (GND)))
-- \u6|control1|init_timer[10]~34\ = CARRY((!\u6|control1|init_timer[9]~32\) # (!\u6|control1|init_timer\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(10),
	datad => VCC,
	cin => \u6|control1|init_timer[9]~32\,
	combout => \u6|control1|init_timer[10]~33_combout\,
	cout => \u6|control1|init_timer[10]~34\);

-- Location: FF_X24_Y17_N19
\u6|control1|init_timer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[10]~33_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(10));

-- Location: LCCOMB_X24_Y17_N20
\u6|control1|init_timer[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[11]~35_combout\ = (\u6|control1|init_timer\(11) & (\u6|control1|init_timer[10]~34\ $ (GND))) # (!\u6|control1|init_timer\(11) & (!\u6|control1|init_timer[10]~34\ & VCC))
-- \u6|control1|init_timer[11]~36\ = CARRY((\u6|control1|init_timer\(11) & !\u6|control1|init_timer[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(11),
	datad => VCC,
	cin => \u6|control1|init_timer[10]~34\,
	combout => \u6|control1|init_timer[11]~35_combout\,
	cout => \u6|control1|init_timer[11]~36\);

-- Location: FF_X24_Y17_N21
\u6|control1|init_timer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[11]~35_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(11));

-- Location: LCCOMB_X24_Y17_N24
\u6|control1|init_timer[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[13]~39_combout\ = (\u6|control1|init_timer\(13) & (\u6|control1|init_timer[12]~38\ $ (GND))) # (!\u6|control1|init_timer\(13) & (!\u6|control1|init_timer[12]~38\ & VCC))
-- \u6|control1|init_timer[13]~40\ = CARRY((\u6|control1|init_timer\(13) & !\u6|control1|init_timer[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(13),
	datad => VCC,
	cin => \u6|control1|init_timer[12]~38\,
	combout => \u6|control1|init_timer[13]~39_combout\,
	cout => \u6|control1|init_timer[13]~40\);

-- Location: FF_X24_Y17_N25
\u6|control1|init_timer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[13]~39_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(13));

-- Location: LCCOMB_X24_Y17_N28
\u6|control1|init_timer[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[15]~44_combout\ = \u6|control1|init_timer\(15) $ (!\u6|control1|init_timer[14]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(15),
	cin => \u6|control1|init_timer[14]~42\,
	combout => \u6|control1|init_timer[15]~44_combout\);

-- Location: FF_X24_Y17_N29
\u6|control1|init_timer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[15]~44_combout\,
	ena => \u6|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(15));

-- Location: LCCOMB_X25_Y17_N4
\u6|control1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan1~1_combout\ = (!\u6|control1|init_timer\(13) & (((!\u6|control1|PRECHARGE~0_combout\ & !\u6|control1|init_timer\(9))) # (!\u6|control1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|PRECHARGE~0_combout\,
	datab => \u6|control1|init_timer\(13),
	datac => \u6|control1|init_timer\(9),
	datad => \u6|control1|LessThan1~0_combout\,
	combout => \u6|control1|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y16_N0
\u6|control1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LessThan1~2_combout\ = (!\u6|control1|init_timer\(15) & ((\u6|control1|LessThan1~1_combout\) # (!\u6|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(15),
	datac => \u6|control1|init_timer\(14),
	datad => \u6|control1|LessThan1~1_combout\,
	combout => \u6|control1|LessThan1~2_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u6|control1|INIT_REQ~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|INIT_REQ~feeder_combout\ = \u6|control1|LessThan1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|control1|LessThan1~2_combout\,
	combout => \u6|control1|INIT_REQ~feeder_combout\);

-- Location: FF_X26_Y16_N25
\u6|control1|INIT_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|INIT_REQ~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|INIT_REQ~q\);

-- Location: LCCOMB_X29_Y15_N10
\u6|Pre_RD~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Pre_RD~feeder_combout\ = \u6|mRD~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mRD~q\,
	combout => \u6|Pre_RD~feeder_combout\);

-- Location: FF_X29_Y15_N11
\u6|Pre_RD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Pre_RD~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|Pre_RD~q\);

-- Location: LCCOMB_X29_Y15_N2
\u6|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal2~0_combout\ = (\u6|mRD~q\ & !\u6|Pre_RD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|mRD~q\,
	datad => \u6|Pre_RD~q\,
	combout => \u6|Equal2~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\u6|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Selector0~0_combout\ = (!\u6|Equal2~0_combout\ & (((\u6|ST\(1)) # (!\u6|ST\(0))) # (!\u6|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~2_combout\,
	datab => \u6|ST\(0),
	datac => \u6|Equal2~0_combout\,
	datad => \u6|ST\(1),
	combout => \u6|Selector0~0_combout\);

-- Location: LCCOMB_X24_Y16_N16
\u6|CMD[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|CMD[0]~0_combout\ = (\u6|Equal5~3_combout\ & (((\u6|control1|CMD_ACK~q\ & \u6|Equal6~0_combout\)) # (!\u6|ST[5]~2_combout\))) # (!\u6|Equal5~3_combout\ & (\u6|control1|CMD_ACK~q\ & ((\u6|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datab => \u6|control1|CMD_ACK~q\,
	datac => \u6|ST[5]~2_combout\,
	datad => \u6|Equal6~0_combout\,
	combout => \u6|CMD[0]~0_combout\);

-- Location: FF_X25_Y16_N15
\u6|CMD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Selector0~0_combout\,
	ena => \u6|CMD[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|CMD\(1));

-- Location: LCCOMB_X26_Y16_N30
\u6|control1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal2~0_combout\ = (!\u6|CMD\(0) & \u6|CMD\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|CMD\(0),
	datad => \u6|CMD\(1),
	combout => \u6|control1|Equal2~0_combout\);

-- Location: FF_X26_Y16_N31
\u6|control1|WRITEA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|WRITEA~q\);

-- Location: LCCOMB_X28_Y17_N14
\u6|control1|init_timer[0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|init_timer[0]~43_combout\ = \u6|control1|init_timer\(0) $ (((!\u6|control1|init_timer\(15) & ((\u6|control1|LessThan0~2_combout\) # (!\u6|control1|init_timer\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(14),
	datab => \u6|control1|init_timer\(15),
	datac => \u6|control1|init_timer\(0),
	datad => \u6|control1|LessThan0~2_combout\,
	combout => \u6|control1|init_timer[0]~43_combout\);

-- Location: FF_X28_Y17_N15
\u6|control1|init_timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|init_timer[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|init_timer\(0));

-- Location: LCCOMB_X28_Y17_N20
\u6|control1|LOAD_MODE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~0_combout\ = (\u6|control1|init_timer\(14) & (!\u6|control1|init_timer\(15) & (!\u6|control1|init_timer\(0) & !\u6|control1|init_timer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(14),
	datab => \u6|control1|init_timer\(15),
	datac => \u6|control1|init_timer\(0),
	datad => \u6|control1|init_timer\(1),
	combout => \u6|control1|LOAD_MODE~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\u6|control1|LOAD_MODE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~1_combout\ = (!\u6|control1|init_timer\(13) & (\u6|control1|LOAD_MODE~0_combout\ & \u6|control1|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|init_timer\(13),
	datac => \u6|control1|LOAD_MODE~0_combout\,
	datad => \u6|control1|LessThan1~0_combout\,
	combout => \u6|control1|LOAD_MODE~1_combout\);

-- Location: LCCOMB_X25_Y17_N30
\u6|control1|PRECHARGE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|PRECHARGE~0_combout\ = (\u6|control1|init_timer\(7) & (\u6|control1|init_timer\(6) & \u6|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(7),
	datac => \u6|control1|init_timer\(6),
	datad => \u6|control1|init_timer\(8),
	combout => \u6|control1|PRECHARGE~0_combout\);

-- Location: LCCOMB_X25_Y17_N6
\u6|control1|PRECHARGE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|PRECHARGE~1_combout\ = (\u6|control1|init_timer\(2) & (!\u6|control1|init_timer\(3) & (\u6|control1|init_timer\(4) & !\u6|control1|init_timer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(2),
	datab => \u6|control1|init_timer\(3),
	datac => \u6|control1|init_timer\(4),
	datad => \u6|control1|init_timer\(5),
	combout => \u6|control1|PRECHARGE~1_combout\);

-- Location: LCCOMB_X25_Y17_N28
\u6|control1|PRECHARGE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|PRECHARGE~2_combout\ = (!\u6|control1|init_timer\(9) & (\u6|control1|LOAD_MODE~1_combout\ & (\u6|control1|PRECHARGE~0_combout\ & \u6|control1|PRECHARGE~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(9),
	datab => \u6|control1|LOAD_MODE~1_combout\,
	datac => \u6|control1|PRECHARGE~0_combout\,
	datad => \u6|control1|PRECHARGE~1_combout\,
	combout => \u6|control1|PRECHARGE~2_combout\);

-- Location: FF_X25_Y17_N29
\u6|control1|PRECHARGE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|PRECHARGE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|PRECHARGE~q\);

-- Location: LCCOMB_X26_Y17_N4
\u6|command1|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~4_combout\ = (!\u6|command1|command_done~q\ & (!\u6|command1|do_precharge~q\ & \u6|control1|PRECHARGE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datac => \u6|command1|do_precharge~q\,
	datad => \u6|control1|PRECHARGE~q\,
	combout => \u6|command1|always0~4_combout\);

-- Location: FF_X26_Y17_N5
\u6|command1|do_precharge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|always0~4_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_precharge~q\);

-- Location: LCCOMB_X26_Y17_N10
\u6|command1|command_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_done~0_combout\ = (!\u6|control1|INIT_REQ~q\ & (((\u6|command1|command_delay\(0)) # (!\u6|command1|rw_flag~0_combout\)) # (!\u6|command1|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~5_combout\,
	datab => \u6|command1|command_delay\(0),
	datac => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|rw_flag~0_combout\,
	combout => \u6|command1|command_done~0_combout\);

-- Location: FF_X26_Y17_N11
\u6|command1|command_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_done~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_done~q\);

-- Location: LCCOMB_X25_Y17_N16
\u6|control1|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always3~0_combout\ = (\u6|control1|init_timer\(3) & ((\u6|control1|init_timer\(2) & (!\u6|control1|init_timer\(4) & !\u6|control1|init_timer\(5))) # (!\u6|control1|init_timer\(2) & (\u6|control1|init_timer\(4) & 
-- \u6|control1|init_timer\(5))))) # (!\u6|control1|init_timer\(3) & (\u6|control1|init_timer\(5) $ (((!\u6|control1|init_timer\(2) & \u6|control1|init_timer\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(2),
	datab => \u6|control1|init_timer\(3),
	datac => \u6|control1|init_timer\(4),
	datad => \u6|control1|init_timer\(5),
	combout => \u6|control1|always3~0_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u6|control1|always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always3~4_combout\ = (\u6|control1|always3~3_combout\ & (\u6|control1|LOAD_MODE~1_combout\ & (\u6|control1|always3~0_combout\ $ (!\u6|control1|init_timer\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|always3~3_combout\,
	datab => \u6|control1|always3~0_combout\,
	datac => \u6|control1|init_timer\(9),
	datad => \u6|control1|LOAD_MODE~1_combout\,
	combout => \u6|control1|always3~4_combout\);

-- Location: LCCOMB_X25_Y17_N20
\u6|control1|LOAD_MODE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~3_combout\ = (\u6|control1|init_timer\(7) & (\u6|control1|init_timer\(3) & (\u6|control1|init_timer\(9) & !\u6|control1|init_timer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(7),
	datab => \u6|control1|init_timer\(3),
	datac => \u6|control1|init_timer\(9),
	datad => \u6|control1|init_timer\(8),
	combout => \u6|control1|LOAD_MODE~3_combout\);

-- Location: LCCOMB_X25_Y17_N14
\u6|control1|LOAD_MODE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~4_combout\ = (!\u6|control1|init_timer\(2) & (\u6|control1|LOAD_MODE~1_combout\ & (\u6|control1|LOAD_MODE~2_combout\ & \u6|control1|LOAD_MODE~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|init_timer\(2),
	datab => \u6|control1|LOAD_MODE~1_combout\,
	datac => \u6|control1|LOAD_MODE~2_combout\,
	datad => \u6|control1|LOAD_MODE~3_combout\,
	combout => \u6|control1|LOAD_MODE~4_combout\);

-- Location: LCCOMB_X26_Y16_N18
\u6|control1|LOAD_MODE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|LOAD_MODE~5_combout\ = (!\u6|control1|LessThan1~2_combout\ & (!\u6|control1|always3~4_combout\ & \u6|control1|LOAD_MODE~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|LessThan1~2_combout\,
	datac => \u6|control1|always3~4_combout\,
	datad => \u6|control1|LOAD_MODE~4_combout\,
	combout => \u6|control1|LOAD_MODE~5_combout\);

-- Location: FF_X26_Y16_N19
\u6|control1|LOAD_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|LOAD_MODE~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|LOAD_MODE~q\);

-- Location: LCCOMB_X26_Y16_N20
\u6|command1|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~0_combout\ = (!\u6|command1|command_done~q\ & (!\u6|command1|do_load_mode~q\ & \u6|control1|LOAD_MODE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|command_done~q\,
	datac => \u6|command1|do_load_mode~q\,
	datad => \u6|control1|LOAD_MODE~q\,
	combout => \u6|command1|always0~0_combout\);

-- Location: FF_X26_Y16_N21
\u6|command1|do_load_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|always0~0_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_load_mode~q\);

-- Location: LCCOMB_X26_Y14_N22
\u6|command1|rw_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rw_flag~0_combout\ = (!\u6|command1|do_precharge~q\ & !\u6|command1|do_load_mode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|command1|do_precharge~q\,
	datad => \u6|command1|do_load_mode~q\,
	combout => \u6|command1|rw_flag~0_combout\);

-- Location: LCCOMB_X28_Y17_N10
\u6|command1|command_delay~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|command_delay~2_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|command_delay\(1)) # ((!\u6|command1|always0~5_combout\) # (!\u6|command1|rw_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_delay\(1),
	datab => \u6|command1|rw_flag~0_combout\,
	datac => \u6|command1|always0~5_combout\,
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|command_delay~2_combout\);

-- Location: FF_X28_Y17_N11
\u6|command1|command_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|command_delay~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|command_delay\(0));

-- Location: LCCOMB_X26_Y16_N12
\u6|command1|ex_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|ex_write~0_combout\ = (\u6|PM_STOP~q\ & (!\u6|command1|rp_done~1_combout\ & ((\u6|command1|ex_write~q\) # (\u6|command1|always0~3_combout\)))) # (!\u6|PM_STOP~q\ & (((\u6|command1|ex_write~q\) # (\u6|command1|always0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|PM_STOP~q\,
	datab => \u6|command1|rp_done~1_combout\,
	datac => \u6|command1|ex_write~q\,
	datad => \u6|command1|always0~3_combout\,
	combout => \u6|command1|ex_write~0_combout\);

-- Location: FF_X26_Y16_N13
\u6|command1|ex_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|ex_write~0_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|ex_write~q\);

-- Location: LCCOMB_X26_Y17_N8
\u6|command1|rp_done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_done~1_combout\ = (\u6|command1|command_done~q\ & (\u6|command1|command_delay\(0) & ((\u6|command1|ex_read~q\) # (\u6|command1|ex_write~q\)))) # (!\u6|command1|command_done~q\ & ((\u6|command1|ex_read~q\) # ((\u6|command1|ex_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datab => \u6|command1|ex_read~q\,
	datac => \u6|command1|command_delay\(0),
	datad => \u6|command1|ex_write~q\,
	combout => \u6|command1|rp_done~1_combout\);

-- Location: LCCOMB_X26_Y16_N6
\u6|command1|ex_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|ex_read~0_combout\ = (\u6|PM_STOP~q\ & (!\u6|command1|rp_done~1_combout\ & ((\u6|command1|always0~2_combout\) # (\u6|command1|ex_read~q\)))) # (!\u6|PM_STOP~q\ & ((\u6|command1|always0~2_combout\) # ((\u6|command1|ex_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|PM_STOP~q\,
	datab => \u6|command1|always0~2_combout\,
	datac => \u6|command1|ex_read~q\,
	datad => \u6|command1|rp_done~1_combout\,
	combout => \u6|command1|ex_read~0_combout\);

-- Location: FF_X26_Y16_N7
\u6|command1|ex_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|ex_read~0_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|ex_read~q\);

-- Location: LCCOMB_X23_Y16_N16
\u6|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~16_combout\ = (\u6|ST\(8) & (\u6|Add4~15\ $ (GND))) # (!\u6|ST\(8) & (!\u6|Add4~15\ & VCC))
-- \u6|Add4~17\ = CARRY((\u6|ST\(8) & !\u6|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(8),
	datad => VCC,
	cin => \u6|Add4~15\,
	combout => \u6|Add4~16_combout\,
	cout => \u6|Add4~17\);

-- Location: LCCOMB_X23_Y16_N18
\u6|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~18_combout\ = \u6|Add4~17\ $ (\u6|ST\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u6|ST\(9),
	cin => \u6|Add4~17\,
	combout => \u6|Add4~18_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u6|ST[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[9]~7_combout\ = (!\u6|Equal6~0_combout\ & (!\u6|ST[5]~3_combout\ & (\u6|ST[1]~16_combout\ & \u6|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal6~0_combout\,
	datab => \u6|ST[5]~3_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|Add4~18_combout\,
	combout => \u6|ST[9]~7_combout\);

-- Location: FF_X23_Y16_N25
\u6|ST[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[9]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(9));

-- Location: LCCOMB_X23_Y16_N14
\u6|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~14_combout\ = (\u6|ST\(7) & (!\u6|Add4~13\)) # (!\u6|ST\(7) & ((\u6|Add4~13\) # (GND)))
-- \u6|Add4~15\ = CARRY((!\u6|Add4~13\) # (!\u6|ST\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(7),
	datad => VCC,
	cin => \u6|Add4~13\,
	combout => \u6|Add4~14_combout\,
	cout => \u6|Add4~15\);

-- Location: LCCOMB_X23_Y16_N26
\u6|ST[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[7]~8_combout\ = (!\u6|Equal6~0_combout\ & (\u6|ST[1]~16_combout\ & (\u6|Add4~14_combout\ & !\u6|ST[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal6~0_combout\,
	datab => \u6|ST[1]~16_combout\,
	datac => \u6|Add4~14_combout\,
	datad => \u6|ST[5]~3_combout\,
	combout => \u6|ST[7]~8_combout\);

-- Location: FF_X23_Y16_N27
\u6|ST[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(7));

-- Location: LCCOMB_X23_Y16_N20
\u6|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal5~0_combout\ = (!\u6|ST\(5) & (!\u6|ST\(9) & (!\u6|ST\(7) & !\u6|ST\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(5),
	datab => \u6|ST\(9),
	datac => \u6|ST\(7),
	datad => \u6|ST\(6),
	combout => \u6|Equal5~0_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u6|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Add4~8_combout\ = (\u6|ST\(4) & (\u6|Add4~7\ $ (GND))) # (!\u6|ST\(4) & (!\u6|Add4~7\ & VCC))
-- \u6|Add4~9\ = CARRY((\u6|ST\(4) & !\u6|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(4),
	datad => VCC,
	cin => \u6|Add4~7\,
	combout => \u6|Add4~8_combout\,
	cout => \u6|Add4~9\);

-- Location: LCCOMB_X24_Y16_N8
\u6|ST[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[4]~11_combout\ = (!\u6|ST[5]~3_combout\ & (!\u6|Equal6~0_combout\ & (\u6|ST[1]~16_combout\ & \u6|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST[5]~3_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|Add4~8_combout\,
	combout => \u6|ST[4]~11_combout\);

-- Location: FF_X24_Y16_N9
\u6|ST[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(4));

-- Location: LCCOMB_X23_Y16_N30
\u6|ST[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[3]~12_combout\ = (\u6|Add4~6_combout\ & (!\u6|Equal6~0_combout\ & (\u6|ST[1]~16_combout\ & !\u6|ST[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Add4~6_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|ST[5]~3_combout\,
	combout => \u6|ST[3]~12_combout\);

-- Location: FF_X23_Y16_N31
\u6|ST[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(3));

-- Location: LCCOMB_X24_Y16_N6
\u6|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal7~0_combout\ = (\u6|ST\(1) & (\u6|Equal5~0_combout\ & (!\u6|ST\(4) & !\u6|ST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(1),
	datab => \u6|Equal5~0_combout\,
	datac => \u6|ST\(4),
	datad => \u6|ST\(3),
	combout => \u6|Equal7~0_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u6|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal0~0_combout\ = (!\u6|ST\(2) & (\u6|ST\(0) & (\u6|Equal7~0_combout\ & \u6|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datab => \u6|ST\(0),
	datac => \u6|Equal7~0_combout\,
	datad => \u6|ST\(8),
	combout => \u6|Equal0~0_combout\);

-- Location: FF_X25_Y16_N1
\u6|PM_STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|PM_STOP~q\);

-- Location: LCCOMB_X26_Y17_N18
\u6|command1|rp_shift~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_shift~3_combout\ = (\u6|command1|rp_shift\(3) & (!\u6|PM_STOP~q\ & ((\u6|command1|ex_write~q\) # (\u6|command1|ex_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|ex_write~q\,
	datab => \u6|command1|ex_read~q\,
	datac => \u6|command1|rp_shift\(3),
	datad => \u6|PM_STOP~q\,
	combout => \u6|command1|rp_shift~3_combout\);

-- Location: LCCOMB_X26_Y17_N30
\u6|command1|rp_shift~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_shift~4_combout\ = (\u6|command1|rp_shift~3_combout\) # ((\u6|command1|command_done~q\ & !\u6|command1|command_delay\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datac => \u6|command1|command_delay\(0),
	datad => \u6|command1|rp_shift~3_combout\,
	combout => \u6|command1|rp_shift~4_combout\);

-- Location: FF_X26_Y17_N31
\u6|command1|rp_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rp_shift~4_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rp_shift\(3));

-- Location: LCCOMB_X26_Y17_N12
\u6|command1|rp_shift~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_shift~2_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|rp_shift\(3)) # ((!\u6|command1|command_delay\(0) & \u6|command1|command_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|INIT_REQ~q\,
	datab => \u6|command1|command_delay\(0),
	datac => \u6|command1|rp_shift\(3),
	datad => \u6|command1|command_done~q\,
	combout => \u6|command1|rp_shift~2_combout\);

-- Location: LCCOMB_X26_Y17_N22
\u6|command1|rp_done~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_done~2_combout\ = (\u6|control1|INIT_REQ~q\) # ((\u6|PM_STOP~q\) # (!\u6|command1|rp_done~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|INIT_REQ~q\,
	datab => \u6|command1|rp_done~1_combout\,
	datad => \u6|PM_STOP~q\,
	combout => \u6|command1|rp_done~2_combout\);

-- Location: FF_X26_Y17_N13
\u6|command1|rp_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rp_shift~2_combout\,
	ena => \u6|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rp_shift\(2));

-- Location: LCCOMB_X26_Y17_N2
\u6|command1|rp_shift~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_shift~1_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|rp_shift\(2)) # ((\u6|command1|command_done~q\ & !\u6|command1|command_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datab => \u6|command1|command_delay\(0),
	datac => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|rp_shift\(2),
	combout => \u6|command1|rp_shift~1_combout\);

-- Location: FF_X26_Y17_N3
\u6|command1|rp_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rp_shift~1_combout\,
	ena => \u6|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rp_shift\(1));

-- Location: LCCOMB_X26_Y17_N14
\u6|command1|rp_shift~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_shift~0_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|rp_shift\(1)) # ((\u6|command1|command_done~q\ & !\u6|command1|command_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datab => \u6|command1|command_delay\(0),
	datac => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|rp_shift\(1),
	combout => \u6|command1|rp_shift~0_combout\);

-- Location: FF_X26_Y17_N15
\u6|command1|rp_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rp_shift~0_combout\,
	ena => \u6|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rp_shift\(0));

-- Location: LCCOMB_X26_Y17_N0
\u6|command1|rp_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rp_done~0_combout\ = (!\u6|control1|INIT_REQ~q\ & ((\u6|command1|rp_shift\(0)) # ((!\u6|command1|command_delay\(0) & \u6|command1|command_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|INIT_REQ~q\,
	datab => \u6|command1|rp_shift\(0),
	datac => \u6|command1|command_delay\(0),
	datad => \u6|command1|command_done~q\,
	combout => \u6|command1|rp_done~0_combout\);

-- Location: FF_X26_Y17_N1
\u6|command1|rp_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rp_done~0_combout\,
	ena => \u6|command1|rp_done~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rp_done~q\);

-- Location: LCCOMB_X26_Y17_N26
\u6|command1|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~1_combout\ = (!\u6|command1|command_done~q\ & !\u6|command1|rp_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|command_done~q\,
	datad => \u6|command1|rp_done~q\,
	combout => \u6|command1|always0~1_combout\);

-- Location: LCCOMB_X26_Y16_N10
\u6|control1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|Equal1~0_combout\ = (\u6|CMD\(0) & !\u6|CMD\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|CMD\(0),
	datad => \u6|CMD\(1),
	combout => \u6|control1|Equal1~0_combout\);

-- Location: FF_X26_Y16_N11
\u6|control1|READA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|READA~q\);

-- Location: LCCOMB_X26_Y16_N8
\u6|command1|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~2_combout\ = (!\u6|control1|REF_REQ~q\ & (!\u6|command1|do_reada~q\ & (\u6|command1|always0~1_combout\ & \u6|control1|READA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|REF_REQ~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|command1|always0~1_combout\,
	datad => \u6|control1|READA~q\,
	combout => \u6|command1|always0~2_combout\);

-- Location: LCCOMB_X26_Y16_N26
\u6|command1|do_reada~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|do_reada~0_combout\ = (!\u6|control1|INIT_REQ~q\ & \u6|command1|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|INIT_REQ~q\,
	datac => \u6|command1|always0~2_combout\,
	combout => \u6|command1|do_reada~0_combout\);

-- Location: FF_X26_Y16_N27
\u6|command1|do_reada\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|do_reada~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_reada~q\);

-- Location: LCCOMB_X26_Y17_N24
\u6|command1|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always3~0_combout\ = (\u6|command1|do_writea~q\) # ((\u6|command1|do_refresh~q\) # ((\u6|command1|do_reada~q\) # (!\u6|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_writea~q\,
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|command1|do_reada~q\,
	datad => \u6|command1|rw_flag~0_combout\,
	combout => \u6|command1|always3~0_combout\);

-- Location: LCCOMB_X28_Y17_N8
\u6|command1|REF_ACK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|REF_ACK~0_combout\ = (\u6|control1|REF_REQ~q\ & ((\u6|command1|do_refresh~q\) # ((\u6|command1|REF_ACK~q\ & \u6|command1|always3~0_combout\)))) # (!\u6|control1|REF_REQ~q\ & (((\u6|command1|REF_ACK~q\ & \u6|command1|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|REF_REQ~q\,
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|command1|REF_ACK~q\,
	datad => \u6|command1|always3~0_combout\,
	combout => \u6|command1|REF_ACK~0_combout\);

-- Location: FF_X28_Y17_N9
\u6|command1|REF_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|REF_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|REF_ACK~q\);

-- Location: LCCOMB_X28_Y17_N24
\u6|control1|REF_REQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|REF_REQ~0_combout\ = (\u6|control1|Equal3~4_combout\) # ((!\u6|command1|REF_ACK~q\ & (\u6|control1|REF_REQ~q\ & !\u6|control1|INIT_REQ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|Equal3~4_combout\,
	datab => \u6|command1|REF_ACK~q\,
	datac => \u6|control1|REF_REQ~q\,
	datad => \u6|control1|INIT_REQ~q\,
	combout => \u6|control1|REF_REQ~0_combout\);

-- Location: FF_X28_Y17_N25
\u6|control1|REF_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|REF_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|REF_REQ~q\);

-- Location: LCCOMB_X26_Y16_N16
\u6|command1|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~3_combout\ = (\u6|command1|always0~1_combout\ & (!\u6|command1|do_writea~q\ & (\u6|control1|WRITEA~q\ & !\u6|control1|REF_REQ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always0~1_combout\,
	datab => \u6|command1|do_writea~q\,
	datac => \u6|control1|WRITEA~q\,
	datad => \u6|control1|REF_REQ~q\,
	combout => \u6|command1|always0~3_combout\);

-- Location: LCCOMB_X26_Y16_N28
\u6|command1|do_writea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|do_writea~0_combout\ = (!\u6|control1|INIT_REQ~q\ & \u6|command1|always0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|control1|INIT_REQ~q\,
	datad => \u6|command1|always0~3_combout\,
	combout => \u6|command1|do_writea~0_combout\);

-- Location: FF_X26_Y16_N29
\u6|command1|do_writea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|do_writea~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_writea~q\);

-- Location: LCCOMB_X28_Y17_N30
\u6|command1|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~5_combout\ = (!\u6|command1|do_refresh~q\ & (!\u6|command1|do_writea~q\ & !\u6|command1|do_reada~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|command1|do_writea~q\,
	datad => \u6|command1|do_reada~q\,
	combout => \u6|command1|always0~5_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u6|control1|REFRESH~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|REFRESH~2_combout\ = (\u6|control1|always3~4_combout\ & ((\u6|control1|init_timer\(15)) # ((\u6|control1|init_timer\(14) & !\u6|control1|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|always3~4_combout\,
	datab => \u6|control1|init_timer\(15),
	datac => \u6|control1|init_timer\(14),
	datad => \u6|control1|LessThan1~1_combout\,
	combout => \u6|control1|REFRESH~2_combout\);

-- Location: FF_X26_Y16_N3
\u6|control1|REFRESH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|REFRESH~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|REFRESH~q\);

-- Location: LCCOMB_X26_Y16_N22
\u6|command1|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always0~6_combout\ = (\u6|command1|always0~5_combout\ & (\u6|command1|always0~1_combout\ & ((\u6|control1|REF_REQ~q\) # (\u6|control1|REFRESH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|control1|REF_REQ~q\,
	datab => \u6|command1|always0~5_combout\,
	datac => \u6|command1|always0~1_combout\,
	datad => \u6|control1|REFRESH~q\,
	combout => \u6|command1|always0~6_combout\);

-- Location: FF_X26_Y16_N23
\u6|command1|do_refresh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|always0~6_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_refresh~q\);

-- Location: LCCOMB_X26_Y17_N28
\u6|command1|CM_ACK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|CM_ACK~0_combout\ = (\u6|command1|do_refresh~q\ & ((\u6|control1|REF_REQ~q\ & ((\u6|command1|CM_ACK~q\))) # (!\u6|control1|REF_REQ~q\ & (\u6|command1|always3~0_combout\)))) # (!\u6|command1|do_refresh~q\ & (\u6|command1|always3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|always3~0_combout\,
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|command1|CM_ACK~q\,
	datad => \u6|control1|REF_REQ~q\,
	combout => \u6|command1|CM_ACK~0_combout\);

-- Location: FF_X26_Y17_N29
\u6|command1|CM_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|CM_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|CM_ACK~q\);

-- Location: LCCOMB_X24_Y16_N0
\u6|control1|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|always1~0_combout\ = (!\u6|control1|CMD_ACK~q\ & \u6|command1|CM_ACK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|control1|CMD_ACK~q\,
	datad => \u6|command1|CM_ACK~q\,
	combout => \u6|control1|always1~0_combout\);

-- Location: FF_X24_Y16_N1
\u6|control1|CMD_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|CMD_ACK~q\);

-- Location: LCCOMB_X24_Y16_N22
\u6|ST[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[5]~3_combout\ = (\u6|Equal5~3_combout\ & ((\u6|ST[5]~2_combout\) # ((\u6|Equal6~0_combout\ & !\u6|control1|CMD_ACK~q\)))) # (!\u6|Equal5~3_combout\ & (\u6|Equal6~0_combout\ & ((!\u6|control1|CMD_ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[5]~2_combout\,
	datad => \u6|control1|CMD_ACK~q\,
	combout => \u6|ST[5]~3_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u6|ST[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[6]~9_combout\ = (\u6|Add4~12_combout\ & (!\u6|Equal6~0_combout\ & (\u6|ST[1]~16_combout\ & !\u6|ST[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Add4~12_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST[1]~16_combout\,
	datad => \u6|ST[5]~3_combout\,
	combout => \u6|ST[6]~9_combout\);

-- Location: FF_X23_Y16_N29
\u6|ST[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(6));

-- Location: LCCOMB_X24_Y16_N24
\u6|ST[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[8]~13_combout\ = (!\u6|ST[5]~3_combout\ & (\u6|ST[1]~16_combout\ & (\u6|Add4~16_combout\ & !\u6|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST[5]~3_combout\,
	datab => \u6|ST[1]~16_combout\,
	datac => \u6|Add4~16_combout\,
	datad => \u6|Equal6~0_combout\,
	combout => \u6|ST[8]~13_combout\);

-- Location: FF_X24_Y16_N25
\u6|ST[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(8));

-- Location: LCCOMB_X24_Y16_N4
\u6|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal5~1_combout\ = (!\u6|ST\(4) & !\u6|ST\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|ST\(4),
	datad => \u6|ST\(3),
	combout => \u6|Equal5~1_combout\);

-- Location: LCCOMB_X24_Y16_N26
\u6|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal5~2_combout\ = (!\u6|ST\(2) & (!\u6|ST\(8) & (\u6|Equal5~1_combout\ & \u6|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datab => \u6|ST\(8),
	datac => \u6|Equal5~1_combout\,
	datad => \u6|Equal5~0_combout\,
	combout => \u6|Equal5~2_combout\);

-- Location: LCCOMB_X24_Y16_N18
\u6|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal6~0_combout\ = (\u6|ST\(0) & (\u6|Equal5~2_combout\ & !\u6|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(0),
	datac => \u6|Equal5~2_combout\,
	datad => \u6|ST\(1),
	combout => \u6|Equal6~0_combout\);

-- Location: LCCOMB_X24_Y16_N2
\u6|ST[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[0]~4_combout\ = (\u6|Equal5~3_combout\) # ((\u6|Add4~0_combout\ & \u6|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datac => \u6|Add4~0_combout\,
	datad => \u6|Equal4~0_combout\,
	combout => \u6|ST[0]~4_combout\);

-- Location: LCCOMB_X24_Y16_N20
\u6|ST[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|ST[0]~5_combout\ = (\u6|ST[5]~3_combout\ & (((\u6|ST\(0))))) # (!\u6|ST[5]~3_combout\ & (!\u6|Equal6~0_combout\ & ((\u6|ST[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST[5]~3_combout\,
	datab => \u6|Equal6~0_combout\,
	datac => \u6|ST\(0),
	datad => \u6|ST[0]~4_combout\,
	combout => \u6|ST[0]~5_combout\);

-- Location: FF_X24_Y16_N21
\u6|ST[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|ST[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|ST\(0));

-- Location: LCCOMB_X25_Y16_N24
\u6|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal8~0_combout\ = (!\u6|ST\(0) & (\u6|Equal5~2_combout\ & \u6|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(0),
	datac => \u6|Equal5~2_combout\,
	datad => \u6|ST\(1),
	combout => \u6|Equal8~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u6|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal10~0_combout\ = (\u6|ST\(2) & (!\u6|ST\(0) & (\u6|Equal7~0_combout\ & \u6|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datab => \u6|ST\(0),
	datac => \u6|Equal7~0_combout\,
	datad => \u6|ST\(8),
	combout => \u6|Equal10~0_combout\);

-- Location: LCCOMB_X25_Y16_N4
\u6|mWR_DONE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mWR_DONE~0_combout\ = (\u6|Write~q\ & ((\u6|mWR_DONE~q\) # ((!\u6|Equal8~0_combout\ & \u6|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Write~q\,
	datab => \u6|Equal8~0_combout\,
	datac => \u6|mWR_DONE~q\,
	datad => \u6|Equal10~0_combout\,
	combout => \u6|mWR_DONE~0_combout\);

-- Location: FF_X25_Y16_N5
\u6|mWR_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mWR_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mWR_DONE~q\);

-- Location: LCCOMB_X30_Y19_N30
\u6|WR_MASK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|WR_MASK~1_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & !\u6|mWR_DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datac => \u6|mWR_DONE~q\,
	combout => \u6|WR_MASK~1_combout\);

-- Location: FF_X30_Y19_N31
\u6|WR_MASK[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|WR_MASK~1_combout\,
	ena => \u6|mWR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|WR_MASK\(0));

-- Location: IOIBUF_X32_Y24_N15
\CMOS2_PCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_PCLK,
	o => \CMOS2_PCLK~input_o\);

-- Location: IOIBUF_X0_Y11_N8
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\u6|sdram_pll1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 3,
	c1_initial => 2,
	c1_low => 2,
	c1_mode => "odd",
	c1_ph => 4,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c1",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "c0",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "-3000",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 10,
	m_initial => 2,
	m_ph => 4,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6795,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 250,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u6|sdram_pll1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X18_Y24_N22
\CMOS2_D[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(0),
	o => \CMOS2_D[0]~input_o\);

-- Location: IOIBUF_X18_Y24_N8
\CMOS2_HREF~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_HREF,
	o => \CMOS2_HREF~input_o\);

-- Location: LCCOMB_X28_Y23_N0
\u2_CMOS_Capture|byte_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|byte_state~0_combout\ = (\CMOS2_HREF~input_o\ & (!\u2_CMOS_Capture|byte_state~q\ & !\CMOS2_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_HREF~input_o\,
	datac => \u2_CMOS_Capture|byte_state~q\,
	datad => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|byte_state~0_combout\);

-- Location: FF_X28_Y23_N1
\u2_CMOS_Capture|byte_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|byte_state~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|byte_state~q\);

-- Location: LCCOMB_X28_Y23_N20
\u2_CMOS_Capture|CMOS_oDATA[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\ = (\CMOS2_VSYNC~input_o\) # ((!\u2_CMOS_Capture|byte_state~q\) # (!\CMOS2_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS2_VSYNC~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \u2_CMOS_Capture|byte_state~q\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\);

-- Location: FF_X32_Y23_N13
\u2_CMOS_Capture|CMOS_oDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \CMOS2_D[0]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(0));

-- Location: LCCOMB_X31_Y21_N4
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X31_Y21_N5
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	ena => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X31_Y22_N4
\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(9) = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: LCCOMB_X31_Y19_N16
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: LCCOMB_X31_Y19_N6
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X31_Y19_N7
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	clrn => \ALT_INV_Equal1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LCCOMB_X28_Y19_N16
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: IOIBUF_X28_Y24_N22
\CMOS2_D[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(1),
	o => \CMOS2_D[1]~input_o\);

-- Location: LCCOMB_X31_Y23_N28
\u2_CMOS_Capture|CMOS_oDATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\ = \CMOS2_D[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[1]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\);

-- Location: FF_X31_Y23_N29
\u2_CMOS_Capture|CMOS_oDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(1));

-- Location: IOIBUF_X32_Y24_N22
\CMOS2_D[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(2),
	o => \CMOS2_D[2]~input_o\);

-- Location: LCCOMB_X33_Y23_N4
\u2_CMOS_Capture|CMOS_oDATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[2]~feeder_combout\ = \CMOS2_D[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[2]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[2]~feeder_combout\);

-- Location: FF_X33_Y23_N5
\u2_CMOS_Capture|CMOS_oDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(2));

-- Location: IOIBUF_X30_Y24_N1
\CMOS2_D[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(3),
	o => \CMOS2_D[3]~input_o\);

-- Location: LCCOMB_X31_Y23_N22
\u2_CMOS_Capture|CMOS_oDATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\ = \CMOS2_D[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[3]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\);

-- Location: FF_X31_Y23_N23
\u2_CMOS_Capture|CMOS_oDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(3));

-- Location: IOIBUF_X13_Y24_N15
\CMOS2_D[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(4),
	o => \CMOS2_D[4]~input_o\);

-- Location: LCCOMB_X32_Y23_N2
\u2_CMOS_Capture|CMOS_oDATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[4]~feeder_combout\ = \CMOS2_D[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[4]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[4]~feeder_combout\);

-- Location: FF_X32_Y23_N3
\u2_CMOS_Capture|CMOS_oDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[4]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(4));

-- Location: IOIBUF_X23_Y24_N15
\CMOS2_D[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(5),
	o => \CMOS2_D[5]~input_o\);

-- Location: FF_X31_Y23_N25
\u2_CMOS_Capture|CMOS_oDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \CMOS2_D[5]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(5));

-- Location: IOIBUF_X18_Y24_N15
\CMOS2_D[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(6),
	o => \CMOS2_D[6]~input_o\);

-- Location: LCCOMB_X32_Y23_N4
\u2_CMOS_Capture|CMOS_oDATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout\ = \CMOS2_D[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[6]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout\);

-- Location: FF_X32_Y23_N5
\u2_CMOS_Capture|CMOS_oDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(6));

-- Location: IOIBUF_X7_Y24_N1
\CMOS2_D[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS2_D(7),
	o => \CMOS2_D[7]~input_o\);

-- Location: LCCOMB_X31_Y23_N30
\u2_CMOS_Capture|CMOS_oDATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout\ = \CMOS2_D[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS2_D[7]~input_o\,
	combout => \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout\);

-- Location: FF_X31_Y23_N31
\u2_CMOS_Capture|CMOS_oDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(7));

-- Location: LCCOMB_X30_Y23_N24
\u2_CMOS_Capture|Pre_CMOS_iDATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout\ = (\CMOS2_D[0]~input_o\ & (\CMOS2_HREF~input_o\ & !\CMOS2_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS2_D[0]~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\u2_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder_combout\);

-- Location: FF_X31_Y23_N3
\u2_CMOS_Capture|Pre_CMOS_iDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(0));

-- Location: LCCOMB_X32_Y23_N6
\u2_CMOS_Capture|CMOS_oDATA[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(0),
	combout => \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\);

-- Location: FF_X32_Y23_N7
\u2_CMOS_Capture|CMOS_oDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(8));

-- Location: M9K_X27_Y19_N0
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u6|write_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \CMOS2_PCLK~input_o\,
	clk1 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \Equal1~0clkctrl_outclk\,
	portadatain => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\,
	portaaddr => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\,
	portbaddr => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X34_Y7_N8
\CMOS1_PCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_PCLK,
	o => \CMOS1_PCLK~input_o\);

-- Location: IOIBUF_X34_Y3_N15
\CMOS1_D[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(0),
	o => \CMOS1_D[0]~input_o\);

-- Location: LCCOMB_X33_Y10_N24
\u1_CMOS_Capture|CMOS_oDATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[0]~feeder_combout\ = \CMOS1_D[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS1_D[0]~input_o\,
	combout => \u1_CMOS_Capture|CMOS_oDATA[0]~feeder_combout\);

-- Location: IOIBUF_X34_Y8_N22
\CMOS1_HREF~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_HREF,
	o => \CMOS1_HREF~input_o\);

-- Location: LCCOMB_X33_Y9_N12
\u1_CMOS_Capture|byte_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|byte_state~0_combout\ = (!\CMOS1_VSYNC~input_o\ & (!\u1_CMOS_Capture|byte_state~q\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_VSYNC~input_o\,
	datac => \u1_CMOS_Capture|byte_state~q\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|byte_state~0_combout\);

-- Location: FF_X33_Y9_N13
\u1_CMOS_Capture|byte_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|byte_state~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|byte_state~q\);

-- Location: LCCOMB_X33_Y9_N2
\u1_CMOS_Capture|CMOS_oDATA[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\ = ((\CMOS1_VSYNC~input_o\) # (!\u1_CMOS_Capture|byte_state~q\)) # (!\CMOS1_HREF~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS1_HREF~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \u1_CMOS_Capture|byte_state~q\,
	combout => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\);

-- Location: FF_X33_Y10_N25
\u1_CMOS_Capture|CMOS_oDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(0));

-- Location: LCCOMB_X33_Y8_N30
\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(9) = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: LCCOMB_X28_Y8_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: LCCOMB_X29_Y7_N18
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X29_Y7_N19
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	clrn => \ALT_INV_Equal0~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: LCCOMB_X29_Y8_N12
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: IOIBUF_X34_Y17_N22
\CMOS1_D[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(1),
	o => \CMOS1_D[1]~input_o\);

-- Location: LCCOMB_X33_Y10_N2
\u1_CMOS_Capture|CMOS_oDATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\ = \CMOS1_D[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS1_D[1]~input_o\,
	combout => \u1_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\);

-- Location: FF_X33_Y10_N3
\u1_CMOS_Capture|CMOS_oDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(1));

-- Location: IOIBUF_X34_Y9_N22
\CMOS1_D[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(2),
	o => \CMOS1_D[2]~input_o\);

-- Location: FF_X33_Y10_N13
\u1_CMOS_Capture|CMOS_oDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \CMOS1_D[2]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(2));

-- Location: IOIBUF_X25_Y0_N15
\CMOS1_D[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(3),
	o => \CMOS1_D[3]~input_o\);

-- Location: LCCOMB_X32_Y9_N8
\u1_CMOS_Capture|CMOS_oDATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\ = \CMOS1_D[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS1_D[3]~input_o\,
	combout => \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\);

-- Location: FF_X32_Y9_N9
\u1_CMOS_Capture|CMOS_oDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(3));

-- Location: IOIBUF_X34_Y11_N8
\CMOS1_D[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(4),
	o => \CMOS1_D[4]~input_o\);

-- Location: FF_X33_Y10_N11
\u1_CMOS_Capture|CMOS_oDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \CMOS1_D[4]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(4));

-- Location: IOIBUF_X34_Y10_N1
\CMOS1_D[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(5),
	o => \CMOS1_D[5]~input_o\);

-- Location: LCCOMB_X33_Y10_N4
\u1_CMOS_Capture|CMOS_oDATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[5]~feeder_combout\ = \CMOS1_D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CMOS1_D[5]~input_o\,
	combout => \u1_CMOS_Capture|CMOS_oDATA[5]~feeder_combout\);

-- Location: FF_X33_Y10_N5
\u1_CMOS_Capture|CMOS_oDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[5]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(5));

-- Location: IOIBUF_X34_Y20_N15
\CMOS1_D[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(6),
	o => \CMOS1_D[6]~input_o\);

-- Location: FF_X33_Y10_N23
\u1_CMOS_Capture|CMOS_oDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \CMOS1_D[6]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(6));

-- Location: IOIBUF_X34_Y19_N15
\CMOS1_D[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CMOS1_D(7),
	o => \CMOS1_D[7]~input_o\);

-- Location: FF_X33_Y10_N9
\u1_CMOS_Capture|CMOS_oDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	asdata => \CMOS1_D[7]~input_o\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(7));

-- Location: LCCOMB_X33_Y10_N0
\u1_CMOS_Capture|Pre_CMOS_iDATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout\ = (!\CMOS1_VSYNC~input_o\ & (\CMOS1_HREF~input_o\ & \CMOS1_D[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_VSYNC~input_o\,
	datac => \CMOS1_HREF~input_o\,
	datad => \CMOS1_D[0]~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout\);

-- Location: FF_X33_Y10_N1
\u1_CMOS_Capture|Pre_CMOS_iDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(0));

-- Location: LCCOMB_X33_Y10_N26
\u1_CMOS_Capture|CMOS_oDATA[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(0),
	combout => \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\);

-- Location: FF_X33_Y10_N27
\u1_CMOS_Capture|CMOS_oDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(8));

-- Location: M9K_X27_Y7_N0
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u6|write_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \CMOS1_PCLK~input_o\,
	clk1 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \Equal0~0clkctrl_outclk\,
	portadatain => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\,
	portaaddr => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\,
	portbaddr => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y7_N26
\u6|mDATAIN[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[0]~0_combout\ = (\u6|WR_MASK\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0)))) # (!\u6|WR_MASK\(0) & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u6|mDATAIN[0]~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\u6|command1|oe4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|oe4~0_combout\ = (!\u6|command1|do_initial~q\ & (!\u6|command1|do_refresh~q\ & (!\u6|PM_STOP~q\ & !\u6|command1|do_reada~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_initial~q\,
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|PM_STOP~q\,
	datad => \u6|command1|do_reada~q\,
	combout => \u6|command1|oe4~0_combout\);

-- Location: LCCOMB_X24_Y12_N2
\u6|command1|oe4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|oe4~1_combout\ = (\u6|command1|do_writea~q\) # ((!\u6|command1|do_precharge~q\ & (\u6|command1|oe4~q\ & \u6|command1|oe4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_precharge~q\,
	datab => \u6|command1|do_writea~q\,
	datac => \u6|command1|oe4~q\,
	datad => \u6|command1|oe4~0_combout\,
	combout => \u6|command1|oe4~1_combout\);

-- Location: FF_X24_Y12_N3
\u6|command1|oe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|oe4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|oe4~q\);

-- Location: LCCOMB_X24_Y12_N18
\u6|command1|OE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|OE~feeder_combout\ = \u6|command1|oe4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|command1|oe4~q\,
	combout => \u6|command1|OE~feeder_combout\);

-- Location: FF_X24_Y12_N19
\u6|command1|OE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|OE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|OE~q\);

-- Location: LCCOMB_X26_Y8_N22
\u6|mDATAIN[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[1]~1_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[1]~1_combout\);

-- Location: LCCOMB_X26_Y7_N12
\u6|mDATAIN[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[2]~2_combout\ = (\u6|WR_MASK\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2)))) # (!\u6|WR_MASK\(0) & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u6|mDATAIN[2]~2_combout\);

-- Location: LCCOMB_X26_Y7_N18
\u6|mDATAIN[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[3]~3_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[3]~3_combout\);

-- Location: LCCOMB_X26_Y7_N0
\u6|mDATAIN[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[4]~4_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u6|mDATAIN[4]~4_combout\);

-- Location: LCCOMB_X26_Y8_N24
\u6|mDATAIN[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[5]~5_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[5]~5_combout\);

-- Location: LCCOMB_X26_Y7_N22
\u6|mDATAIN[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[6]~6_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u6|mDATAIN[6]~6_combout\);

-- Location: LCCOMB_X26_Y7_N4
\u6|mDATAIN[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[7]~7_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u6|mDATAIN[7]~7_combout\);

-- Location: LCCOMB_X28_Y8_N6
\u6|mDATAIN[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[8]~8_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u6|mDATAIN[8]~8_combout\);

-- Location: LCCOMB_X30_Y23_N10
\u2_CMOS_Capture|Pre_CMOS_iDATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout\ = (!\CMOS2_VSYNC~input_o\ & (\CMOS2_HREF~input_o\ & \CMOS2_D[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS2_VSYNC~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_D[1]~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout\);

-- Location: LCCOMB_X31_Y23_N10
\u2_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder_combout\);

-- Location: FF_X31_Y23_N11
\u2_CMOS_Capture|Pre_CMOS_iDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(1));

-- Location: LCCOMB_X32_Y23_N16
\u2_CMOS_Capture|CMOS_oDATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(1),
	combout => \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\);

-- Location: FF_X32_Y23_N17
\u2_CMOS_Capture|CMOS_oDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(9));

-- Location: LCCOMB_X29_Y23_N24
\u2_CMOS_Capture|Pre_CMOS_iDATA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout\ = (!\CMOS2_VSYNC~input_o\ & (\CMOS2_HREF~input_o\ & \CMOS2_D[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_VSYNC~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_D[2]~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout\);

-- Location: LCCOMB_X31_Y23_N18
\u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout\);

-- Location: FF_X31_Y23_N19
\u2_CMOS_Capture|Pre_CMOS_iDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(2));

-- Location: LCCOMB_X31_Y23_N16
\u2_CMOS_Capture|CMOS_oDATA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(2),
	combout => \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\);

-- Location: FF_X31_Y23_N17
\u2_CMOS_Capture|CMOS_oDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(10));

-- Location: LCCOMB_X31_Y23_N4
\u2_CMOS_Capture|Pre_CMOS_iDATA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout\ = (!\CMOS2_VSYNC~input_o\ & (\CMOS2_HREF~input_o\ & \CMOS2_D[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_VSYNC~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_D[3]~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout\);

-- Location: FF_X31_Y23_N5
\u2_CMOS_Capture|Pre_CMOS_iDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(3));

-- Location: FF_X31_Y23_N1
\u2_CMOS_Capture|CMOS_oDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u2_CMOS_Capture|Pre_CMOS_iDATA\(3),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(11));

-- Location: LCCOMB_X30_Y23_N4
\u2_CMOS_Capture|Pre_CMOS_iDATA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout\ = (\CMOS2_D[4]~input_o\ & (\CMOS2_HREF~input_o\ & !\CMOS2_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_D[4]~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout\);

-- Location: FF_X31_Y23_N9
\u2_CMOS_Capture|Pre_CMOS_iDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	asdata => \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(4));

-- Location: LCCOMB_X31_Y23_N26
\u2_CMOS_Capture|CMOS_oDATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2_CMOS_Capture|Pre_CMOS_iDATA\(4),
	combout => \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\);

-- Location: FF_X31_Y23_N27
\u2_CMOS_Capture|CMOS_oDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(12));

-- Location: LCCOMB_X31_Y23_N14
\u2_CMOS_Capture|Pre_CMOS_iDATA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout\ = (\CMOS2_D[5]~input_o\ & (\CMOS2_HREF~input_o\ & !\CMOS2_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_D[5]~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout\);

-- Location: FF_X31_Y23_N15
\u2_CMOS_Capture|Pre_CMOS_iDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(5));

-- Location: LCCOMB_X32_Y23_N18
\u2_CMOS_Capture|CMOS_oDATA[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(5),
	combout => \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\);

-- Location: FF_X32_Y23_N19
\u2_CMOS_Capture|CMOS_oDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(13));

-- Location: LCCOMB_X30_Y23_N14
\u2_CMOS_Capture|Pre_CMOS_iDATA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout\ = (\CMOS2_D[6]~input_o\ & (\CMOS2_HREF~input_o\ & !\CMOS2_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_D[6]~input_o\,
	datac => \CMOS2_HREF~input_o\,
	datad => \CMOS2_VSYNC~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout\);

-- Location: LCCOMB_X31_Y23_N20
\u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout\);

-- Location: FF_X31_Y23_N21
\u2_CMOS_Capture|Pre_CMOS_iDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(6));

-- Location: LCCOMB_X31_Y23_N6
\u2_CMOS_Capture|CMOS_oDATA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(6),
	combout => \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\);

-- Location: FF_X31_Y23_N7
\u2_CMOS_Capture|CMOS_oDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(14));

-- Location: LCCOMB_X31_Y23_N12
\u2_CMOS_Capture|Pre_CMOS_iDATA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout\ = (\CMOS2_HREF~input_o\ & (!\CMOS2_VSYNC~input_o\ & \CMOS2_D[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS2_HREF~input_o\,
	datac => \CMOS2_VSYNC~input_o\,
	datad => \CMOS2_D[7]~input_o\,
	combout => \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout\);

-- Location: FF_X31_Y23_N13
\u2_CMOS_Capture|Pre_CMOS_iDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|Pre_CMOS_iDATA\(7));

-- Location: LCCOMB_X32_Y23_N20
\u2_CMOS_Capture|CMOS_oDATA[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\ = \u2_CMOS_Capture|Pre_CMOS_iDATA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2_CMOS_Capture|Pre_CMOS_iDATA\(7),
	combout => \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\);

-- Location: FF_X32_Y23_N21
\u2_CMOS_Capture|CMOS_oDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS2_PCLK~input_o\,
	d => \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u2_CMOS_Capture|ALT_INV_CMOS_oDATA[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2_CMOS_Capture|CMOS_oDATA\(15));

-- Location: M9K_X27_Y21_N0
\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u6|write_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \CMOS2_PCLK~input_o\,
	clk1 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \Equal1~0clkctrl_outclk\,
	portadatain => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\,
	portaaddr => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\,
	portbaddr => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X33_Y9_N28
\u1_CMOS_Capture|Pre_CMOS_iDATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout\ = (\CMOS1_D[1]~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS1_D[1]~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout\);

-- Location: FF_X33_Y9_N29
\u1_CMOS_Capture|Pre_CMOS_iDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(1));

-- Location: LCCOMB_X32_Y9_N10
\u1_CMOS_Capture|CMOS_oDATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(1),
	combout => \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\);

-- Location: FF_X32_Y9_N11
\u1_CMOS_Capture|CMOS_oDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(9));

-- Location: LCCOMB_X33_Y9_N22
\u1_CMOS_Capture|Pre_CMOS_iDATA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout\ = (\CMOS1_D[2]~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS1_D[2]~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout\);

-- Location: FF_X33_Y9_N23
\u1_CMOS_Capture|Pre_CMOS_iDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(2));

-- Location: LCCOMB_X32_Y9_N20
\u1_CMOS_Capture|CMOS_oDATA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(2),
	combout => \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\);

-- Location: FF_X32_Y9_N21
\u1_CMOS_Capture|CMOS_oDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(10));

-- Location: LCCOMB_X33_Y9_N0
\u1_CMOS_Capture|Pre_CMOS_iDATA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout\ = (\CMOS1_HREF~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_D[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CMOS1_HREF~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_D[3]~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout\);

-- Location: FF_X33_Y9_N1
\u1_CMOS_Capture|Pre_CMOS_iDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(3));

-- Location: LCCOMB_X32_Y9_N18
\u1_CMOS_Capture|CMOS_oDATA[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1_CMOS_Capture|Pre_CMOS_iDATA\(3),
	combout => \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout\);

-- Location: FF_X32_Y9_N19
\u1_CMOS_Capture|CMOS_oDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(11));

-- Location: LCCOMB_X33_Y9_N26
\u1_CMOS_Capture|Pre_CMOS_iDATA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout\ = (\CMOS1_D[4]~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_D[4]~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout\);

-- Location: FF_X33_Y9_N27
\u1_CMOS_Capture|Pre_CMOS_iDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(4));

-- Location: LCCOMB_X32_Y9_N12
\u1_CMOS_Capture|CMOS_oDATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(4),
	combout => \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\);

-- Location: FF_X32_Y9_N13
\u1_CMOS_Capture|CMOS_oDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(12));

-- Location: LCCOMB_X33_Y10_N30
\u1_CMOS_Capture|Pre_CMOS_iDATA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout\ = (\CMOS1_D[5]~input_o\ & (\CMOS1_HREF~input_o\ & !\CMOS1_VSYNC~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_D[5]~input_o\,
	datac => \CMOS1_HREF~input_o\,
	datad => \CMOS1_VSYNC~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout\);

-- Location: FF_X33_Y10_N31
\u1_CMOS_Capture|Pre_CMOS_iDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(5));

-- Location: LCCOMB_X32_Y9_N22
\u1_CMOS_Capture|CMOS_oDATA[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1_CMOS_Capture|Pre_CMOS_iDATA\(5),
	combout => \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\);

-- Location: FF_X32_Y9_N23
\u1_CMOS_Capture|CMOS_oDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(13));

-- Location: LCCOMB_X33_Y9_N4
\u1_CMOS_Capture|Pre_CMOS_iDATA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout\ = (\CMOS1_D[6]~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_D[6]~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout\);

-- Location: FF_X33_Y9_N5
\u1_CMOS_Capture|Pre_CMOS_iDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(6));

-- Location: LCCOMB_X32_Y9_N4
\u1_CMOS_Capture|CMOS_oDATA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(6),
	combout => \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\);

-- Location: FF_X32_Y9_N5
\u1_CMOS_Capture|CMOS_oDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(14));

-- Location: LCCOMB_X33_Y9_N6
\u1_CMOS_Capture|Pre_CMOS_iDATA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout\ = (\CMOS1_D[7]~input_o\ & (!\CMOS1_VSYNC~input_o\ & \CMOS1_HREF~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CMOS1_D[7]~input_o\,
	datac => \CMOS1_VSYNC~input_o\,
	datad => \CMOS1_HREF~input_o\,
	combout => \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout\);

-- Location: FF_X33_Y9_N7
\u1_CMOS_Capture|Pre_CMOS_iDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|Pre_CMOS_iDATA\(7));

-- Location: LCCOMB_X32_Y9_N30
\u1_CMOS_Capture|CMOS_oDATA[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\ = \u1_CMOS_Capture|Pre_CMOS_iDATA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1_CMOS_Capture|Pre_CMOS_iDATA\(7),
	combout => \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\);

-- Location: FF_X32_Y9_N31
\u1_CMOS_Capture|CMOS_oDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CMOS1_PCLK~input_o\,
	d => \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u1_CMOS_Capture|ALT_INV_CMOS_oDATA[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1_CMOS_Capture|CMOS_oDATA\(15));

-- Location: M9K_X27_Y8_N0
\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u6|write_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \CMOS1_PCLK~input_o\,
	clk1 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \Equal0~0clkctrl_outclk\,
	portadatain => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\,
	portaaddr => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\,
	portbaddr => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y8_N18
\u6|mDATAIN[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[9]~9_combout\ = (\u6|WR_MASK\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9)))) # (!\u6|WR_MASK\(0) & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u6|mDATAIN[9]~9_combout\);

-- Location: LCCOMB_X26_Y8_N16
\u6|mDATAIN[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[10]~10_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[10]~10_combout\);

-- Location: LCCOMB_X26_Y8_N2
\u6|mDATAIN[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[11]~11_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[11]~11_combout\);

-- Location: LCCOMB_X26_Y8_N4
\u6|mDATAIN[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[12]~12_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u6|mDATAIN[12]~12_combout\);

-- Location: LCCOMB_X26_Y8_N26
\u6|mDATAIN[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[13]~13_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	datad => \u6|WR_MASK\(0),
	combout => \u6|mDATAIN[13]~13_combout\);

-- Location: LCCOMB_X24_Y8_N6
\u6|mDATAIN[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[14]~14_combout\ = (\u6|WR_MASK\(0) & (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14))) # (!\u6|WR_MASK\(0) & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u6|mDATAIN[14]~14_combout\);

-- Location: LCCOMB_X26_Y8_N28
\u6|mDATAIN[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAIN[15]~15_combout\ = (\u6|WR_MASK\(0) & ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15)))) # (!\u6|WR_MASK\(0) & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datac => \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	datad => \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u6|mDATAIN[15]~15_combout\);

-- Location: LCCOMB_X18_Y13_N24
\cmos1_reg_config_inst|clock_20k~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k~0_combout\ = !\cmos1_reg_config_inst|clock_20k~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|clock_20k~q\,
	combout => \cmos1_reg_config_inst|clock_20k~0_combout\);

-- Location: LCCOMB_X19_Y13_N0
\cmos1_reg_config_inst|clock_20k_cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[0]~16_combout\ = \cmos1_reg_config_inst|clock_20k_cnt\(0) $ (VCC)
-- \cmos1_reg_config_inst|clock_20k_cnt[0]~17\ = CARRY(\cmos1_reg_config_inst|clock_20k_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(0),
	datad => VCC,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[0]~16_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[0]~17\);

-- Location: FF_X19_Y13_N1
\cmos1_reg_config_inst|clock_20k_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[0]~16_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(0));

-- Location: LCCOMB_X19_Y13_N2
\cmos1_reg_config_inst|clock_20k_cnt[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[1]~18_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(1) & (!\cmos1_reg_config_inst|clock_20k_cnt[0]~17\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(1) & ((\cmos1_reg_config_inst|clock_20k_cnt[0]~17\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[1]~19\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[0]~17\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(1),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[0]~17\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[1]~18_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[1]~19\);

-- Location: FF_X19_Y13_N3
\cmos1_reg_config_inst|clock_20k_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[1]~18_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(1));

-- Location: LCCOMB_X19_Y13_N4
\cmos1_reg_config_inst|clock_20k_cnt[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[2]~20_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(2) & (\cmos1_reg_config_inst|clock_20k_cnt[1]~19\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(2) & (!\cmos1_reg_config_inst|clock_20k_cnt[1]~19\ & VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[2]~21\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(2) & !\cmos1_reg_config_inst|clock_20k_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(2),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[1]~19\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[2]~20_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[2]~21\);

-- Location: FF_X19_Y13_N5
\cmos1_reg_config_inst|clock_20k_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[2]~20_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(2));

-- Location: LCCOMB_X19_Y13_N8
\cmos1_reg_config_inst|clock_20k_cnt[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[4]~24_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(4) & (\cmos1_reg_config_inst|clock_20k_cnt[3]~23\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(4) & (!\cmos1_reg_config_inst|clock_20k_cnt[3]~23\ & VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[4]~25\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(4) & !\cmos1_reg_config_inst|clock_20k_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(4),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[3]~23\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[4]~24_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[4]~25\);

-- Location: FF_X19_Y13_N9
\cmos1_reg_config_inst|clock_20k_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[4]~24_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(4));

-- Location: LCCOMB_X19_Y13_N14
\cmos1_reg_config_inst|clock_20k_cnt[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[7]~30_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(7) & (!\cmos1_reg_config_inst|clock_20k_cnt[6]~29\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(7) & ((\cmos1_reg_config_inst|clock_20k_cnt[6]~29\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[7]~31\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[6]~29\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(7),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[6]~29\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[7]~30_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[7]~31\);

-- Location: FF_X19_Y13_N15
\cmos1_reg_config_inst|clock_20k_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[7]~30_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(7));

-- Location: LCCOMB_X19_Y13_N16
\cmos1_reg_config_inst|clock_20k_cnt[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[8]~32_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(8) & (\cmos1_reg_config_inst|clock_20k_cnt[7]~31\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(8) & (!\cmos1_reg_config_inst|clock_20k_cnt[7]~31\ & VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[8]~33\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(8) & !\cmos1_reg_config_inst|clock_20k_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(8),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[7]~31\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[8]~32_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[8]~33\);

-- Location: FF_X19_Y13_N17
\cmos1_reg_config_inst|clock_20k_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[8]~32_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(8));

-- Location: LCCOMB_X19_Y13_N18
\cmos1_reg_config_inst|clock_20k_cnt[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[9]~34_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(9) & (!\cmos1_reg_config_inst|clock_20k_cnt[8]~33\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(9) & ((\cmos1_reg_config_inst|clock_20k_cnt[8]~33\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[9]~35\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[8]~33\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(9),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[8]~33\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[9]~34_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[9]~35\);

-- Location: FF_X19_Y13_N19
\cmos1_reg_config_inst|clock_20k_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[9]~34_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(9));

-- Location: LCCOMB_X19_Y13_N20
\cmos1_reg_config_inst|clock_20k_cnt[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[10]~36_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(10) & (\cmos1_reg_config_inst|clock_20k_cnt[9]~35\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(10) & (!\cmos1_reg_config_inst|clock_20k_cnt[9]~35\ & 
-- VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[10]~37\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(10) & !\cmos1_reg_config_inst|clock_20k_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(10),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[9]~35\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[10]~36_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[10]~37\);

-- Location: FF_X19_Y13_N21
\cmos1_reg_config_inst|clock_20k_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[10]~36_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(10));

-- Location: LCCOMB_X19_Y13_N22
\cmos1_reg_config_inst|clock_20k_cnt[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[11]~38_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(11) & (!\cmos1_reg_config_inst|clock_20k_cnt[10]~37\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(11) & ((\cmos1_reg_config_inst|clock_20k_cnt[10]~37\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[11]~39\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[10]~37\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(11),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[10]~37\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[11]~38_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[11]~39\);

-- Location: LCCOMB_X19_Y13_N24
\cmos1_reg_config_inst|clock_20k_cnt[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[12]~40_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(12) & (\cmos1_reg_config_inst|clock_20k_cnt[11]~39\ $ (GND))) # (!\cmos1_reg_config_inst|clock_20k_cnt\(12) & (!\cmos1_reg_config_inst|clock_20k_cnt[11]~39\ & 
-- VCC))
-- \cmos1_reg_config_inst|clock_20k_cnt[12]~41\ = CARRY((\cmos1_reg_config_inst|clock_20k_cnt\(12) & !\cmos1_reg_config_inst|clock_20k_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(12),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[11]~39\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[12]~40_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[12]~41\);

-- Location: FF_X19_Y13_N25
\cmos1_reg_config_inst|clock_20k_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[12]~40_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(12));

-- Location: LCCOMB_X19_Y13_N26
\cmos1_reg_config_inst|clock_20k_cnt[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|clock_20k_cnt[13]~42_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(13) & (!\cmos1_reg_config_inst|clock_20k_cnt[12]~41\)) # (!\cmos1_reg_config_inst|clock_20k_cnt\(13) & ((\cmos1_reg_config_inst|clock_20k_cnt[12]~41\) # (GND)))
-- \cmos1_reg_config_inst|clock_20k_cnt[13]~43\ = CARRY((!\cmos1_reg_config_inst|clock_20k_cnt[12]~41\) # (!\cmos1_reg_config_inst|clock_20k_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(13),
	datad => VCC,
	cin => \cmos1_reg_config_inst|clock_20k_cnt[12]~41\,
	combout => \cmos1_reg_config_inst|clock_20k_cnt[13]~42_combout\,
	cout => \cmos1_reg_config_inst|clock_20k_cnt[13]~43\);

-- Location: FF_X19_Y13_N27
\cmos1_reg_config_inst|clock_20k_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[13]~42_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(13));

-- Location: FF_X19_Y13_N23
\cmos1_reg_config_inst|clock_20k_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[11]~38_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(11));

-- Location: FF_X19_Y13_N29
\cmos1_reg_config_inst|clock_20k_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k_cnt[14]~44_combout\,
	clrn => \u2|oRST_1~q\,
	sclr => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k_cnt\(14));

-- Location: LCCOMB_X21_Y13_N0
\cmos1_reg_config_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan0~0_combout\ = (!\cmos1_reg_config_inst|clock_20k_cnt\(12) & (!\cmos1_reg_config_inst|clock_20k_cnt\(13) & (!\cmos1_reg_config_inst|clock_20k_cnt\(11) & !\cmos1_reg_config_inst|clock_20k_cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(12),
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(13),
	datac => \cmos1_reg_config_inst|clock_20k_cnt\(11),
	datad => \cmos1_reg_config_inst|clock_20k_cnt\(14),
	combout => \cmos1_reg_config_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X18_Y13_N26
\cmos1_reg_config_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan0~3_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(8)) # ((\cmos1_reg_config_inst|clock_20k_cnt\(9)) # ((\cmos1_reg_config_inst|LessThan0~2_combout\ & \cmos1_reg_config_inst|clock_20k_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|LessThan0~2_combout\,
	datab => \cmos1_reg_config_inst|clock_20k_cnt\(8),
	datac => \cmos1_reg_config_inst|clock_20k_cnt\(7),
	datad => \cmos1_reg_config_inst|clock_20k_cnt\(9),
	combout => \cmos1_reg_config_inst|LessThan0~3_combout\);

-- Location: LCCOMB_X21_Y13_N6
\cmos1_reg_config_inst|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|LessThan0~4_combout\ = (\cmos1_reg_config_inst|clock_20k_cnt\(15)) # (((\cmos1_reg_config_inst|clock_20k_cnt\(10) & \cmos1_reg_config_inst|LessThan0~3_combout\)) # (!\cmos1_reg_config_inst|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|clock_20k_cnt\(15),
	datab => \cmos1_reg_config_inst|LessThan0~0_combout\,
	datac => \cmos1_reg_config_inst|clock_20k_cnt\(10),
	datad => \cmos1_reg_config_inst|LessThan0~3_combout\,
	combout => \cmos1_reg_config_inst|LessThan0~4_combout\);

-- Location: FF_X18_Y13_N25
\cmos1_reg_config_inst|clock_20k\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|clock_20k~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|clock_20k~q\);

-- Location: CLKCTRL_G3
\cmos1_reg_config_inst|clock_20k~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cmos1_reg_config_inst|clock_20k~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y11_N14
\cmos1_reg_config_inst|u1|cyc_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[0]~6_combout\ = !\cmos1_reg_config_inst|u1|cyc_count\(0)
-- \cmos1_reg_config_inst|u1|cyc_count[0]~7\ = CARRY(!\cmos1_reg_config_inst|u1|cyc_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos1_reg_config_inst|u1|cyc_count[0]~6_combout\,
	cout => \cmos1_reg_config_inst|u1|cyc_count[0]~7\);

-- Location: LCCOMB_X18_Y11_N28
\cmos1_reg_config_inst|config_step.00~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|config_step.00~0_combout\ = !\cmos1_reg_config_inst|config_step.10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmos1_reg_config_inst|config_step.10~q\,
	combout => \cmos1_reg_config_inst|config_step.00~0_combout\);

-- Location: FF_X18_Y11_N29
\cmos1_reg_config_inst|config_step.00\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|config_step.00~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|config_step.00~q\);

-- Location: LCCOMB_X19_Y12_N24
\cmos1_reg_config_inst|u1|i2c_sclk~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|i2c_sclk~1_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(4) & \cmos1_reg_config_inst|u1|cyc_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(2),
	combout => \cmos1_reg_config_inst|u1|i2c_sclk~1_combout\);

-- Location: LCCOMB_X18_Y11_N22
\cmos1_reg_config_inst|u1|cyc_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[4]~16_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(4) & (\cmos1_reg_config_inst|u1|cyc_count[3]~15\ & VCC)) # (!\cmos1_reg_config_inst|u1|cyc_count\(4) & (!\cmos1_reg_config_inst|u1|cyc_count[3]~15\))
-- \cmos1_reg_config_inst|u1|cyc_count[4]~17\ = CARRY((!\cmos1_reg_config_inst|u1|cyc_count\(4) & !\cmos1_reg_config_inst|u1|cyc_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datad => VCC,
	cin => \cmos1_reg_config_inst|u1|cyc_count[3]~15\,
	combout => \cmos1_reg_config_inst|u1|cyc_count[4]~16_combout\,
	cout => \cmos1_reg_config_inst|u1|cyc_count[4]~17\);

-- Location: LCCOMB_X18_Y11_N24
\cmos1_reg_config_inst|u1|cyc_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[5]~18_combout\ = \cmos1_reg_config_inst|u1|cyc_count[4]~17\ $ (\cmos1_reg_config_inst|u1|cyc_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cmos1_reg_config_inst|u1|cyc_count\(5),
	cin => \cmos1_reg_config_inst|u1|cyc_count[4]~17\,
	combout => \cmos1_reg_config_inst|u1|cyc_count[5]~18_combout\);

-- Location: LCCOMB_X18_Y11_N4
\cmos1_reg_config_inst|u1|cyc_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[2]~12_combout\ = (\cmos1_reg_config_inst|start~q\ & (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (!\cmos1_reg_config_inst|u1|cyc_count\(0) & !\cmos1_reg_config_inst|u1|cyc_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|start~q\,
	datab => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(5),
	combout => \cmos1_reg_config_inst|u1|cyc_count[2]~12_combout\);

-- Location: LCCOMB_X19_Y11_N18
\cmos1_reg_config_inst|u1|cyc_count[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1)) # ((\cmos1_reg_config_inst|u1|cyc_count\(2)) # ((\cmos1_reg_config_inst|u1|cyc_count\(4)) # (!\cmos1_reg_config_inst|u1|cyc_count[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datac => \cmos1_reg_config_inst|u1|cyc_count[2]~12_combout\,
	datad => \cmos1_reg_config_inst|u1|cyc_count\(4),
	combout => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\);

-- Location: FF_X18_Y11_N25
\cmos1_reg_config_inst|u1|cyc_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[5]~18_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(5));

-- Location: LCCOMB_X18_Y12_N14
\cmos1_reg_config_inst|u1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Selector0~0_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1) & ((\cmos1_reg_config_inst|u1|cyc_count\(0) & (\cmos1_reg_config_inst|u1|cyc_count\(3) & \cmos1_reg_config_inst|u1|cyc_count\(5))) # 
-- (!\cmos1_reg_config_inst|u1|cyc_count\(0) & (!\cmos1_reg_config_inst|u1|cyc_count\(3) & !\cmos1_reg_config_inst|u1|cyc_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(5),
	combout => \cmos1_reg_config_inst|u1|Selector0~0_combout\);

-- Location: LCCOMB_X19_Y12_N28
\cmos1_reg_config_inst|u1|tr_end~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|tr_end~0_combout\ = (\cmos1_reg_config_inst|u1|i2c_sclk~1_combout\ & ((\cmos1_reg_config_inst|u1|Selector0~0_combout\ & (!\cmos1_reg_config_inst|u1|cyc_count\(5))) # (!\cmos1_reg_config_inst|u1|Selector0~0_combout\ & 
-- ((\cmos1_reg_config_inst|u1|tr_end~q\))))) # (!\cmos1_reg_config_inst|u1|i2c_sclk~1_combout\ & (((\cmos1_reg_config_inst|u1|tr_end~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(5),
	datab => \cmos1_reg_config_inst|u1|i2c_sclk~1_combout\,
	datac => \cmos1_reg_config_inst|u1|tr_end~q\,
	datad => \cmos1_reg_config_inst|u1|Selector0~0_combout\,
	combout => \cmos1_reg_config_inst|u1|tr_end~0_combout\);

-- Location: FF_X19_Y12_N29
\cmos1_reg_config_inst|u1|tr_end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|tr_end~0_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|tr_end~q\);

-- Location: LCCOMB_X18_Y11_N30
\cmos1_reg_config_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|Selector2~0_combout\ = ((\cmos1_reg_config_inst|config_step.01~q\ & !\cmos1_reg_config_inst|u1|tr_end~q\)) # (!\cmos1_reg_config_inst|config_step.00~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|config_step.00~q\,
	datac => \cmos1_reg_config_inst|config_step.01~q\,
	datad => \cmos1_reg_config_inst|u1|tr_end~q\,
	combout => \cmos1_reg_config_inst|Selector2~0_combout\);

-- Location: FF_X18_Y11_N31
\cmos1_reg_config_inst|config_step.01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|Selector2~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|config_step.01~q\);

-- Location: LCCOMB_X18_Y11_N12
\cmos1_reg_config_inst|config_step~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|config_step~10_combout\ = (\cmos1_reg_config_inst|u1|tr_end~q\ & \cmos1_reg_config_inst|config_step.01~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|tr_end~q\,
	datac => \cmos1_reg_config_inst|config_step.01~q\,
	combout => \cmos1_reg_config_inst|config_step~10_combout\);

-- Location: FF_X18_Y11_N13
\cmos1_reg_config_inst|config_step.10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|config_step~10_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|config_step.10~q\);

-- Location: LCCOMB_X18_Y11_N10
\cmos1_reg_config_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|Selector0~0_combout\ = (\cmos1_reg_config_inst|config_step.01~q\ & (((\cmos1_reg_config_inst|start~q\ & !\cmos1_reg_config_inst|u1|tr_end~q\)))) # (!\cmos1_reg_config_inst|config_step.01~q\ & (((\cmos1_reg_config_inst|start~q\)) # 
-- (!\cmos1_reg_config_inst|config_step.10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|config_step.01~q\,
	datab => \cmos1_reg_config_inst|config_step.10~q\,
	datac => \cmos1_reg_config_inst|start~q\,
	datad => \cmos1_reg_config_inst|u1|tr_end~q\,
	combout => \cmos1_reg_config_inst|Selector0~0_combout\);

-- Location: FF_X18_Y11_N11
\cmos1_reg_config_inst|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|Selector0~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|start~q\);

-- Location: FF_X18_Y11_N15
\cmos1_reg_config_inst|u1|cyc_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[0]~6_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(0));

-- Location: LCCOMB_X18_Y11_N16
\cmos1_reg_config_inst|u1|cyc_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[1]~8_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1) & ((GND) # (!\cmos1_reg_config_inst|u1|cyc_count[0]~7\))) # (!\cmos1_reg_config_inst|u1|cyc_count\(1) & (\cmos1_reg_config_inst|u1|cyc_count[0]~7\ $ (GND)))
-- \cmos1_reg_config_inst|u1|cyc_count[1]~9\ = CARRY((\cmos1_reg_config_inst|u1|cyc_count\(1)) # (!\cmos1_reg_config_inst|u1|cyc_count[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datad => VCC,
	cin => \cmos1_reg_config_inst|u1|cyc_count[0]~7\,
	combout => \cmos1_reg_config_inst|u1|cyc_count[1]~8_combout\,
	cout => \cmos1_reg_config_inst|u1|cyc_count[1]~9\);

-- Location: FF_X18_Y11_N17
\cmos1_reg_config_inst|u1|cyc_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[1]~8_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(1));

-- Location: LCCOMB_X18_Y11_N18
\cmos1_reg_config_inst|u1|cyc_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[2]~10_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(2) & (\cmos1_reg_config_inst|u1|cyc_count[1]~9\ & VCC)) # (!\cmos1_reg_config_inst|u1|cyc_count\(2) & (!\cmos1_reg_config_inst|u1|cyc_count[1]~9\))
-- \cmos1_reg_config_inst|u1|cyc_count[2]~11\ = CARRY((!\cmos1_reg_config_inst|u1|cyc_count\(2) & !\cmos1_reg_config_inst|u1|cyc_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datad => VCC,
	cin => \cmos1_reg_config_inst|u1|cyc_count[1]~9\,
	combout => \cmos1_reg_config_inst|u1|cyc_count[2]~10_combout\,
	cout => \cmos1_reg_config_inst|u1|cyc_count[2]~11\);

-- Location: FF_X18_Y11_N19
\cmos1_reg_config_inst|u1|cyc_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[2]~10_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(2));

-- Location: LCCOMB_X18_Y11_N20
\cmos1_reg_config_inst|u1|cyc_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|cyc_count[3]~14_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((GND) # (!\cmos1_reg_config_inst|u1|cyc_count[2]~11\))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (\cmos1_reg_config_inst|u1|cyc_count[2]~11\ $ (GND)))
-- \cmos1_reg_config_inst|u1|cyc_count[3]~15\ = CARRY((\cmos1_reg_config_inst|u1|cyc_count\(3)) # (!\cmos1_reg_config_inst|u1|cyc_count[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datad => VCC,
	cin => \cmos1_reg_config_inst|u1|cyc_count[2]~11\,
	combout => \cmos1_reg_config_inst|u1|cyc_count[3]~14_combout\,
	cout => \cmos1_reg_config_inst|u1|cyc_count[3]~15\);

-- Location: FF_X18_Y11_N21
\cmos1_reg_config_inst|u1|cyc_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[3]~14_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(3));

-- Location: FF_X18_Y11_N23
\cmos1_reg_config_inst|u1|cyc_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|cyc_count[4]~16_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos1_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos1_reg_config_inst|u1|cyc_count[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|cyc_count\(4));

-- Location: LCCOMB_X17_Y13_N8
\cmos1_reg_config_inst|WideOr7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr7~1_combout\ = (\cmos1_reg_config_inst|WideOr7~0_combout\ & (\cmos1_reg_config_inst|reg_index\(7) & !\cmos1_reg_config_inst|reg_index\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr7~0_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(8),
	combout => \cmos1_reg_config_inst|WideOr7~1_combout\);

-- Location: LCCOMB_X18_Y13_N28
\cmos1_reg_config_inst|i2c_data[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|i2c_data[22]~5_combout\ = (!\cmos1_reg_config_inst|reg_index\(8) & (!\cmos1_reg_config_inst|reg_conf_done_reg~q\ & (!\cmos1_reg_config_inst|config_step.00~q\ & \u2|oRST_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(8),
	datab => \cmos1_reg_config_inst|reg_conf_done_reg~q\,
	datac => \cmos1_reg_config_inst|config_step.00~q\,
	datad => \u2|oRST_1~q\,
	combout => \cmos1_reg_config_inst|i2c_data[22]~5_combout\);

-- Location: LCCOMB_X18_Y13_N30
\cmos1_reg_config_inst|i2c_data[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|i2c_data[22]~4_combout\ = (\cmos1_reg_config_inst|i2c_data[22]~5_combout\ & (((\cmos1_reg_config_inst|LessThan1~0_combout\) # (!\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|Decoder0~0_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|LessThan1~0_combout\,
	datad => \cmos1_reg_config_inst|i2c_data[22]~5_combout\,
	combout => \cmos1_reg_config_inst|i2c_data[22]~4_combout\);

-- Location: FF_X17_Y13_N9
\cmos1_reg_config_inst|i2c_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr7~1_combout\,
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(15));

-- Location: FF_X17_Y10_N11
\cmos1_reg_config_inst|reg_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[3]~12_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(3));

-- Location: FF_X17_Y10_N7
\cmos1_reg_config_inst|reg_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|reg_index[1]~8_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|reg_index[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|reg_index\(1));

-- Location: LCCOMB_X19_Y9_N8
\cmos1_reg_config_inst|WideOr13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~13_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(1)) # 
-- (\cmos1_reg_config_inst|reg_index\(2)))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~13_combout\);

-- Location: LCCOMB_X18_Y13_N2
\cmos1_reg_config_inst|WideOr13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~14_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(4) $ (((\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~14_combout\);

-- Location: LCCOMB_X19_Y9_N14
\cmos1_reg_config_inst|WideOr13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~15_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|WideOr13~13_combout\))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|reg_index\(6)) # ((!\cmos1_reg_config_inst|WideOr13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr13~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr13~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~15_combout\);

-- Location: LCCOMB_X19_Y9_N28
\cmos1_reg_config_inst|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~3_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|reg_index\(2)))))) 
-- # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~3_combout\);

-- Location: LCCOMB_X19_Y9_N30
\cmos1_reg_config_inst|WideOr13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~4_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|WideOr13~3_combout\)) # (!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (((!\cmos1_reg_config_inst|WideOr13~3_combout\) # (!\cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|WideOr13~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~4_combout\);

-- Location: LCCOMB_X19_Y9_N20
\cmos1_reg_config_inst|WideOr13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~5_combout\ = ((!\cmos1_reg_config_inst|reg_index\(4) & ((!\cmos1_reg_config_inst|reg_index\(1)) # (!\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr13~5_combout\);

-- Location: LCCOMB_X19_Y9_N2
\cmos1_reg_config_inst|WideOr13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~6_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr13~5_combout\))) # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr13~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~6_combout\);

-- Location: LCCOMB_X19_Y9_N4
\cmos1_reg_config_inst|WideOr13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~7_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr13~4_combout\ & \cmos1_reg_config_inst|WideOr13~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|WideOr13~3_combout\) # ((\cmos1_reg_config_inst|WideOr13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr13~3_combout\,
	datac => \cmos1_reg_config_inst|WideOr13~4_combout\,
	datad => \cmos1_reg_config_inst|WideOr13~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~7_combout\);

-- Location: LCCOMB_X19_Y9_N18
\cmos1_reg_config_inst|WideOr13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~8_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~8_combout\);

-- Location: LCCOMB_X19_Y9_N12
\cmos1_reg_config_inst|WideOr13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~9_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (((\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr13~9_combout\);

-- Location: LCCOMB_X19_Y9_N22
\cmos1_reg_config_inst|WideOr13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~10_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((!\cmos1_reg_config_inst|reg_index\(7) & 
-- \cmos1_reg_config_inst|WideOr13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr13~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~10_combout\);

-- Location: LCCOMB_X19_Y9_N24
\cmos1_reg_config_inst|WideOr13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~11_combout\ = (\cmos1_reg_config_inst|WideOr13~10_combout\ & ((\cmos1_reg_config_inst|reg_index\(7)) # ((!\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|WideOr13~10_combout\ & 
-- (((!\cmos1_reg_config_inst|WideOr13~8_combout\ & \cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr13~8_combout\,
	datac => \cmos1_reg_config_inst|WideOr13~10_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr13~11_combout\);

-- Location: LCCOMB_X19_Y9_N10
\cmos1_reg_config_inst|WideOr13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~12_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5)) # ((\cmos1_reg_config_inst|WideOr13~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr13~7_combout\,
	datad => \cmos1_reg_config_inst|WideOr13~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~12_combout\);

-- Location: LCCOMB_X19_Y9_N0
\cmos1_reg_config_inst|WideOr13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr13~16_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr13~12_combout\ & ((\cmos1_reg_config_inst|WideOr13~15_combout\))) # (!\cmos1_reg_config_inst|WideOr13~12_combout\ & 
-- (\cmos1_reg_config_inst|WideOr13~2_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr13~2_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr13~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr13~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr13~16_combout\);

-- Location: FF_X19_Y9_N1
\cmos1_reg_config_inst|i2c_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr13~16_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(8));

-- Location: LCCOMB_X18_Y12_N20
\cmos1_reg_config_inst|u1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~0_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & ((\cmos1_reg_config_inst|u1|cyc_count\(3)) # ((\cmos1_reg_config_inst|i2c_data\(8))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- (((\cmos1_reg_config_inst|i2c_data\(15))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos1_reg_config_inst|i2c_data\(15),
	datad => \cmos1_reg_config_inst|i2c_data\(8),
	combout => \cmos1_reg_config_inst|u1|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y10_N14
\cmos1_reg_config_inst|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~0_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(4) & 
-- ((!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr15~0_combout\);

-- Location: LCCOMB_X16_Y10_N8
\cmos1_reg_config_inst|WideOr15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~1_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(4) & (!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr15~1_combout\);

-- Location: LCCOMB_X16_Y10_N10
\cmos1_reg_config_inst|WideOr15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~2_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((!\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(4)) 
-- # ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr15~2_combout\);

-- Location: LCCOMB_X16_Y10_N12
\cmos1_reg_config_inst|WideOr15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~3_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(7)) # ((\cmos1_reg_config_inst|WideOr15~1_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|reg_index\(7) & ((!\cmos1_reg_config_inst|WideOr15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr15~1_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~3_combout\);

-- Location: LCCOMB_X16_Y10_N20
\cmos1_reg_config_inst|WideOr15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~5_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr15~3_combout\ & (\cmos1_reg_config_inst|WideOr15~4_combout\)) # (!\cmos1_reg_config_inst|WideOr15~3_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr15~0_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr15~4_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr15~0_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~5_combout\);

-- Location: LCCOMB_X13_Y13_N20
\cmos1_reg_config_inst|WideOr15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~19_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(7)) # ((!\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0)) 
-- # ((\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr15~19_combout\);

-- Location: LCCOMB_X13_Y13_N30
\cmos1_reg_config_inst|WideOr15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~20_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|WideOr15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|WideOr15~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~20_combout\);

-- Location: LCCOMB_X13_Y13_N2
\cmos1_reg_config_inst|WideOr15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~6_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(1) $ (((\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr15~6_combout\);

-- Location: LCCOMB_X13_Y13_N22
\cmos1_reg_config_inst|WideOr15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~10_combout\ = (\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr15~10_combout\);

-- Location: LCCOMB_X13_Y13_N14
\cmos1_reg_config_inst|WideOr15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~8_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1)) # 
-- (\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr15~8_combout\);

-- Location: LCCOMB_X13_Y13_N12
\cmos1_reg_config_inst|WideOr15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~7_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr15~7_combout\);

-- Location: LCCOMB_X13_Y13_N16
\cmos1_reg_config_inst|WideOr15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~9_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|WideOr15~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|WideOr15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr15~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~9_combout\);

-- Location: LCCOMB_X13_Y13_N8
\cmos1_reg_config_inst|WideOr15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~11_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr15~9_combout\ & ((!\cmos1_reg_config_inst|WideOr15~10_combout\))) # (!\cmos1_reg_config_inst|WideOr15~9_combout\ & 
-- (\cmos1_reg_config_inst|WideOr15~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr15~6_combout\,
	datac => \cmos1_reg_config_inst|WideOr15~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~11_combout\);

-- Location: LCCOMB_X13_Y13_N26
\cmos1_reg_config_inst|WideOr15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~16_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(4)) # (!\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) $ (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr15~16_combout\);

-- Location: LCCOMB_X13_Y13_N4
\cmos1_reg_config_inst|WideOr15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~13_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr15~13_combout\);

-- Location: LCCOMB_X13_Y13_N18
\cmos1_reg_config_inst|WideOr15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~14_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(2) & 
-- !\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & ((!\cmos1_reg_config_inst|reg_index\(4)))) # (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(0) & 
-- \cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr15~14_combout\);

-- Location: LCCOMB_X13_Y13_N24
\cmos1_reg_config_inst|WideOr15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~15_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(7)) # ((!\cmos1_reg_config_inst|WideOr15~13_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr15~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~15_combout\);

-- Location: LCCOMB_X13_Y13_N28
\cmos1_reg_config_inst|WideOr15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~17_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr15~15_combout\ & ((\cmos1_reg_config_inst|WideOr15~16_combout\))) # (!\cmos1_reg_config_inst|WideOr15~15_combout\ & 
-- (!\cmos1_reg_config_inst|WideOr15~12_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr15~12_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr15~16_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~15_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~17_combout\);

-- Location: LCCOMB_X13_Y13_N6
\cmos1_reg_config_inst|WideOr15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~18_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(3))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr15~11_combout\)) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr15~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr15~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~18_combout\);

-- Location: LCCOMB_X13_Y13_N0
\cmos1_reg_config_inst|WideOr15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr15~21_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr15~18_combout\ & ((\cmos1_reg_config_inst|WideOr15~20_combout\))) # (!\cmos1_reg_config_inst|WideOr15~18_combout\ & 
-- (\cmos1_reg_config_inst|WideOr15~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|WideOr15~5_combout\,
	datac => \cmos1_reg_config_inst|WideOr15~20_combout\,
	datad => \cmos1_reg_config_inst|WideOr15~18_combout\,
	combout => \cmos1_reg_config_inst|WideOr15~21_combout\);

-- Location: FF_X13_Y13_N1
\cmos1_reg_config_inst|i2c_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr15~21_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(6));

-- Location: LCCOMB_X17_Y12_N8
\cmos1_reg_config_inst|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~0_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr14~0_combout\);

-- Location: LCCOMB_X13_Y12_N8
\cmos1_reg_config_inst|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~1_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|WideOr14~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~1_combout\);

-- Location: LCCOMB_X12_Y10_N24
\cmos1_reg_config_inst|WideOr14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~12_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~12_combout\);

-- Location: LCCOMB_X12_Y10_N4
\cmos1_reg_config_inst|WideOr14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~8_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr14~8_combout\);

-- Location: LCCOMB_X12_Y10_N22
\cmos1_reg_config_inst|WideOr14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~9_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3)) # (!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(3)))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1) $ (((\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~9_combout\);

-- Location: LCCOMB_X12_Y10_N12
\cmos1_reg_config_inst|WideOr14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~10_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(3) & !\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~10_combout\);

-- Location: LCCOMB_X12_Y10_N18
\cmos1_reg_config_inst|WideOr14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~11_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|WideOr14~9_combout\)) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|WideOr14~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|WideOr14~9_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~10_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~11_combout\);

-- Location: LCCOMB_X12_Y10_N30
\cmos1_reg_config_inst|WideOr14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~13_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr14~11_combout\ & (\cmos1_reg_config_inst|WideOr14~12_combout\)) # (!\cmos1_reg_config_inst|WideOr14~11_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr14~8_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr14~12_combout\,
	datac => \cmos1_reg_config_inst|WideOr14~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~13_combout\);

-- Location: LCCOMB_X12_Y10_N0
\cmos1_reg_config_inst|WideOr14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~2_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) & \cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~2_combout\);

-- Location: LCCOMB_X12_Y10_N28
\cmos1_reg_config_inst|WideOr14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~6_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~6_combout\);

-- Location: LCCOMB_X12_Y10_N26
\cmos1_reg_config_inst|WideOr14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~3_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(5) & 
-- \cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr14~3_combout\);

-- Location: LCCOMB_X12_Y10_N16
\cmos1_reg_config_inst|WideOr14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~4_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((!\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0)) # 
-- (!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr14~4_combout\);

-- Location: LCCOMB_X12_Y10_N6
\cmos1_reg_config_inst|WideOr14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~5_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|WideOr14~3_combout\)) 
-- # (!\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|WideOr14~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr14~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~5_combout\);

-- Location: LCCOMB_X12_Y10_N10
\cmos1_reg_config_inst|WideOr14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~7_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr14~5_combout\ & ((\cmos1_reg_config_inst|WideOr14~6_combout\))) # (!\cmos1_reg_config_inst|WideOr14~5_combout\ & 
-- (\cmos1_reg_config_inst|WideOr14~2_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr14~2_combout\,
	datac => \cmos1_reg_config_inst|WideOr14~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~7_combout\);

-- Location: LCCOMB_X13_Y12_N10
\cmos1_reg_config_inst|WideOr14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~14_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr14~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|WideOr14~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr14~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~14_combout\);

-- Location: LCCOMB_X13_Y12_N0
\cmos1_reg_config_inst|WideOr14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~18_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr14~14_combout\ & (\cmos1_reg_config_inst|WideOr14~17_combout\)) # (!\cmos1_reg_config_inst|WideOr14~14_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr14~1_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr14~17_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr14~1_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr14~18_combout\);

-- Location: FF_X13_Y12_N1
\cmos1_reg_config_inst|i2c_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr14~18_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(7));

-- Location: LCCOMB_X17_Y13_N28
\cmos1_reg_config_inst|WideOr8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~2_combout\ = (\cmos1_reg_config_inst|reg_index\(3)) # ((\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr8~2_combout\);

-- Location: LCCOMB_X17_Y13_N14
\cmos1_reg_config_inst|WideOr8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~3_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|WideOr8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr8~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~3_combout\);

-- Location: LCCOMB_X16_Y11_N10
\cmos1_reg_config_inst|WideOr14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr14~19_combout\ = (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr14~19_combout\);

-- Location: LCCOMB_X17_Y13_N24
\cmos1_reg_config_inst|WideOr8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~4_combout\ = (\cmos1_reg_config_inst|WideOr8~3_combout\) # ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|WideOr14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr8~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~4_combout\);

-- Location: LCCOMB_X17_Y13_N26
\cmos1_reg_config_inst|WideOr8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~5_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr8~1_combout\)) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(7) & 
-- \cmos1_reg_config_inst|WideOr8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr8~1_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr8~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~5_combout\);

-- Location: LCCOMB_X17_Y13_N4
\cmos1_reg_config_inst|WideOr8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~6_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|reg_index\(2)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(0) & 
-- \cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr8~6_combout\);

-- Location: LCCOMB_X18_Y13_N22
\cmos1_reg_config_inst|WideOr8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~8_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3) $ (\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(3) & 
-- ((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr8~8_combout\);

-- Location: LCCOMB_X18_Y13_N0
\cmos1_reg_config_inst|WideOr8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~7_combout\ = (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(0)) # (\cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr8~7_combout\);

-- Location: LCCOMB_X18_Y13_N14
\cmos1_reg_config_inst|WideOr8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~9_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|WideOr8~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(4) 
-- & (\cmos1_reg_config_inst|WideOr8~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr8~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr8~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~9_combout\);

-- Location: LCCOMB_X17_Y13_N18
\cmos1_reg_config_inst|WideOr8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~10_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr8~10_combout\);

-- Location: LCCOMB_X17_Y13_N16
\cmos1_reg_config_inst|WideOr8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~11_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr8~9_combout\ & ((\cmos1_reg_config_inst|WideOr8~10_combout\))) # (!\cmos1_reg_config_inst|WideOr8~9_combout\ & 
-- (\cmos1_reg_config_inst|WideOr8~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr8~6_combout\,
	datac => \cmos1_reg_config_inst|WideOr8~9_combout\,
	datad => \cmos1_reg_config_inst|WideOr8~10_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~11_combout\);

-- Location: LCCOMB_X17_Y13_N0
\cmos1_reg_config_inst|WideOr8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr8~12_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr8~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|WideOr8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr8~5_combout\,
	datad => \cmos1_reg_config_inst|WideOr8~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr8~12_combout\);

-- Location: FF_X17_Y13_N1
\cmos1_reg_config_inst|i2c_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr8~12_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(13));

-- Location: LCCOMB_X18_Y14_N28
\cmos1_reg_config_inst|u1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~6_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(0) & (\cmos1_reg_config_inst|i2c_data\(14) & ((\cmos1_reg_config_inst|u1|cyc_count\(3))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- (((\cmos1_reg_config_inst|i2c_data\(13)) # (!\cmos1_reg_config_inst|u1|cyc_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|i2c_data\(14),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datac => \cmos1_reg_config_inst|i2c_data\(13),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(3),
	combout => \cmos1_reg_config_inst|u1|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y12_N4
\cmos1_reg_config_inst|u1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~7_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & (((\cmos1_reg_config_inst|u1|Mux0~6_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|Mux0~6_combout\ & 
-- (\cmos1_reg_config_inst|i2c_data\(6))) # (!\cmos1_reg_config_inst|u1|Mux0~6_combout\ & ((\cmos1_reg_config_inst|i2c_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|i2c_data\(6),
	datac => \cmos1_reg_config_inst|i2c_data\(7),
	datad => \cmos1_reg_config_inst|u1|Mux0~6_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~7_combout\);

-- Location: LCCOMB_X17_Y12_N6
\cmos1_reg_config_inst|WideOr12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~5_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(2) $ 
-- (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~5_combout\);

-- Location: LCCOMB_X17_Y12_N2
\cmos1_reg_config_inst|WideOr12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~6_combout\ = (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(7) & (!\cmos1_reg_config_inst|WideOr14~0_combout\)) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- ((\cmos1_reg_config_inst|WideOr12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr14~0_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~6_combout\);

-- Location: LCCOMB_X17_Y12_N22
\cmos1_reg_config_inst|WideOr12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~8_combout\ = (\cmos1_reg_config_inst|WideOr12~6_combout\) # ((\cmos1_reg_config_inst|WideOr12~7_combout\ & (\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr12~7_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr12~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~8_combout\);

-- Location: LCCOMB_X17_Y12_N26
\cmos1_reg_config_inst|WideOr12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~10_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0)) # ((!\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(0) $ 
-- ((\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~10_combout\);

-- Location: LCCOMB_X17_Y12_N20
\cmos1_reg_config_inst|WideOr12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~9_combout\ = (\cmos1_reg_config_inst|reg_index\(0)) # ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr12~9_combout\);

-- Location: LCCOMB_X17_Y12_N16
\cmos1_reg_config_inst|WideOr12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~11_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr12~9_combout\))) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- (!\cmos1_reg_config_inst|WideOr12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr12~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~11_combout\);

-- Location: LCCOMB_X17_Y12_N24
\cmos1_reg_config_inst|WideOr12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~13_combout\ = (\cmos1_reg_config_inst|WideOr12~11_combout\) # ((!\cmos1_reg_config_inst|WideOr12~12_combout\ & (\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr12~12_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr12~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~13_combout\);

-- Location: LCCOMB_X17_Y12_N14
\cmos1_reg_config_inst|WideOr12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~14_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|WideOr12~8_combout\)) 
-- # (!\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr12~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr12~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~13_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~14_combout\);

-- Location: LCCOMB_X17_Y12_N0
\cmos1_reg_config_inst|WideOr12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~15_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (((\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr12~15_combout\);

-- Location: LCCOMB_X18_Y11_N0
\cmos1_reg_config_inst|WideOr12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~19_combout\ = (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4) $ (((!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr12~19_combout\);

-- Location: LCCOMB_X18_Y11_N2
\cmos1_reg_config_inst|WideOr12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~20_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|WideOr12~19_combout\ & 
-- ((\cmos1_reg_config_inst|reg_index\(2)) # (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr12~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~20_combout\);

-- Location: LCCOMB_X17_Y12_N28
\cmos1_reg_config_inst|WideOr12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~17_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr12~20_combout\ & (\cmos1_reg_config_inst|WideOr12~16_combout\)) # (!\cmos1_reg_config_inst|WideOr12~20_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr12~15_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr12~16_combout\,
	datab => \cmos1_reg_config_inst|WideOr12~15_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr12~20_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~17_combout\);

-- Location: LCCOMB_X17_Y12_N4
\cmos1_reg_config_inst|WideOr12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr12~18_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr12~14_combout\ & ((\cmos1_reg_config_inst|WideOr12~17_combout\))) # (!\cmos1_reg_config_inst|WideOr12~14_combout\ & 
-- (\cmos1_reg_config_inst|WideOr12~4_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|WideOr12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr12~4_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr12~14_combout\,
	datad => \cmos1_reg_config_inst|WideOr12~17_combout\,
	combout => \cmos1_reg_config_inst|WideOr12~18_combout\);

-- Location: FF_X17_Y12_N5
\cmos1_reg_config_inst|i2c_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr12~18_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(9));

-- Location: LCCOMB_X18_Y14_N14
\cmos1_reg_config_inst|WideOr6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~8_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr6~8_combout\);

-- Location: LCCOMB_X18_Y14_N20
\cmos1_reg_config_inst|WideOr6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~7_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr6~7_combout\);

-- Location: LCCOMB_X18_Y14_N4
\cmos1_reg_config_inst|WideOr6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~9_combout\ = (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr6~7_combout\) # ((!\cmos1_reg_config_inst|reg_index\(5) & !\cmos1_reg_config_inst|WideOr6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr6~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr6~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr6~9_combout\);

-- Location: LCCOMB_X18_Y14_N8
\cmos1_reg_config_inst|WideOr6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~11_combout\ = (\cmos1_reg_config_inst|WideOr6~9_combout\) # ((\cmos1_reg_config_inst|WideOr6~10_combout\ & (\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr6~10_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr6~9_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr6~11_combout\);

-- Location: LCCOMB_X18_Y9_N8
\cmos1_reg_config_inst|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~2_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|reg_index\(5)) # (!\cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr6~2_combout\);

-- Location: LCCOMB_X18_Y9_N14
\cmos1_reg_config_inst|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~3_combout\ = (!\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr6~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\cmos1_reg_config_inst|WideOr6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~4_combout\ = (!\cmos1_reg_config_inst|reg_index\(2) & (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr6~4_combout\);

-- Location: LCCOMB_X18_Y9_N2
\cmos1_reg_config_inst|WideOr6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~5_combout\ = (\cmos1_reg_config_inst|WideOr6~2_combout\) # ((\cmos1_reg_config_inst|WideOr6~3_combout\) # ((\cmos1_reg_config_inst|reg_index\(5) & \cmos1_reg_config_inst|WideOr6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr6~2_combout\,
	datac => \cmos1_reg_config_inst|WideOr6~3_combout\,
	datad => \cmos1_reg_config_inst|WideOr6~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr6~5_combout\);

-- Location: LCCOMB_X18_Y14_N6
\cmos1_reg_config_inst|WideOr6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~6_combout\ = (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr6~1_combout\) # ((\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|WideOr6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr6~1_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr6~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr6~6_combout\);

-- Location: LCCOMB_X18_Y14_N0
\cmos1_reg_config_inst|WideOr6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr6~12_combout\ = (\cmos1_reg_config_inst|WideOr6~6_combout\) # ((\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(7) & \cmos1_reg_config_inst|WideOr6~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr6~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr6~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr6~12_combout\);

-- Location: FF_X18_Y14_N1
\cmos1_reg_config_inst|i2c_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr6~12_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(16));

-- Location: LCCOMB_X18_Y12_N8
\cmos1_reg_config_inst|WideOr5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~9_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(5) & ((!\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (((!\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr5~9_combout\);

-- Location: LCCOMB_X18_Y12_N26
\cmos1_reg_config_inst|WideOr5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~10_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|WideOr5~9_combout\ & !\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|WideOr5~9_combout\) # (!\cmos1_reg_config_inst|reg_index\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr5~9_combout\,
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr5~10_combout\);

-- Location: LCCOMB_X18_Y10_N18
\cmos1_reg_config_inst|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr18~0_combout\ = (!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr18~0_combout\);

-- Location: LCCOMB_X18_Y10_N24
\cmos1_reg_config_inst|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~0_combout\ = (!\cmos1_reg_config_inst|reg_index\(5) & (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(7) $ (\cmos1_reg_config_inst|WideOr18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr18~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\cmos1_reg_config_inst|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~1_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(0) $ (\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr5~1_combout\);

-- Location: LCCOMB_X18_Y12_N24
\cmos1_reg_config_inst|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~2_combout\ = (\cmos1_reg_config_inst|WideOr5~0_combout\) # ((\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr5~0_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|WideOr5~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~2_combout\);

-- Location: LCCOMB_X18_Y12_N16
\cmos1_reg_config_inst|WideOr5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr5~8_combout\ = (\cmos1_reg_config_inst|WideOr5~7_combout\ & (((\cmos1_reg_config_inst|WideOr5~10_combout\)) # (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|WideOr5~7_combout\ & 
-- (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr5~7_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr5~10_combout\,
	datad => \cmos1_reg_config_inst|WideOr5~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr5~8_combout\);

-- Location: FF_X18_Y12_N17
\cmos1_reg_config_inst|i2c_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr5~8_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(17));

-- Location: LCCOMB_X19_Y12_N26
\cmos1_reg_config_inst|u1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~1_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|cyc_count\(0) & ((\cmos1_reg_config_inst|i2c_data\(17)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- (\cmos1_reg_config_inst|i2c_data\(16))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (((!\cmos1_reg_config_inst|u1|cyc_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|i2c_data\(16),
	datac => \cmos1_reg_config_inst|i2c_data\(17),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos1_reg_config_inst|u1|Mux0~1_combout\);

-- Location: LCCOMB_X19_Y10_N14
\cmos1_reg_config_inst|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~0_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- ((\cmos1_reg_config_inst|reg_index\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~0_combout\);

-- Location: LCCOMB_X19_Y10_N8
\cmos1_reg_config_inst|WideOr11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~1_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|reg_index\(5)))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~1_combout\);

-- Location: LCCOMB_X19_Y10_N6
\cmos1_reg_config_inst|WideOr11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~2_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0)) # (!\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~2_combout\);

-- Location: LCCOMB_X19_Y10_N24
\cmos1_reg_config_inst|WideOr11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~3_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr11~1_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr11~1_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~2_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~3_combout\);

-- Location: LCCOMB_X19_Y10_N28
\cmos1_reg_config_inst|WideOr11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~5_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr11~3_combout\ & (\cmos1_reg_config_inst|WideOr11~4_combout\)) # (!\cmos1_reg_config_inst|WideOr11~3_combout\ & 
-- ((!\cmos1_reg_config_inst|WideOr11~0_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr11~4_combout\,
	datab => \cmos1_reg_config_inst|WideOr11~0_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr11~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~5_combout\);

-- Location: LCCOMB_X19_Y10_N18
\cmos1_reg_config_inst|WideOr11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~13_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1)) # (!\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~13_combout\);

-- Location: LCCOMB_X19_Y10_N12
\cmos1_reg_config_inst|WideOr11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~12_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & (((\cmos1_reg_config_inst|reg_index\(7) & !\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(0)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (((\cmos1_reg_config_inst|reg_index\(7)) # (\cmos1_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~12_combout\);

-- Location: LCCOMB_X19_Y10_N0
\cmos1_reg_config_inst|WideOr11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~14_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|reg_index\(6)) # (!\cmos1_reg_config_inst|WideOr11~12_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & 
-- (\cmos1_reg_config_inst|WideOr11~13_combout\ & (!\cmos1_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr11~13_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr11~12_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~14_combout\);

-- Location: LCCOMB_X19_Y10_N2
\cmos1_reg_config_inst|WideOr11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~15_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(5))))) # (!\cmos1_reg_config_inst|reg_index\(7) & 
-- (((\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|reg_index\(5),
	combout => \cmos1_reg_config_inst|WideOr11~15_combout\);

-- Location: LCCOMB_X19_Y10_N4
\cmos1_reg_config_inst|WideOr11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~16_combout\ = (\cmos1_reg_config_inst|WideOr11~14_combout\ & (((!\cmos1_reg_config_inst|WideOr11~15_combout\) # (!\cmos1_reg_config_inst|reg_index\(6))))) # (!\cmos1_reg_config_inst|WideOr11~14_combout\ & 
-- (\cmos1_reg_config_inst|WideOr11~11_combout\ & (\cmos1_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr11~11_combout\,
	datab => \cmos1_reg_config_inst|WideOr11~14_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr11~15_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~16_combout\);

-- Location: LCCOMB_X16_Y10_N18
\cmos1_reg_config_inst|WideOr11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~9_combout\ = (!\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr11~9_combout\);

-- Location: LCCOMB_X16_Y10_N4
\cmos1_reg_config_inst|WideOr11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~6_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (((\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|reg_index\(6) $ (\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr11~6_combout\);

-- Location: LCCOMB_X16_Y10_N2
\cmos1_reg_config_inst|WideOr11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~7_combout\ = (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((\cmos1_reg_config_inst|reg_index\(7)) # (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(6),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr11~7_combout\);

-- Location: LCCOMB_X16_Y10_N28
\cmos1_reg_config_inst|WideOr11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~8_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (((\cmos1_reg_config_inst|WideOr11~7_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5) & 
-- (\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|WideOr11~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|WideOr11~7_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~8_combout\);

-- Location: LCCOMB_X16_Y10_N16
\cmos1_reg_config_inst|WideOr11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~10_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|WideOr11~9_combout\) # ((\cmos1_reg_config_inst|WideOr11~6_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- ((\cmos1_reg_config_inst|WideOr11~8_combout\) # ((!\cmos1_reg_config_inst|WideOr11~9_combout\ & !\cmos1_reg_config_inst|WideOr11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|WideOr11~9_combout\,
	datac => \cmos1_reg_config_inst|WideOr11~6_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~10_combout\);

-- Location: LCCOMB_X19_Y10_N22
\cmos1_reg_config_inst|WideOr11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~17_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(2) & 
-- ((\cmos1_reg_config_inst|WideOr11~10_combout\))) # (!\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|WideOr11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|WideOr11~16_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~10_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~17_combout\);

-- Location: LCCOMB_X19_Y10_N20
\cmos1_reg_config_inst|WideOr11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~18_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(0))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(6) & 
-- (\cmos1_reg_config_inst|reg_index\(1) $ (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr11~18_combout\);

-- Location: LCCOMB_X16_Y14_N8
\cmos1_reg_config_inst|WideOr11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~20_combout\ = (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((!\cmos1_reg_config_inst|reg_index\(0) & !\cmos1_reg_config_inst|reg_index\(4))))) # (!\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4) & !\cmos1_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr11~20_combout\);

-- Location: LCCOMB_X16_Y14_N10
\cmos1_reg_config_inst|WideOr11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~19_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(1))) # (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(1) $ 
-- (!\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(6),
	combout => \cmos1_reg_config_inst|WideOr11~19_combout\);

-- Location: LCCOMB_X16_Y14_N2
\cmos1_reg_config_inst|WideOr11~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~21_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(5))) # (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(5) & 
-- ((\cmos1_reg_config_inst|WideOr11~19_combout\))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(5),
	datac => \cmos1_reg_config_inst|WideOr11~20_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~19_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~21_combout\);

-- Location: LCCOMB_X18_Y10_N8
\cmos1_reg_config_inst|WideOr11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~22_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(4)) # ((!\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(0),
	combout => \cmos1_reg_config_inst|WideOr11~22_combout\);

-- Location: LCCOMB_X19_Y10_N10
\cmos1_reg_config_inst|WideOr11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~23_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr11~21_combout\ & ((!\cmos1_reg_config_inst|WideOr11~22_combout\))) # (!\cmos1_reg_config_inst|WideOr11~21_combout\ & 
-- (!\cmos1_reg_config_inst|WideOr11~18_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(7) & (((\cmos1_reg_config_inst|WideOr11~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|WideOr11~18_combout\,
	datac => \cmos1_reg_config_inst|WideOr11~21_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~22_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~23_combout\);

-- Location: LCCOMB_X19_Y10_N16
\cmos1_reg_config_inst|WideOr11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr11~24_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr11~17_combout\ & ((\cmos1_reg_config_inst|WideOr11~23_combout\))) # (!\cmos1_reg_config_inst|WideOr11~17_combout\ & 
-- (\cmos1_reg_config_inst|WideOr11~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(3) & (((\cmos1_reg_config_inst|WideOr11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr11~5_combout\,
	datac => \cmos1_reg_config_inst|WideOr11~17_combout\,
	datad => \cmos1_reg_config_inst|WideOr11~23_combout\,
	combout => \cmos1_reg_config_inst|WideOr11~24_combout\);

-- Location: FF_X19_Y10_N17
\cmos1_reg_config_inst|i2c_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr11~24_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(10));

-- Location: LCCOMB_X19_Y12_N16
\cmos1_reg_config_inst|u1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~2_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & (((\cmos1_reg_config_inst|u1|Mux0~1_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|Mux0~1_combout\ & 
-- (\cmos1_reg_config_inst|i2c_data\(9))) # (!\cmos1_reg_config_inst|u1|Mux0~1_combout\ & ((\cmos1_reg_config_inst|i2c_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos1_reg_config_inst|i2c_data\(9),
	datac => \cmos1_reg_config_inst|u1|Mux0~1_combout\,
	datad => \cmos1_reg_config_inst|i2c_data\(10),
	combout => \cmos1_reg_config_inst|u1|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y10_N16
\cmos1_reg_config_inst|WideOr9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~10_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(1) & ((\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(2) $ 
-- (((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr9~10_combout\);

-- Location: LCCOMB_X18_Y10_N10
\cmos1_reg_config_inst|WideOr9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~9_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(2))))) # (!\cmos1_reg_config_inst|reg_index\(6) & (\cmos1_reg_config_inst|reg_index\(5) $ 
-- (((\cmos1_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr9~9_combout\);

-- Location: LCCOMB_X18_Y10_N14
\cmos1_reg_config_inst|WideOr9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|WideOr9~10_combout\ & (!\cmos1_reg_config_inst|reg_index\(6)))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (((\cmos1_reg_config_inst|WideOr9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|WideOr9~10_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr9~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~11_combout\);

-- Location: LCCOMB_X18_Y10_N2
\cmos1_reg_config_inst|WideOr9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~7_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) $ (((!\cmos1_reg_config_inst|reg_index\(2)))))) # (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & \cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr9~7_combout\);

-- Location: LCCOMB_X18_Y10_N6
\cmos1_reg_config_inst|WideOr9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~5_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(1) & (!\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|reg_index\(3)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (!\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(6) & !\cmos1_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr9~5_combout\);

-- Location: LCCOMB_X18_Y10_N20
\cmos1_reg_config_inst|WideOr9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~6_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|WideOr9~5_combout\ & (\cmos1_reg_config_inst|reg_index\(5) $ (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|WideOr9~5_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~6_combout\);

-- Location: LCCOMB_X18_Y10_N28
\cmos1_reg_config_inst|WideOr9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~8_combout\ = (\cmos1_reg_config_inst|WideOr9~6_combout\) # ((\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|WideOr9~7_combout\ & \cmos1_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|WideOr9~7_combout\,
	datac => \cmos1_reg_config_inst|reg_index\(6),
	datad => \cmos1_reg_config_inst|WideOr9~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~8_combout\);

-- Location: LCCOMB_X18_Y10_N0
\cmos1_reg_config_inst|WideOr9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~12_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|reg_index\(7))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr9~8_combout\))) 
-- # (!\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|WideOr9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr9~11_combout\,
	datad => \cmos1_reg_config_inst|WideOr9~8_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~12_combout\);

-- Location: LCCOMB_X16_Y11_N0
\cmos1_reg_config_inst|WideOr9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~15_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(1) & ((!\cmos1_reg_config_inst|reg_index\(2)) # (!\cmos1_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr9~15_combout\);

-- Location: LCCOMB_X17_Y11_N30
\cmos1_reg_config_inst|WideOr9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~13_combout\ = (\cmos1_reg_config_inst|reg_index\(3)) # (\cmos1_reg_config_inst|reg_index\(1) $ (((\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|reg_index\(0),
	datad => \cmos1_reg_config_inst|reg_index\(3),
	combout => \cmos1_reg_config_inst|WideOr9~13_combout\);

-- Location: LCCOMB_X16_Y9_N28
\cmos1_reg_config_inst|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr0~1_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(2),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr0~1_combout\);

-- Location: LCCOMB_X17_Y11_N20
\cmos1_reg_config_inst|WideOr9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~14_combout\ = (!\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(6) & (!\cmos1_reg_config_inst|WideOr9~13_combout\)) # (!\cmos1_reg_config_inst|reg_index\(6) & 
-- ((!\cmos1_reg_config_inst|WideOr0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr9~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr0~1_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~14_combout\);

-- Location: LCCOMB_X17_Y11_N22
\cmos1_reg_config_inst|WideOr9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~16_combout\ = (\cmos1_reg_config_inst|WideOr9~14_combout\) # ((\cmos1_reg_config_inst|reg_index\(5) & (\cmos1_reg_config_inst|reg_index\(6) & \cmos1_reg_config_inst|WideOr9~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr9~15_combout\,
	datad => \cmos1_reg_config_inst|WideOr9~14_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~16_combout\);

-- Location: LCCOMB_X18_Y9_N0
\cmos1_reg_config_inst|WideOr9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~3_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & ((\cmos1_reg_config_inst|reg_index\(5)) # (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- ((\cmos1_reg_config_inst|reg_index\(2)) # ((\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(5),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr9~3_combout\);

-- Location: LCCOMB_X17_Y11_N24
\cmos1_reg_config_inst|WideOr9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~4_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|reg_index\(3))))) # (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr9~2_combout\)) # (!\cmos1_reg_config_inst|reg_index\(3) & ((!\cmos1_reg_config_inst|WideOr9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr9~2_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|WideOr9~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~4_combout\);

-- Location: LCCOMB_X17_Y11_N18
\cmos1_reg_config_inst|WideOr9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~18_combout\ = (\cmos1_reg_config_inst|WideOr9~4_combout\) # ((\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|reg_index\(2)) # (\cmos1_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|WideOr9~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~18_combout\);

-- Location: LCCOMB_X17_Y11_N0
\cmos1_reg_config_inst|WideOr9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr9~17_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|WideOr9~12_combout\ & (\cmos1_reg_config_inst|WideOr9~16_combout\)) # (!\cmos1_reg_config_inst|WideOr9~12_combout\ & 
-- ((\cmos1_reg_config_inst|WideOr9~18_combout\))))) # (!\cmos1_reg_config_inst|reg_index\(4) & (\cmos1_reg_config_inst|WideOr9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|WideOr9~12_combout\,
	datac => \cmos1_reg_config_inst|WideOr9~16_combout\,
	datad => \cmos1_reg_config_inst|WideOr9~18_combout\,
	combout => \cmos1_reg_config_inst|WideOr9~17_combout\);

-- Location: FF_X17_Y11_N1
\cmos1_reg_config_inst|i2c_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr9~17_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(12));

-- Location: LCCOMB_X13_Y10_N22
\cmos1_reg_config_inst|WideOr4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~12_combout\ = (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(2) $ (\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(0) & 
-- (\cmos1_reg_config_inst|reg_index\(2) $ (((\cmos1_reg_config_inst|reg_index\(3) & \cmos1_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(3),
	datad => \cmos1_reg_config_inst|reg_index\(1),
	combout => \cmos1_reg_config_inst|WideOr4~12_combout\);

-- Location: LCCOMB_X13_Y10_N12
\cmos1_reg_config_inst|WideOr4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~11_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (!\cmos1_reg_config_inst|reg_index\(2) & !\cmos1_reg_config_inst|reg_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(2),
	datad => \cmos1_reg_config_inst|reg_index\(4),
	combout => \cmos1_reg_config_inst|WideOr4~11_combout\);

-- Location: LCCOMB_X13_Y10_N0
\cmos1_reg_config_inst|WideOr4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~13_combout\ = (\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|WideOr4~11_combout\) # ((\cmos1_reg_config_inst|reg_index\(4) & \cmos1_reg_config_inst|WideOr4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(4),
	datab => \cmos1_reg_config_inst|reg_index\(7),
	datac => \cmos1_reg_config_inst|WideOr4~12_combout\,
	datad => \cmos1_reg_config_inst|WideOr4~11_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~13_combout\);

-- Location: LCCOMB_X16_Y11_N8
\cmos1_reg_config_inst|WideOr4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~2_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (((!\cmos1_reg_config_inst|reg_index\(2)) # (!\cmos1_reg_config_inst|reg_index\(1))))) # (!\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|reg_index\(0)) # 
-- ((\cmos1_reg_config_inst|reg_index\(1)) # (\cmos1_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr4~2_combout\);

-- Location: LCCOMB_X16_Y11_N18
\cmos1_reg_config_inst|WideOr4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~3_combout\ = (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(1) & (\cmos1_reg_config_inst|reg_index\(0) $ (!\cmos1_reg_config_inst|reg_index\(7))))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|reg_index\(0) & (!\cmos1_reg_config_inst|reg_index\(1) & !\cmos1_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(0),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(1),
	datad => \cmos1_reg_config_inst|reg_index\(7),
	combout => \cmos1_reg_config_inst|WideOr4~3_combout\);

-- Location: LCCOMB_X16_Y11_N24
\cmos1_reg_config_inst|WideOr4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~4_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (\cmos1_reg_config_inst|reg_index\(3) & (\cmos1_reg_config_inst|reg_index\(7)))) # (!\cmos1_reg_config_inst|reg_index\(2) & 
-- (((\cmos1_reg_config_inst|WideOr4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(2),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|reg_index\(7),
	datad => \cmos1_reg_config_inst|WideOr4~3_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~4_combout\);

-- Location: LCCOMB_X16_Y11_N22
\cmos1_reg_config_inst|WideOr4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~5_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|WideOr4~4_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(4) & ((\cmos1_reg_config_inst|reg_index\(7)) # 
-- ((\cmos1_reg_config_inst|WideOr4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(4),
	datac => \cmos1_reg_config_inst|WideOr4~2_combout\,
	datad => \cmos1_reg_config_inst|WideOr4~4_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~5_combout\);

-- Location: LCCOMB_X16_Y11_N26
\cmos1_reg_config_inst|WideOr4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~7_combout\ = (\cmos1_reg_config_inst|reg_index\(4) & (((\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|reg_index\(0))) # (!\cmos1_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr4~7_combout\);

-- Location: LCCOMB_X16_Y11_N20
\cmos1_reg_config_inst|WideOr4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~6_combout\ = (\cmos1_reg_config_inst|reg_index\(2) & (((!\cmos1_reg_config_inst|reg_index\(4))) # (!\cmos1_reg_config_inst|reg_index\(1)))) # (!\cmos1_reg_config_inst|reg_index\(2) & ((\cmos1_reg_config_inst|reg_index\(0)) # 
-- (\cmos1_reg_config_inst|reg_index\(1) $ (\cmos1_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(1),
	datab => \cmos1_reg_config_inst|reg_index\(0),
	datac => \cmos1_reg_config_inst|reg_index\(4),
	datad => \cmos1_reg_config_inst|reg_index\(2),
	combout => \cmos1_reg_config_inst|WideOr4~6_combout\);

-- Location: LCCOMB_X16_Y11_N4
\cmos1_reg_config_inst|WideOr4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~8_combout\ = (!\cmos1_reg_config_inst|reg_index\(7) & ((\cmos1_reg_config_inst|reg_index\(3) & ((\cmos1_reg_config_inst|WideOr4~6_combout\))) # (!\cmos1_reg_config_inst|reg_index\(3) & 
-- (\cmos1_reg_config_inst|WideOr4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(3),
	datac => \cmos1_reg_config_inst|WideOr4~7_combout\,
	datad => \cmos1_reg_config_inst|WideOr4~6_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~8_combout\);

-- Location: LCCOMB_X16_Y11_N2
\cmos1_reg_config_inst|WideOr4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~9_combout\ = (\cmos1_reg_config_inst|WideOr4~8_combout\) # ((\cmos1_reg_config_inst|reg_index\(7) & (\cmos1_reg_config_inst|reg_index\(1) & \cmos1_reg_config_inst|WideOr14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(7),
	datab => \cmos1_reg_config_inst|reg_index\(1),
	datac => \cmos1_reg_config_inst|WideOr4~8_combout\,
	datad => \cmos1_reg_config_inst|WideOr14~0_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~9_combout\);

-- Location: LCCOMB_X16_Y11_N28
\cmos1_reg_config_inst|WideOr4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~10_combout\ = (\cmos1_reg_config_inst|reg_index\(5) & ((\cmos1_reg_config_inst|reg_index\(6)) # ((\cmos1_reg_config_inst|WideOr4~5_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(5) & 
-- (!\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|reg_index\(5),
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr4~5_combout\,
	datad => \cmos1_reg_config_inst|WideOr4~9_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~10_combout\);

-- Location: LCCOMB_X16_Y11_N16
\cmos1_reg_config_inst|WideOr4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|WideOr4~14_combout\ = (\cmos1_reg_config_inst|reg_index\(6) & ((\cmos1_reg_config_inst|WideOr4~10_combout\ & ((\cmos1_reg_config_inst|WideOr4~13_combout\))) # (!\cmos1_reg_config_inst|WideOr4~10_combout\ & 
-- (\cmos1_reg_config_inst|WideOr4~1_combout\)))) # (!\cmos1_reg_config_inst|reg_index\(6) & (((\cmos1_reg_config_inst|WideOr4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|WideOr4~1_combout\,
	datab => \cmos1_reg_config_inst|reg_index\(6),
	datac => \cmos1_reg_config_inst|WideOr4~13_combout\,
	datad => \cmos1_reg_config_inst|WideOr4~10_combout\,
	combout => \cmos1_reg_config_inst|WideOr4~14_combout\);

-- Location: FF_X16_Y11_N17
\cmos1_reg_config_inst|i2c_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|WideOr4~14_combout\,
	sclr => \cmos1_reg_config_inst|reg_index\(8),
	ena => \cmos1_reg_config_inst|i2c_data[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|i2c_data\(18));

-- Location: LCCOMB_X16_Y11_N12
\cmos1_reg_config_inst|u1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~3_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|cyc_count\(0) & (\cmos1_reg_config_inst|i2c_data\(19))) # (!\cmos1_reg_config_inst|u1|cyc_count\(0) & 
-- ((\cmos1_reg_config_inst|i2c_data\(18)))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (((!\cmos1_reg_config_inst|u1|cyc_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|i2c_data\(19),
	datab => \cmos1_reg_config_inst|i2c_data\(18),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos1_reg_config_inst|u1|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y11_N14
\cmos1_reg_config_inst|u1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~4_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & (((\cmos1_reg_config_inst|u1|Mux0~3_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|Mux0~3_combout\ & 
-- (\cmos1_reg_config_inst|i2c_data\(11))) # (!\cmos1_reg_config_inst|u1|Mux0~3_combout\ & ((\cmos1_reg_config_inst|i2c_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|i2c_data\(11),
	datab => \cmos1_reg_config_inst|i2c_data\(12),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datad => \cmos1_reg_config_inst|u1|Mux0~3_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y12_N10
\cmos1_reg_config_inst|u1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~5_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(1) & (((\cmos1_reg_config_inst|u1|cyc_count\(2) & \cmos1_reg_config_inst|u1|Mux0~4_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(1) & 
-- ((\cmos1_reg_config_inst|u1|Mux0~2_combout\) # ((!\cmos1_reg_config_inst|u1|cyc_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos1_reg_config_inst|u1|Mux0~2_combout\,
	datac => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datad => \cmos1_reg_config_inst|u1|Mux0~4_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~5_combout\);

-- Location: LCCOMB_X19_Y12_N2
\cmos1_reg_config_inst|u1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~8_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(2) & (((\cmos1_reg_config_inst|u1|Mux0~5_combout\)))) # (!\cmos1_reg_config_inst|u1|cyc_count\(2) & ((\cmos1_reg_config_inst|u1|Mux0~5_combout\ & 
-- ((\cmos1_reg_config_inst|u1|Mux0~7_combout\))) # (!\cmos1_reg_config_inst|u1|Mux0~5_combout\ & (\cmos1_reg_config_inst|u1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos1_reg_config_inst|u1|Mux0~0_combout\,
	datac => \cmos1_reg_config_inst|u1|Mux0~7_combout\,
	datad => \cmos1_reg_config_inst|u1|Mux0~5_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~8_combout\);

-- Location: LCCOMB_X19_Y12_N22
\cmos1_reg_config_inst|u1|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|Mux0~20_combout\ = (\cmos1_reg_config_inst|u1|Mux0~19_combout\ & (!\cmos1_reg_config_inst|u1|cyc_count\(4) & (\cmos1_reg_config_inst|u1|reg_sdat~q\))) # (!\cmos1_reg_config_inst|u1|Mux0~19_combout\ & 
-- ((\cmos1_reg_config_inst|u1|cyc_count\(4)) # ((!\cmos1_reg_config_inst|u1|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|Mux0~19_combout\,
	datab => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos1_reg_config_inst|u1|reg_sdat~q\,
	datad => \cmos1_reg_config_inst|u1|Mux0~8_combout\,
	combout => \cmos1_reg_config_inst|u1|Mux0~20_combout\);

-- Location: FF_X19_Y12_N23
\cmos1_reg_config_inst|u1|reg_sdat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|Mux0~20_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|reg_sdat~q\);

-- Location: LCCOMB_X18_Y13_N20
\cmos2_reg_config_inst|clock_20k~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|clock_20k~0_combout\ = !\cmos2_reg_config_inst|clock_20k~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|clock_20k~q\,
	combout => \cmos2_reg_config_inst|clock_20k~0_combout\);

-- Location: FF_X18_Y13_N21
\cmos2_reg_config_inst|clock_20k\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|clock_20k~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos1_reg_config_inst|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|clock_20k~q\);

-- Location: CLKCTRL_G1
\cmos2_reg_config_inst|clock_20k~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cmos2_reg_config_inst|clock_20k~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y16_N6
\cmos2_reg_config_inst|u1|cyc_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[0]~6_combout\ = !\cmos2_reg_config_inst|u1|cyc_count\(0)
-- \cmos2_reg_config_inst|u1|cyc_count[0]~7\ = CARRY(!\cmos2_reg_config_inst|u1|cyc_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos2_reg_config_inst|u1|cyc_count[0]~6_combout\,
	cout => \cmos2_reg_config_inst|u1|cyc_count[0]~7\);

-- Location: LCCOMB_X18_Y16_N8
\cmos2_reg_config_inst|u1|cyc_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[1]~8_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & ((GND) # (!\cmos2_reg_config_inst|u1|cyc_count[0]~7\))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1) & (\cmos2_reg_config_inst|u1|cyc_count[0]~7\ $ (GND)))
-- \cmos2_reg_config_inst|u1|cyc_count[1]~9\ = CARRY((\cmos2_reg_config_inst|u1|cyc_count\(1)) # (!\cmos2_reg_config_inst|u1|cyc_count[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datad => VCC,
	cin => \cmos2_reg_config_inst|u1|cyc_count[0]~7\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[1]~8_combout\,
	cout => \cmos2_reg_config_inst|u1|cyc_count[1]~9\);

-- Location: LCCOMB_X17_Y13_N6
\cmos2_reg_config_inst|config_step.00~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|config_step.00~0_combout\ = !\cmos2_reg_config_inst|config_step.10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmos2_reg_config_inst|config_step.10~q\,
	combout => \cmos2_reg_config_inst|config_step.00~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\cmos2_reg_config_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~0_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) $ (VCC))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) & VCC))
-- \cmos2_reg_config_inst|Add1~1\ = CARRY((\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datad => VCC,
	combout => \cmos2_reg_config_inst|Add1~0_combout\,
	cout => \cmos2_reg_config_inst|Add1~1\);

-- Location: LCCOMB_X17_Y17_N20
\cmos2_reg_config_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~10_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|Add1~9\)) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|Add1~9\) # (GND)))
-- \cmos2_reg_config_inst|Add1~11\ = CARRY((!\cmos2_reg_config_inst|Add1~9\) # (!\cmos2_reg_config_inst|reg_index\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~9\,
	combout => \cmos2_reg_config_inst|Add1~10_combout\,
	cout => \cmos2_reg_config_inst|Add1~11\);

-- Location: FF_X17_Y17_N21
\cmos2_reg_config_inst|reg_index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~10_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(6));

-- Location: LCCOMB_X17_Y17_N14
\cmos2_reg_config_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~4_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|Add1~3\ $ (GND))) # (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|Add1~3\ & VCC))
-- \cmos2_reg_config_inst|Add1~5\ = CARRY((\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~3\,
	combout => \cmos2_reg_config_inst|Add1~4_combout\,
	cout => \cmos2_reg_config_inst|Add1~5\);

-- Location: FF_X17_Y17_N15
\cmos2_reg_config_inst|reg_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~4_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(3));

-- Location: LCCOMB_X17_Y17_N8
\cmos2_reg_config_inst|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Decoder0~0_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\cmos2_reg_config_inst|reg_conf_done_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|reg_conf_done_reg~0_combout\ = !\cmos2_reg_config_inst|i2c_data[22]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmos2_reg_config_inst|i2c_data[22]~0_combout\,
	combout => \cmos2_reg_config_inst|reg_conf_done_reg~0_combout\);

-- Location: FF_X19_Y15_N5
\cmos2_reg_config_inst|reg_conf_done_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|reg_conf_done_reg~0_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_conf_done_reg~q\);

-- Location: LCCOMB_X17_Y17_N30
\cmos2_reg_config_inst|i2c_data[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|i2c_data[22]~1_combout\ = (!\cmos2_reg_config_inst|reg_conf_done_reg~q\ & !\cmos2_reg_config_inst|reg_index\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|reg_conf_done_reg~q\,
	datad => \cmos2_reg_config_inst|reg_index\(8),
	combout => \cmos2_reg_config_inst|i2c_data[22]~1_combout\);

-- Location: LCCOMB_X17_Y17_N4
\cmos2_reg_config_inst|reg_index[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|reg_index[8]~0_combout\ = (\cmos2_reg_config_inst|config_step.10~q\ & (\cmos2_reg_config_inst|i2c_data[22]~1_combout\ & ((\cmos2_reg_config_inst|LessThan1~0_combout\) # (!\cmos2_reg_config_inst|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|LessThan1~0_combout\,
	datab => \cmos2_reg_config_inst|config_step.10~q\,
	datac => \cmos2_reg_config_inst|Decoder0~0_combout\,
	datad => \cmos2_reg_config_inst|i2c_data[22]~1_combout\,
	combout => \cmos2_reg_config_inst|reg_index[8]~0_combout\);

-- Location: FF_X17_Y17_N29
\cmos2_reg_config_inst|reg_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	asdata => \cmos2_reg_config_inst|Add1~0_combout\,
	clrn => \u2|oRST_1~q\,
	sload => VCC,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(1));

-- Location: LCCOMB_X17_Y17_N12
\cmos2_reg_config_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~2_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|Add1~1\)) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|Add1~1\) # (GND)))
-- \cmos2_reg_config_inst|Add1~3\ = CARRY((!\cmos2_reg_config_inst|Add1~1\) # (!\cmos2_reg_config_inst|reg_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~1\,
	combout => \cmos2_reg_config_inst|Add1~2_combout\,
	cout => \cmos2_reg_config_inst|Add1~3\);

-- Location: LCCOMB_X17_Y17_N16
\cmos2_reg_config_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~6_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|Add1~5\)) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|Add1~5\) # (GND)))
-- \cmos2_reg_config_inst|Add1~7\ = CARRY((!\cmos2_reg_config_inst|Add1~5\) # (!\cmos2_reg_config_inst|reg_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~5\,
	combout => \cmos2_reg_config_inst|Add1~6_combout\,
	cout => \cmos2_reg_config_inst|Add1~7\);

-- Location: FF_X17_Y17_N17
\cmos2_reg_config_inst|reg_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~6_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(4));

-- Location: LCCOMB_X17_Y17_N18
\cmos2_reg_config_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~8_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|Add1~7\ $ (GND))) # (!\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|Add1~7\ & VCC))
-- \cmos2_reg_config_inst|Add1~9\ = CARRY((\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~7\,
	combout => \cmos2_reg_config_inst|Add1~8_combout\,
	cout => \cmos2_reg_config_inst|Add1~9\);

-- Location: FF_X17_Y17_N19
\cmos2_reg_config_inst|reg_index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~8_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(5));

-- Location: LCCOMB_X17_Y17_N22
\cmos2_reg_config_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~12_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|Add1~11\ $ (GND))) # (!\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|Add1~11\ & VCC))
-- \cmos2_reg_config_inst|Add1~13\ = CARRY((\cmos2_reg_config_inst|reg_index\(7) & !\cmos2_reg_config_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datad => VCC,
	cin => \cmos2_reg_config_inst|Add1~11\,
	combout => \cmos2_reg_config_inst|Add1~12_combout\,
	cout => \cmos2_reg_config_inst|Add1~13\);

-- Location: FF_X17_Y17_N23
\cmos2_reg_config_inst|reg_index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~12_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(7));

-- Location: LCCOMB_X17_Y17_N24
\cmos2_reg_config_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Add1~14_combout\ = \cmos2_reg_config_inst|Add1~13\ $ (\cmos2_reg_config_inst|reg_index\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cmos2_reg_config_inst|reg_index\(8),
	cin => \cmos2_reg_config_inst|Add1~13\,
	combout => \cmos2_reg_config_inst|Add1~14_combout\);

-- Location: FF_X17_Y17_N25
\cmos2_reg_config_inst|reg_index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~14_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(8));

-- Location: LCCOMB_X17_Y17_N2
\cmos2_reg_config_inst|reg_index[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|reg_index[0]~1_combout\ = !\cmos2_reg_config_inst|reg_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|reg_index[0]~1_combout\);

-- Location: FF_X17_Y17_N3
\cmos2_reg_config_inst|reg_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|reg_index[0]~1_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(0));

-- Location: LCCOMB_X17_Y17_N28
\cmos2_reg_config_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|LessThan1~0_combout\ = ((!\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X19_Y15_N6
\cmos2_reg_config_inst|i2c_data[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|i2c_data[22]~0_combout\ = (!\cmos2_reg_config_inst|reg_conf_done_reg~q\ & (!\cmos2_reg_config_inst|reg_index\(8) & ((\cmos2_reg_config_inst|LessThan1~0_combout\) # (!\cmos2_reg_config_inst|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_conf_done_reg~q\,
	datab => \cmos2_reg_config_inst|reg_index\(8),
	datac => \cmos2_reg_config_inst|Decoder0~0_combout\,
	datad => \cmos2_reg_config_inst|LessThan1~0_combout\,
	combout => \cmos2_reg_config_inst|i2c_data[22]~0_combout\);

-- Location: FF_X17_Y13_N7
\cmos2_reg_config_inst|config_step.00\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|config_step.00~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|config_step.00~q\);

-- Location: LCCOMB_X19_Y15_N30
\cmos2_reg_config_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Selector2~0_combout\ = ((!\cmos2_reg_config_inst|u1|tr_end~q\ & \cmos2_reg_config_inst|config_step.01~q\)) # (!\cmos2_reg_config_inst|config_step.00~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|tr_end~q\,
	datac => \cmos2_reg_config_inst|config_step.01~q\,
	datad => \cmos2_reg_config_inst|config_step.00~q\,
	combout => \cmos2_reg_config_inst|Selector2~0_combout\);

-- Location: FF_X19_Y15_N31
\cmos2_reg_config_inst|config_step.01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Selector2~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|config_step.01~q\);

-- Location: LCCOMB_X18_Y16_N14
\cmos2_reg_config_inst|u1|cyc_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[4]~16_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(4) & (\cmos2_reg_config_inst|u1|cyc_count[3]~15\ & VCC)) # (!\cmos2_reg_config_inst|u1|cyc_count\(4) & (!\cmos2_reg_config_inst|u1|cyc_count[3]~15\))
-- \cmos2_reg_config_inst|u1|cyc_count[4]~17\ = CARRY((!\cmos2_reg_config_inst|u1|cyc_count\(4) & !\cmos2_reg_config_inst|u1|cyc_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datad => VCC,
	cin => \cmos2_reg_config_inst|u1|cyc_count[3]~15\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[4]~16_combout\,
	cout => \cmos2_reg_config_inst|u1|cyc_count[4]~17\);

-- Location: LCCOMB_X18_Y16_N16
\cmos2_reg_config_inst|u1|cyc_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[5]~18_combout\ = \cmos2_reg_config_inst|u1|cyc_count[4]~17\ $ (\cmos2_reg_config_inst|u1|cyc_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cmos2_reg_config_inst|u1|cyc_count\(5),
	cin => \cmos2_reg_config_inst|u1|cyc_count[4]~17\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[5]~18_combout\);

-- Location: LCCOMB_X18_Y16_N12
\cmos2_reg_config_inst|u1|cyc_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[3]~14_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & ((GND) # (!\cmos2_reg_config_inst|u1|cyc_count[2]~11\))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|cyc_count[2]~11\ $ (GND)))
-- \cmos2_reg_config_inst|u1|cyc_count[3]~15\ = CARRY((\cmos2_reg_config_inst|u1|cyc_count\(3)) # (!\cmos2_reg_config_inst|u1|cyc_count[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datad => VCC,
	cin => \cmos2_reg_config_inst|u1|cyc_count[2]~11\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[3]~14_combout\,
	cout => \cmos2_reg_config_inst|u1|cyc_count[3]~15\);

-- Location: FF_X18_Y16_N13
\cmos2_reg_config_inst|u1|cyc_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[3]~14_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(3));

-- Location: FF_X18_Y16_N7
\cmos2_reg_config_inst|u1|cyc_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[0]~6_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(0));

-- Location: LCCOMB_X19_Y15_N20
\cmos2_reg_config_inst|u1|cyc_count[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[0]~12_combout\ = (\cmos2_reg_config_inst|start~q\ & (!\cmos2_reg_config_inst|u1|cyc_count\(3) & (!\cmos2_reg_config_inst|u1|cyc_count\(5) & !\cmos2_reg_config_inst|u1|cyc_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|start~q\,
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos2_reg_config_inst|u1|cyc_count[0]~12_combout\);

-- Location: LCCOMB_X18_Y16_N4
\cmos2_reg_config_inst|u1|cyc_count[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2)) # ((\cmos2_reg_config_inst|u1|cyc_count\(1)) # ((\cmos2_reg_config_inst|u1|cyc_count\(4)) # (!\cmos2_reg_config_inst|u1|cyc_count[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datad => \cmos2_reg_config_inst|u1|cyc_count[0]~12_combout\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\);

-- Location: FF_X18_Y16_N17
\cmos2_reg_config_inst|u1|cyc_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[5]~18_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(5));

-- Location: LCCOMB_X18_Y16_N10
\cmos2_reg_config_inst|u1|cyc_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|cyc_count[2]~10_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & (\cmos2_reg_config_inst|u1|cyc_count[1]~9\ & VCC)) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & (!\cmos2_reg_config_inst|u1|cyc_count[1]~9\))
-- \cmos2_reg_config_inst|u1|cyc_count[2]~11\ = CARRY((!\cmos2_reg_config_inst|u1|cyc_count\(2) & !\cmos2_reg_config_inst|u1|cyc_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datad => VCC,
	cin => \cmos2_reg_config_inst|u1|cyc_count[1]~9\,
	combout => \cmos2_reg_config_inst|u1|cyc_count[2]~10_combout\,
	cout => \cmos2_reg_config_inst|u1|cyc_count[2]~11\);

-- Location: FF_X18_Y16_N11
\cmos2_reg_config_inst|u1|cyc_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[2]~10_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(2));

-- Location: LCCOMB_X19_Y15_N16
\cmos2_reg_config_inst|u1|i2c_sclk~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|i2c_sclk~1_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(4) & \cmos2_reg_config_inst|u1|cyc_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(2),
	combout => \cmos2_reg_config_inst|u1|i2c_sclk~1_combout\);

-- Location: LCCOMB_X19_Y15_N12
\cmos2_reg_config_inst|u1|tr_end~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|tr_end~0_combout\ = (\cmos2_reg_config_inst|u1|Selector0~0_combout\ & ((\cmos2_reg_config_inst|u1|i2c_sclk~1_combout\ & (!\cmos2_reg_config_inst|u1|cyc_count\(5))) # (!\cmos2_reg_config_inst|u1|i2c_sclk~1_combout\ & 
-- ((\cmos2_reg_config_inst|u1|tr_end~q\))))) # (!\cmos2_reg_config_inst|u1|Selector0~0_combout\ & (((\cmos2_reg_config_inst|u1|tr_end~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|Selector0~0_combout\,
	datab => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datac => \cmos2_reg_config_inst|u1|tr_end~q\,
	datad => \cmos2_reg_config_inst|u1|i2c_sclk~1_combout\,
	combout => \cmos2_reg_config_inst|u1|tr_end~0_combout\);

-- Location: FF_X19_Y15_N13
\cmos2_reg_config_inst|u1|tr_end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|tr_end~0_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|tr_end~q\);

-- Location: LCCOMB_X19_Y15_N22
\cmos2_reg_config_inst|config_step~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|config_step~10_combout\ = (\cmos2_reg_config_inst|config_step.01~q\ & \cmos2_reg_config_inst|u1|tr_end~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|config_step.01~q\,
	datad => \cmos2_reg_config_inst|u1|tr_end~q\,
	combout => \cmos2_reg_config_inst|config_step~10_combout\);

-- Location: FF_X19_Y15_N23
\cmos2_reg_config_inst|config_step.10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|config_step~10_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|config_step.10~q\);

-- Location: LCCOMB_X19_Y15_N10
\cmos2_reg_config_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Selector0~0_combout\ = (\cmos2_reg_config_inst|config_step.01~q\ & (((\cmos2_reg_config_inst|start~q\ & !\cmos2_reg_config_inst|u1|tr_end~q\)))) # (!\cmos2_reg_config_inst|config_step.01~q\ & (((\cmos2_reg_config_inst|start~q\)) # 
-- (!\cmos2_reg_config_inst|config_step.10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|config_step.01~q\,
	datab => \cmos2_reg_config_inst|config_step.10~q\,
	datac => \cmos2_reg_config_inst|start~q\,
	datad => \cmos2_reg_config_inst|u1|tr_end~q\,
	combout => \cmos2_reg_config_inst|Selector0~0_combout\);

-- Location: FF_X19_Y15_N11
\cmos2_reg_config_inst|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Selector0~0_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|start~q\);

-- Location: FF_X18_Y16_N9
\cmos2_reg_config_inst|u1|cyc_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[1]~8_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(1));

-- Location: FF_X18_Y16_N15
\cmos2_reg_config_inst|u1|cyc_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|cyc_count[4]~16_combout\,
	asdata => VCC,
	clrn => \u2|oRST_1~q\,
	sload => \cmos2_reg_config_inst|ALT_INV_start~q\,
	ena => \cmos2_reg_config_inst|u1|cyc_count[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|cyc_count\(4));

-- Location: FF_X17_Y17_N13
\cmos2_reg_config_inst|reg_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Add1~2_combout\,
	clrn => \u2|oRST_1~q\,
	ena => \cmos2_reg_config_inst|reg_index[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|reg_index\(2));

-- Location: LCCOMB_X16_Y18_N24
\cmos2_reg_config_inst|WideOr13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~13_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr13~13_combout\);

-- Location: LCCOMB_X16_Y18_N22
\cmos2_reg_config_inst|WideOr13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~14_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(4) $ (((\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr13~14_combout\);

-- Location: LCCOMB_X16_Y18_N28
\cmos2_reg_config_inst|WideOr13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~15_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr13~13_combout\) # ((!\cmos2_reg_config_inst|reg_index\(7))))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (((!\cmos2_reg_config_inst|WideOr13~14_combout\ & !\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr13~13_combout\,
	datac => \cmos2_reg_config_inst|WideOr13~14_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr13~15_combout\);

-- Location: LCCOMB_X17_Y18_N14
\cmos2_reg_config_inst|WideOr13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~8_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # ((\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr13~8_combout\);

-- Location: LCCOMB_X16_Y18_N20
\cmos2_reg_config_inst|WideOr13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~9_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr13~9_combout\);

-- Location: LCCOMB_X16_Y18_N2
\cmos2_reg_config_inst|WideOr13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~10_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|WideOr13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|WideOr13~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~10_combout\);

-- Location: LCCOMB_X16_Y18_N8
\cmos2_reg_config_inst|WideOr13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~11_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr13~10_combout\ & (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|WideOr13~10_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr13~8_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr13~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr13~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~11_combout\);

-- Location: LCCOMB_X16_Y18_N10
\cmos2_reg_config_inst|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~3_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(2)))))) 
-- # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr13~3_combout\);

-- Location: LCCOMB_X16_Y18_N4
\cmos2_reg_config_inst|WideOr13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~4_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (((\cmos2_reg_config_inst|WideOr13~3_combout\) # (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((!\cmos2_reg_config_inst|WideOr13~3_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|WideOr13~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~4_combout\);

-- Location: LCCOMB_X16_Y18_N6
\cmos2_reg_config_inst|WideOr13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~5_combout\ = ((!\cmos2_reg_config_inst|reg_index\(4) & ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr13~5_combout\);

-- Location: LCCOMB_X16_Y18_N16
\cmos2_reg_config_inst|WideOr13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~6_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr13~5_combout\))) # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr13~5_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~6_combout\);

-- Location: LCCOMB_X16_Y18_N18
\cmos2_reg_config_inst|WideOr13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~7_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr13~4_combout\ & \cmos2_reg_config_inst|WideOr13~6_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|WideOr13~3_combout\) # ((\cmos2_reg_config_inst|WideOr13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr13~3_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr13~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr13~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~7_combout\);

-- Location: LCCOMB_X16_Y18_N14
\cmos2_reg_config_inst|WideOr13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~12_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|WideOr13~7_combout\))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|WideOr13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr13~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr13~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~12_combout\);

-- Location: LCCOMB_X16_Y17_N4
\cmos2_reg_config_inst|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~1_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(3))))) # 
-- (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3) & ((!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr13~1_combout\);

-- Location: LCCOMB_X16_Y17_N6
\cmos2_reg_config_inst|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~0_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (((!\cmos2_reg_config_inst|reg_index\(3))) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3)) 
-- # (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr13~0_combout\);

-- Location: LCCOMB_X16_Y17_N2
\cmos2_reg_config_inst|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~2_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|WideOr13~1_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(7)) 
-- # ((!\cmos2_reg_config_inst|WideOr13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr13~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr13~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~2_combout\);

-- Location: LCCOMB_X16_Y18_N0
\cmos2_reg_config_inst|WideOr13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr13~16_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr13~12_combout\ & (\cmos2_reg_config_inst|WideOr13~15_combout\)) # (!\cmos2_reg_config_inst|WideOr13~12_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr13~2_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr13~15_combout\,
	datac => \cmos2_reg_config_inst|WideOr13~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr13~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr13~16_combout\);

-- Location: LCCOMB_X18_Y13_N16
\cmos2_reg_config_inst|i2c_data[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|i2c_data[22]~2_combout\ = (!\cmos2_reg_config_inst|config_step.00~q\ & \u2|oRST_1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|config_step.00~q\,
	datad => \u2|oRST_1~q\,
	combout => \cmos2_reg_config_inst|i2c_data[22]~2_combout\);

-- Location: LCCOMB_X17_Y17_N0
\cmos2_reg_config_inst|i2c_data[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|i2c_data[22]~3_combout\ = (\cmos2_reg_config_inst|i2c_data[22]~1_combout\ & (\cmos2_reg_config_inst|i2c_data[22]~2_combout\ & ((\cmos2_reg_config_inst|LessThan1~0_combout\) # (!\cmos2_reg_config_inst|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|LessThan1~0_combout\,
	datab => \cmos2_reg_config_inst|Decoder0~0_combout\,
	datac => \cmos2_reg_config_inst|i2c_data[22]~1_combout\,
	datad => \cmos2_reg_config_inst|i2c_data[22]~2_combout\,
	combout => \cmos2_reg_config_inst|i2c_data[22]~3_combout\);

-- Location: FF_X16_Y18_N1
\cmos2_reg_config_inst|i2c_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr13~16_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(8));

-- Location: LCCOMB_X22_Y17_N0
\cmos2_reg_config_inst|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr7~0_combout\ = (!\cmos2_reg_config_inst|reg_index\(8) & \cmos2_reg_config_inst|reg_index\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(8),
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr7~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\cmos2_reg_config_inst|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~0_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr0~0_combout\);

-- Location: LCCOMB_X21_Y18_N30
\cmos2_reg_config_inst|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~1_combout\ = (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|WideOr0~0_combout\ & !\cmos2_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr0~0_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr0~1_combout\);

-- Location: LCCOMB_X22_Y17_N30
\cmos2_reg_config_inst|WideOr7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr7~1_combout\ = (\cmos2_reg_config_inst|WideOr7~0_combout\ & (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|WideOr0~1_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|WideOr7~0_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr0~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr7~1_combout\);

-- Location: FF_X22_Y17_N31
\cmos2_reg_config_inst|i2c_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr7~1_combout\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(15));

-- Location: LCCOMB_X19_Y16_N26
\cmos2_reg_config_inst|u1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~0_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|cyc_count\(0)) # ((\cmos2_reg_config_inst|i2c_data\(15))))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & 
-- (((\cmos2_reg_config_inst|i2c_data\(8))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datac => \cmos2_reg_config_inst|i2c_data\(8),
	datad => \cmos2_reg_config_inst|i2c_data\(15),
	combout => \cmos2_reg_config_inst|u1|Mux0~0_combout\);

-- Location: LCCOMB_X14_Y16_N0
\cmos2_reg_config_inst|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Decoder0~2_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|Decoder0~2_combout\);

-- Location: LCCOMB_X17_Y17_N6
\cmos2_reg_config_inst|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Decoder0~3_combout\ = (\cmos2_reg_config_inst|Decoder0~0_combout\ & \cmos2_reg_config_inst|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|Decoder0~0_combout\,
	datac => \cmos2_reg_config_inst|Decoder0~2_combout\,
	combout => \cmos2_reg_config_inst|Decoder0~3_combout\);

-- Location: FF_X17_Y17_N7
\cmos2_reg_config_inst|i2c_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|Decoder0~3_combout\,
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(14));

-- Location: LCCOMB_X18_Y16_N28
\cmos2_reg_config_inst|u1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~6_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|cyc_count\(0) & ((\cmos2_reg_config_inst|i2c_data\(14)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- (\cmos2_reg_config_inst|i2c_data\(13))))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & (((!\cmos2_reg_config_inst|u1|cyc_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|i2c_data\(13),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|i2c_data\(14),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos2_reg_config_inst|u1|Mux0~6_combout\);

-- Location: LCCOMB_X16_Y19_N20
\cmos2_reg_config_inst|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~0_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr14~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\cmos2_reg_config_inst|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~1_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|WideOr14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr14~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~1_combout\);

-- Location: LCCOMB_X16_Y16_N4
\cmos2_reg_config_inst|WideOr14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~16_combout\ = (!\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr14~16_combout\);

-- Location: LCCOMB_X16_Y16_N24
\cmos2_reg_config_inst|WideOr14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~20_combout\ = (!\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(4))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (!\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr14~20_combout\);

-- Location: LCCOMB_X16_Y16_N18
\cmos2_reg_config_inst|WideOr14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~21_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr14~20_combout\ & (\cmos2_reg_config_inst|reg_index\(2) $ 
-- (!\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr14~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~21_combout\);

-- Location: LCCOMB_X16_Y16_N6
\cmos2_reg_config_inst|WideOr14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~17_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr14~21_combout\ & ((\cmos2_reg_config_inst|WideOr14~16_combout\))) # (!\cmos2_reg_config_inst|WideOr14~21_combout\ & 
-- (\cmos2_reg_config_inst|WideOr14~15_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr14~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr14~15_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr14~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~21_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~17_combout\);

-- Location: LCCOMB_X14_Y16_N20
\cmos2_reg_config_inst|WideOr14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~2_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr14~2_combout\);

-- Location: LCCOMB_X14_Y16_N4
\cmos2_reg_config_inst|WideOr14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~6_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr14~6_combout\);

-- Location: LCCOMB_X14_Y16_N22
\cmos2_reg_config_inst|WideOr14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~3_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(3) $ (((\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2)))))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr14~3_combout\);

-- Location: LCCOMB_X14_Y16_N16
\cmos2_reg_config_inst|WideOr14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~4_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((!\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # 
-- (!\cmos2_reg_config_inst|reg_index\(3)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr14~4_combout\);

-- Location: LCCOMB_X14_Y16_N10
\cmos2_reg_config_inst|WideOr14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~5_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|WideOr14~3_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(4) & ((!\cmos2_reg_config_inst|WideOr14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr14~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~5_combout\);

-- Location: LCCOMB_X14_Y16_N26
\cmos2_reg_config_inst|WideOr14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~7_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr14~5_combout\ & ((\cmos2_reg_config_inst|WideOr14~6_combout\))) # (!\cmos2_reg_config_inst|WideOr14~5_combout\ & 
-- (\cmos2_reg_config_inst|WideOr14~2_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr14~2_combout\,
	datac => \cmos2_reg_config_inst|WideOr14~6_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~5_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~7_combout\);

-- Location: LCCOMB_X14_Y16_N28
\cmos2_reg_config_inst|WideOr14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~8_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr14~8_combout\);

-- Location: LCCOMB_X17_Y16_N22
\cmos2_reg_config_inst|WideOr14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~12_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr14~12_combout\);

-- Location: LCCOMB_X14_Y16_N30
\cmos2_reg_config_inst|WideOr14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~9_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- ((!\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(0)))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(5) $ (((\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr14~9_combout\);

-- Location: LCCOMB_X14_Y16_N24
\cmos2_reg_config_inst|WideOr14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~10_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr14~10_combout\);

-- Location: LCCOMB_X14_Y16_N2
\cmos2_reg_config_inst|WideOr14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~11_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(4)) # ((!\cmos2_reg_config_inst|WideOr14~9_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr14~9_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~11_combout\);

-- Location: LCCOMB_X14_Y16_N12
\cmos2_reg_config_inst|WideOr14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~13_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr14~11_combout\ & ((\cmos2_reg_config_inst|WideOr14~12_combout\))) # (!\cmos2_reg_config_inst|WideOr14~11_combout\ & 
-- (\cmos2_reg_config_inst|WideOr14~8_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr14~8_combout\,
	datac => \cmos2_reg_config_inst|WideOr14~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~11_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~13_combout\);

-- Location: LCCOMB_X14_Y16_N6
\cmos2_reg_config_inst|WideOr14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~14_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr14~7_combout\)) 
-- # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr14~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr14~7_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~14_combout\);

-- Location: LCCOMB_X14_Y16_N8
\cmos2_reg_config_inst|WideOr14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr14~18_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr14~14_combout\ & ((\cmos2_reg_config_inst|WideOr14~17_combout\))) # (!\cmos2_reg_config_inst|WideOr14~14_combout\ & 
-- (\cmos2_reg_config_inst|WideOr14~1_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr14~1_combout\,
	datac => \cmos2_reg_config_inst|WideOr14~17_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr14~18_combout\);

-- Location: FF_X14_Y16_N9
\cmos2_reg_config_inst|i2c_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr14~18_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(7));

-- Location: LCCOMB_X21_Y16_N2
\cmos2_reg_config_inst|WideOr15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~4_combout\ = (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~4_combout\);

-- Location: LCCOMB_X18_Y17_N14
\cmos2_reg_config_inst|WideOr15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~1_combout\ = (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~1_combout\);

-- Location: LCCOMB_X21_Y17_N24
\cmos2_reg_config_inst|WideOr15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~2_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((!\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0)) 
-- # ((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~2_combout\);

-- Location: LCCOMB_X21_Y17_N30
\cmos2_reg_config_inst|WideOr15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~3_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|WideOr15~1_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & ((!\cmos2_reg_config_inst|WideOr15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr15~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~3_combout\);

-- Location: LCCOMB_X22_Y17_N18
\cmos2_reg_config_inst|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~0_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)) # ((!\cmos2_reg_config_inst|reg_index\(4) & \cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\cmos2_reg_config_inst|WideOr15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~5_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr15~3_combout\ & (\cmos2_reg_config_inst|WideOr15~4_combout\)) # (!\cmos2_reg_config_inst|WideOr15~3_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr15~0_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr15~4_combout\,
	datac => \cmos2_reg_config_inst|WideOr15~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~5_combout\);

-- Location: LCCOMB_X21_Y16_N14
\cmos2_reg_config_inst|WideOr15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~6_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(1) $ (((\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr15~6_combout\);

-- Location: LCCOMB_X18_Y15_N0
\cmos2_reg_config_inst|WideOr15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~10_combout\ = (\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(7) $ (\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr15~10_combout\);

-- Location: LCCOMB_X21_Y16_N22
\cmos2_reg_config_inst|WideOr15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~8_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(0)) # ((!\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(7))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr15~8_combout\);

-- Location: LCCOMB_X21_Y16_N12
\cmos2_reg_config_inst|WideOr15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~7_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr15~7_combout\);

-- Location: LCCOMB_X21_Y16_N20
\cmos2_reg_config_inst|WideOr15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~9_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|WideOr15~7_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|WideOr15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr15~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~9_combout\);

-- Location: LCCOMB_X21_Y16_N26
\cmos2_reg_config_inst|WideOr15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~11_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr15~9_combout\ & ((!\cmos2_reg_config_inst|WideOr15~10_combout\))) # (!\cmos2_reg_config_inst|WideOr15~9_combout\ & 
-- (\cmos2_reg_config_inst|WideOr15~6_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr15~6_combout\,
	datac => \cmos2_reg_config_inst|WideOr15~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~11_combout\);

-- Location: LCCOMB_X21_Y16_N18
\cmos2_reg_config_inst|WideOr15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~16_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(4)) # (!\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~16_combout\);

-- Location: LCCOMB_X21_Y18_N28
\cmos2_reg_config_inst|WideOr15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~12_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0) $ (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- ((\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~12_combout\);

-- Location: LCCOMB_X21_Y16_N8
\cmos2_reg_config_inst|WideOr15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~13_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~13_combout\);

-- Location: LCCOMB_X21_Y16_N6
\cmos2_reg_config_inst|WideOr15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~14_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & 
-- !\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(0) & 
-- \cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr15~14_combout\);

-- Location: LCCOMB_X21_Y16_N24
\cmos2_reg_config_inst|WideOr15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~15_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|WideOr15~13_combout\)) # (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|WideOr15~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|WideOr15~13_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~15_combout\);

-- Location: LCCOMB_X21_Y16_N16
\cmos2_reg_config_inst|WideOr15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~17_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr15~15_combout\ & (\cmos2_reg_config_inst|WideOr15~16_combout\)) # (!\cmos2_reg_config_inst|WideOr15~15_combout\ & 
-- ((!\cmos2_reg_config_inst|WideOr15~12_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr15~16_combout\,
	datac => \cmos2_reg_config_inst|WideOr15~12_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~15_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~17_combout\);

-- Location: LCCOMB_X21_Y16_N10
\cmos2_reg_config_inst|WideOr15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~18_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr15~11_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr15~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr15~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~18_combout\);

-- Location: LCCOMB_X21_Y16_N28
\cmos2_reg_config_inst|WideOr15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr15~21_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr15~18_combout\ & (\cmos2_reg_config_inst|WideOr15~20_combout\)) # (!\cmos2_reg_config_inst|WideOr15~18_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr15~5_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr15~20_combout\,
	datab => \cmos2_reg_config_inst|WideOr15~5_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr15~18_combout\,
	combout => \cmos2_reg_config_inst|WideOr15~21_combout\);

-- Location: FF_X21_Y16_N29
\cmos2_reg_config_inst|i2c_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr15~21_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(6));

-- Location: LCCOMB_X18_Y16_N22
\cmos2_reg_config_inst|u1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~7_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|Mux0~6_combout\)) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|Mux0~6_combout\ & 
-- ((\cmos2_reg_config_inst|i2c_data\(6)))) # (!\cmos2_reg_config_inst|u1|Mux0~6_combout\ & (\cmos2_reg_config_inst|i2c_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos2_reg_config_inst|u1|Mux0~6_combout\,
	datac => \cmos2_reg_config_inst|i2c_data\(7),
	datad => \cmos2_reg_config_inst|i2c_data\(6),
	combout => \cmos2_reg_config_inst|u1|Mux0~7_combout\);

-- Location: LCCOMB_X17_Y15_N14
\cmos2_reg_config_inst|WideOr11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~15_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)) # (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (((\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr11~15_combout\);

-- Location: LCCOMB_X17_Y15_N16
\cmos2_reg_config_inst|WideOr11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~12_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((!\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(7)) 
-- # ((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr11~12_combout\);

-- Location: LCCOMB_X17_Y15_N18
\cmos2_reg_config_inst|WideOr11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~13_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr11~13_combout\);

-- Location: LCCOMB_X17_Y15_N28
\cmos2_reg_config_inst|WideOr11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~14_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(6))) # (!\cmos2_reg_config_inst|WideOr11~12_combout\))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (((!\cmos2_reg_config_inst|reg_index\(6) & \cmos2_reg_config_inst|WideOr11~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr11~12_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr11~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~14_combout\);

-- Location: LCCOMB_X17_Y15_N8
\cmos2_reg_config_inst|WideOr11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~16_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr11~14_combout\ & ((!\cmos2_reg_config_inst|WideOr11~15_combout\))) # (!\cmos2_reg_config_inst|WideOr11~14_combout\ & 
-- (\cmos2_reg_config_inst|WideOr11~11_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr11~11_combout\,
	datab => \cmos2_reg_config_inst|WideOr11~15_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr11~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~16_combout\);

-- Location: LCCOMB_X16_Y15_N8
\cmos2_reg_config_inst|WideOr11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~6_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|reg_index\(6) & \cmos2_reg_config_inst|reg_index\(4))) # (!\cmos2_reg_config_inst|reg_index\(7)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|reg_index\(6) $ (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~6_combout\);

-- Location: LCCOMB_X16_Y15_N6
\cmos2_reg_config_inst|WideOr11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~7_combout\ = (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|reg_index\(7)) # (\cmos2_reg_config_inst|reg_index\(4))) # (!\cmos2_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr11~7_combout\);

-- Location: LCCOMB_X16_Y15_N20
\cmos2_reg_config_inst|WideOr11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~8_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (((\cmos2_reg_config_inst|WideOr11~7_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr11~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr11~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~8_combout\);

-- Location: LCCOMB_X16_Y15_N24
\cmos2_reg_config_inst|WideOr11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~10_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|WideOr11~9_combout\) # ((\cmos2_reg_config_inst|WideOr11~6_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|WideOr11~8_combout\) # ((!\cmos2_reg_config_inst|WideOr11~9_combout\ & !\cmos2_reg_config_inst|WideOr11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr11~9_combout\,
	datab => \cmos2_reg_config_inst|WideOr11~6_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|WideOr11~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~10_combout\);

-- Location: LCCOMB_X17_Y15_N22
\cmos2_reg_config_inst|WideOr11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~17_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(3)) # ((\cmos2_reg_config_inst|WideOr11~10_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|WideOr11~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr11~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr11~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~17_combout\);

-- Location: LCCOMB_X18_Y15_N28
\cmos2_reg_config_inst|WideOr11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~18_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|reg_index\(1) $ (!\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr11~18_combout\);

-- Location: LCCOMB_X18_Y15_N4
\cmos2_reg_config_inst|WideOr11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~22_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|reg_index\(4))) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr11~22_combout\);

-- Location: LCCOMB_X18_Y15_N22
\cmos2_reg_config_inst|WideOr11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~19_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(1) $ 
-- (!\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr11~19_combout\);

-- Location: LCCOMB_X18_Y15_N16
\cmos2_reg_config_inst|WideOr11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~20_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(6)) # ((!\cmos2_reg_config_inst|reg_index\(0) & !\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(4) & !\cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr11~20_combout\);

-- Location: LCCOMB_X18_Y15_N2
\cmos2_reg_config_inst|WideOr11~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~21_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((\cmos2_reg_config_inst|WideOr11~19_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr11~19_combout\,
	datad => \cmos2_reg_config_inst|WideOr11~20_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~21_combout\);

-- Location: LCCOMB_X18_Y15_N6
\cmos2_reg_config_inst|WideOr11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~23_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr11~21_combout\ & ((!\cmos2_reg_config_inst|WideOr11~22_combout\))) # (!\cmos2_reg_config_inst|WideOr11~21_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr11~18_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr11~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr11~18_combout\,
	datac => \cmos2_reg_config_inst|WideOr11~22_combout\,
	datad => \cmos2_reg_config_inst|WideOr11~21_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~23_combout\);

-- Location: LCCOMB_X17_Y15_N0
\cmos2_reg_config_inst|WideOr11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr11~24_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr11~17_combout\ & ((\cmos2_reg_config_inst|WideOr11~23_combout\))) # (!\cmos2_reg_config_inst|WideOr11~17_combout\ & 
-- (\cmos2_reg_config_inst|WideOr11~5_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr11~5_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr11~17_combout\,
	datad => \cmos2_reg_config_inst|WideOr11~23_combout\,
	combout => \cmos2_reg_config_inst|WideOr11~24_combout\);

-- Location: FF_X17_Y15_N1
\cmos2_reg_config_inst|i2c_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr11~24_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(10));

-- Location: LCCOMB_X17_Y16_N28
\cmos2_reg_config_inst|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|Decoder0~1_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|Decoder0~1_combout\);

-- Location: LCCOMB_X14_Y17_N16
\cmos2_reg_config_inst|WideOr6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~7_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr6~7_combout\);

-- Location: LCCOMB_X14_Y17_N30
\cmos2_reg_config_inst|WideOr6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~8_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr6~7_combout\ & \cmos2_reg_config_inst|reg_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr6~7_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr6~8_combout\);

-- Location: LCCOMB_X14_Y17_N20
\cmos2_reg_config_inst|WideOr6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~9_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr6~9_combout\);

-- Location: LCCOMB_X14_Y17_N10
\cmos2_reg_config_inst|WideOr6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~10_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(0) & 
-- (!\cmos2_reg_config_inst|reg_index\(1) & !\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr6~10_combout\);

-- Location: LCCOMB_X14_Y17_N12
\cmos2_reg_config_inst|WideOr6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~11_combout\ = (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr6~9_combout\) # ((!\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|WideOr6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr6~9_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr6~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr6~11_combout\);

-- Location: LCCOMB_X17_Y16_N16
\cmos2_reg_config_inst|WideOr6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr6~12_combout\ = (\cmos2_reg_config_inst|WideOr6~6_combout\) # ((\cmos2_reg_config_inst|Decoder0~1_combout\ & ((\cmos2_reg_config_inst|WideOr6~8_combout\) # (\cmos2_reg_config_inst|WideOr6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr6~6_combout\,
	datab => \cmos2_reg_config_inst|Decoder0~1_combout\,
	datac => \cmos2_reg_config_inst|WideOr6~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr6~11_combout\,
	combout => \cmos2_reg_config_inst|WideOr6~12_combout\);

-- Location: FF_X17_Y16_N17
\cmos2_reg_config_inst|i2c_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr6~12_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(16));

-- Location: LCCOMB_X13_Y16_N8
\cmos2_reg_config_inst|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~0_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(0) $ (\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr5~0_combout\);

-- Location: LCCOMB_X13_Y16_N18
\cmos2_reg_config_inst|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr18~0_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & !\cmos2_reg_config_inst|reg_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr18~0_combout\);

-- Location: LCCOMB_X13_Y16_N20
\cmos2_reg_config_inst|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~1_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr5~0_combout\))) # (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(7) $ 
-- (((\cmos2_reg_config_inst|WideOr18~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr5~0_combout\,
	datad => \cmos2_reg_config_inst|WideOr18~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~1_combout\);

-- Location: LCCOMB_X14_Y16_N14
\cmos2_reg_config_inst|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(5)) # (!\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr5~2_combout\);

-- Location: LCCOMB_X14_Y16_N18
\cmos2_reg_config_inst|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~3_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr5~2_combout\) # (\cmos2_reg_config_inst|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr5~2_combout\,
	datad => \cmos2_reg_config_inst|Decoder0~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~3_combout\);

-- Location: LCCOMB_X17_Y16_N26
\cmos2_reg_config_inst|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~4_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr5~3_combout\))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|WideOr5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr5~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr5~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~4_combout\);

-- Location: LCCOMB_X18_Y19_N16
\cmos2_reg_config_inst|WideOr5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~13_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(2)))))) 
-- # (!\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(5) & ((!\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr5~13_combout\);

-- Location: LCCOMB_X18_Y19_N22
\cmos2_reg_config_inst|WideOr5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~14_combout\ = ((\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr5~13_combout\)))) # 
-- (!\cmos2_reg_config_inst|reg_index\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr5~13_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~14_combout\);

-- Location: LCCOMB_X17_Y16_N0
\cmos2_reg_config_inst|WideOr5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~7_combout\ = (\cmos2_reg_config_inst|reg_index\(3)) # ((\cmos2_reg_config_inst|WideOr5~6_combout\ & ((\cmos2_reg_config_inst|reg_index\(6)) # (\cmos2_reg_config_inst|WideOr5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr5~6_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr5~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~7_combout\);

-- Location: LCCOMB_X17_Y16_N14
\cmos2_reg_config_inst|WideOr5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr5~10_combout\ = (\cmos2_reg_config_inst|WideOr5~7_combout\ & ((\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr5~4_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (\cmos2_reg_config_inst|WideOr5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr5~9_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr5~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr5~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr5~10_combout\);

-- Location: FF_X17_Y16_N15
\cmos2_reg_config_inst|i2c_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr5~10_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(17));

-- Location: LCCOMB_X18_Y16_N30
\cmos2_reg_config_inst|u1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~1_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(0) & (\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|i2c_data\(17))))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- (((\cmos2_reg_config_inst|i2c_data\(16))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|i2c_data\(16),
	datad => \cmos2_reg_config_inst|i2c_data\(17),
	combout => \cmos2_reg_config_inst|u1|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y19_N4
\cmos2_reg_config_inst|WideOr12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~5_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr12~5_combout\);

-- Location: LCCOMB_X17_Y19_N10
\cmos2_reg_config_inst|WideOr12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~4_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (((!\cmos2_reg_config_inst|reg_index\(4)) # (!\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(2) & 
-- (\cmos2_reg_config_inst|reg_index\(3) $ (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr12~4_combout\);

-- Location: LCCOMB_X17_Y19_N14
\cmos2_reg_config_inst|WideOr12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~6_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr12~4_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- ((\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr12~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr12~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~6_combout\);

-- Location: LCCOMB_X17_Y19_N16
\cmos2_reg_config_inst|WideOr12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~7_combout\ = \cmos2_reg_config_inst|reg_index\(0) $ (((\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr12~7_combout\);

-- Location: LCCOMB_X17_Y19_N2
\cmos2_reg_config_inst|WideOr12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~8_combout\ = (\cmos2_reg_config_inst|WideOr12~6_combout\) # ((\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|reg_index\(6) & \cmos2_reg_config_inst|WideOr12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr12~6_combout\,
	datad => \cmos2_reg_config_inst|WideOr12~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~8_combout\);

-- Location: LCCOMB_X17_Y19_N20
\cmos2_reg_config_inst|WideOr12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~15_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((!\cmos2_reg_config_inst|reg_index\(3) & \cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(0)))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(3) $ (!\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr12~15_combout\);

-- Location: LCCOMB_X17_Y19_N28
\cmos2_reg_config_inst|WideOr12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~13_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|reg_index\(0)) # (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(4) $ 
-- ((\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr12~13_combout\);

-- Location: LCCOMB_X17_Y19_N18
\cmos2_reg_config_inst|WideOr12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~12_combout\ = (\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|reg_index\(3)) # ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr12~12_combout\);

-- Location: LCCOMB_X17_Y19_N6
\cmos2_reg_config_inst|WideOr12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~14_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr12~12_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (!\cmos2_reg_config_inst|WideOr12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr12~13_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr12~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~14_combout\);

-- Location: LCCOMB_X17_Y19_N30
\cmos2_reg_config_inst|WideOr12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~22_combout\ = (\cmos2_reg_config_inst|WideOr12~14_combout\) # ((\cmos2_reg_config_inst|reg_index\(7) & (!\cmos2_reg_config_inst|WideOr12~15_combout\ & \cmos2_reg_config_inst|reg_index\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr12~15_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr12~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~22_combout\);

-- Location: LCCOMB_X17_Y19_N0
\cmos2_reg_config_inst|WideOr12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~9_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(3)) # (!\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(4),
	combout => \cmos2_reg_config_inst|WideOr12~9_combout\);

-- Location: LCCOMB_X17_Y19_N22
\cmos2_reg_config_inst|WideOr12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~10_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(3) $ (!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(4) & 
-- (((\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr12~10_combout\);

-- Location: LCCOMB_X17_Y19_N24
\cmos2_reg_config_inst|WideOr12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~11_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((!\cmos2_reg_config_inst|WideOr14~0_combout\)) # (!\cmos2_reg_config_inst|reg_index\(4)))) # (!\cmos2_reg_config_inst|reg_index\(7) & 
-- (((\cmos2_reg_config_inst|WideOr12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr12~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr14~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~11_combout\);

-- Location: LCCOMB_X17_Y19_N12
\cmos2_reg_config_inst|WideOr12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~21_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr12~9_combout\))) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- (((\cmos2_reg_config_inst|WideOr12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr12~9_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr12~11_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~21_combout\);

-- Location: LCCOMB_X17_Y19_N26
\cmos2_reg_config_inst|WideOr12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~16_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(5)) # ((\cmos2_reg_config_inst|WideOr12~21_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr12~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr12~22_combout\,
	datad => \cmos2_reg_config_inst|WideOr12~21_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~16_combout\);

-- Location: LCCOMB_X16_Y19_N28
\cmos2_reg_config_inst|WideOr12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~18_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|reg_index\(4) & !\cmos2_reg_config_inst|reg_index\(6)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr12~18_combout\);

-- Location: LCCOMB_X16_Y19_N0
\cmos2_reg_config_inst|WideOr12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~24_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|reg_index\(0))))) # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr12~23_combout\ & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr12~23_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr12~24_combout\);

-- Location: LCCOMB_X16_Y19_N14
\cmos2_reg_config_inst|WideOr12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~19_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr12~24_combout\ & ((\cmos2_reg_config_inst|WideOr12~18_combout\))) # (!\cmos2_reg_config_inst|WideOr12~24_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr12~17_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr12~17_combout\,
	datab => \cmos2_reg_config_inst|WideOr12~18_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr12~24_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~19_combout\);

-- Location: LCCOMB_X17_Y19_N8
\cmos2_reg_config_inst|WideOr12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr12~20_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr12~16_combout\ & ((\cmos2_reg_config_inst|WideOr12~19_combout\))) # (!\cmos2_reg_config_inst|WideOr12~16_combout\ & 
-- (\cmos2_reg_config_inst|WideOr12~8_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|WideOr12~8_combout\,
	datac => \cmos2_reg_config_inst|WideOr12~16_combout\,
	datad => \cmos2_reg_config_inst|WideOr12~19_combout\,
	combout => \cmos2_reg_config_inst|WideOr12~20_combout\);

-- Location: FF_X17_Y19_N9
\cmos2_reg_config_inst|i2c_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr12~20_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(9));

-- Location: LCCOMB_X18_Y16_N24
\cmos2_reg_config_inst|u1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~2_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & (((\cmos2_reg_config_inst|u1|Mux0~1_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|Mux0~1_combout\ & 
-- ((\cmos2_reg_config_inst|i2c_data\(9)))) # (!\cmos2_reg_config_inst|u1|Mux0~1_combout\ & (\cmos2_reg_config_inst|i2c_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos2_reg_config_inst|i2c_data\(10),
	datac => \cmos2_reg_config_inst|u1|Mux0~1_combout\,
	datad => \cmos2_reg_config_inst|i2c_data\(9),
	combout => \cmos2_reg_config_inst|u1|Mux0~2_combout\);

-- Location: LCCOMB_X13_Y15_N20
\cmos2_reg_config_inst|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~0_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(1) & ((\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0)))) # 
-- (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr9~0_combout\);

-- Location: LCCOMB_X13_Y15_N2
\cmos2_reg_config_inst|WideOr9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~1_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)) # (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|reg_index\(2)) # ((\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr9~1_combout\);

-- Location: LCCOMB_X13_Y15_N24
\cmos2_reg_config_inst|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~2_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((\cmos2_reg_config_inst|WideOr9~0_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(6) & 
-- ((!\cmos2_reg_config_inst|WideOr9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr9~0_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|WideOr9~1_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~2_combout\);

-- Location: LCCOMB_X14_Y15_N4
\cmos2_reg_config_inst|WideOr9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~3_combout\ = (\cmos2_reg_config_inst|WideOr9~2_combout\) # ((\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(3)) # (!\cmos2_reg_config_inst|WideOr18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr18~0_combout\,
	datad => \cmos2_reg_config_inst|WideOr9~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~3_combout\);

-- Location: LCCOMB_X14_Y17_N28
\cmos2_reg_config_inst|WideOr9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~13_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(0) & ((!\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr9~13_combout\);

-- Location: LCCOMB_X14_Y17_N24
\cmos2_reg_config_inst|WideOr9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~11_combout\ = (\cmos2_reg_config_inst|reg_index\(3)) # (\cmos2_reg_config_inst|reg_index\(1) $ (((!\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr9~11_combout\);

-- Location: LCCOMB_X18_Y17_N12
\cmos2_reg_config_inst|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr0~2_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(2) & \cmos2_reg_config_inst|reg_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr0~2_combout\);

-- Location: LCCOMB_X14_Y17_N6
\cmos2_reg_config_inst|WideOr9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~12_combout\ = (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|WideOr9~11_combout\)) # (!\cmos2_reg_config_inst|reg_index\(6) & 
-- ((!\cmos2_reg_config_inst|WideOr0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr9~11_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr0~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~12_combout\);

-- Location: LCCOMB_X14_Y17_N22
\cmos2_reg_config_inst|WideOr9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~14_combout\ = (\cmos2_reg_config_inst|WideOr9~12_combout\) # ((\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|WideOr9~13_combout\ & \cmos2_reg_config_inst|reg_index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|WideOr9~13_combout\,
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr9~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~14_combout\);

-- Location: LCCOMB_X14_Y15_N22
\cmos2_reg_config_inst|WideOr9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~7_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(1) & ((!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(5) $ 
-- (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr9~7_combout\);

-- Location: LCCOMB_X13_Y15_N30
\cmos2_reg_config_inst|WideOr9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~8_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(5) $ ((!\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|reg_index\(2) $ (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(2),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr9~8_combout\);

-- Location: LCCOMB_X14_Y15_N8
\cmos2_reg_config_inst|WideOr9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~9_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr9~8_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (((\cmos2_reg_config_inst|WideOr9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr9~7_combout\,
	datad => \cmos2_reg_config_inst|WideOr9~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~9_combout\);

-- Location: LCCOMB_X14_Y17_N26
\cmos2_reg_config_inst|WideOr9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~4_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(3))))) # (!\cmos2_reg_config_inst|reg_index\(1) & 
-- (((\cmos2_reg_config_inst|reg_index\(3) & !\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr9~4_combout\);

-- Location: LCCOMB_X14_Y17_N0
\cmos2_reg_config_inst|WideOr9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~5_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (((\cmos2_reg_config_inst|WideOr9~4_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(0) & 
-- ((\cmos2_reg_config_inst|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|WideOr9~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr0~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~5_combout\);

-- Location: LCCOMB_X14_Y17_N14
\cmos2_reg_config_inst|WideOr9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~6_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr9~5_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr0~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr9~5_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~6_combout\);

-- Location: LCCOMB_X14_Y15_N2
\cmos2_reg_config_inst|WideOr9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~10_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(7))) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr9~6_combout\))) 
-- # (!\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|WideOr9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr9~9_combout\,
	datad => \cmos2_reg_config_inst|WideOr9~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~10_combout\);

-- Location: LCCOMB_X14_Y15_N0
\cmos2_reg_config_inst|WideOr9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr9~15_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr9~10_combout\ & ((\cmos2_reg_config_inst|WideOr9~14_combout\))) # (!\cmos2_reg_config_inst|WideOr9~10_combout\ & 
-- (\cmos2_reg_config_inst|WideOr9~3_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr9~3_combout\,
	datac => \cmos2_reg_config_inst|WideOr9~14_combout\,
	datad => \cmos2_reg_config_inst|WideOr9~10_combout\,
	combout => \cmos2_reg_config_inst|WideOr9~15_combout\);

-- Location: FF_X14_Y15_N1
\cmos2_reg_config_inst|i2c_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr9~15_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(12));

-- Location: LCCOMB_X13_Y15_N14
\cmos2_reg_config_inst|WideOr10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~1_combout\ = (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(1) & 
-- !\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr10~1_combout\);

-- Location: LCCOMB_X13_Y15_N0
\cmos2_reg_config_inst|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~0_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(2) & (!\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|reg_index\(6)) # (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr10~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\cmos2_reg_config_inst|WideOr10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~2_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr10~0_combout\))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (\cmos2_reg_config_inst|WideOr10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr10~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~0_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~2_combout\);

-- Location: LCCOMB_X13_Y15_N16
\cmos2_reg_config_inst|WideOr10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~4_combout\ = (\cmos2_reg_config_inst|WideOr10~2_combout\) # ((\cmos2_reg_config_inst|WideOr10~3_combout\ & (\cmos2_reg_config_inst|reg_index\(5) & \cmos2_reg_config_inst|reg_index\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr10~3_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|WideOr10~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~4_combout\);

-- Location: LCCOMB_X16_Y15_N18
\cmos2_reg_config_inst|WideOr10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~5_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(2)))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((!\cmos2_reg_config_inst|reg_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr10~5_combout\);

-- Location: LCCOMB_X16_Y15_N26
\cmos2_reg_config_inst|WideOr10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~9_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5)))) # (!\cmos2_reg_config_inst|reg_index\(0) & (\cmos2_reg_config_inst|reg_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|reg_index\(5),
	combout => \cmos2_reg_config_inst|WideOr10~9_combout\);

-- Location: LCCOMB_X16_Y15_N30
\cmos2_reg_config_inst|WideOr10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~7_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2) & ((!\cmos2_reg_config_inst|reg_index\(6)))) # 
-- (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # (\cmos2_reg_config_inst|reg_index\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(6),
	combout => \cmos2_reg_config_inst|WideOr10~7_combout\);

-- Location: LCCOMB_X16_Y15_N28
\cmos2_reg_config_inst|WideOr10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~6_combout\ = (\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr10~6_combout\);

-- Location: LCCOMB_X16_Y15_N12
\cmos2_reg_config_inst|WideOr10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~8_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|WideOr10~6_combout\))) # (!\cmos2_reg_config_inst|reg_index\(1) & (!\cmos2_reg_config_inst|WideOr10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|reg_index\(1),
	datac => \cmos2_reg_config_inst|WideOr10~7_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~8_combout\);

-- Location: LCCOMB_X16_Y15_N0
\cmos2_reg_config_inst|WideOr10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~10_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr10~8_combout\ & ((!\cmos2_reg_config_inst|WideOr10~9_combout\))) # (!\cmos2_reg_config_inst|WideOr10~8_combout\ & 
-- (!\cmos2_reg_config_inst|WideOr10~5_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(7) & (((\cmos2_reg_config_inst|WideOr10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(7),
	datab => \cmos2_reg_config_inst|WideOr10~5_combout\,
	datac => \cmos2_reg_config_inst|WideOr10~9_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~10_combout\);

-- Location: LCCOMB_X16_Y15_N2
\cmos2_reg_config_inst|WideOr10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~11_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(7)) # ((!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(5) & (!\cmos2_reg_config_inst|reg_index\(1) & 
-- ((\cmos2_reg_config_inst|reg_index\(7)) # (\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~11_combout\);

-- Location: LCCOMB_X14_Y15_N14
\cmos2_reg_config_inst|WideOr10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~13_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(0) & (!\cmos2_reg_config_inst|reg_index\(5) & !\cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(0) & 
-- (\cmos2_reg_config_inst|reg_index\(5) $ (\cmos2_reg_config_inst|reg_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~13_combout\);

-- Location: LCCOMB_X14_Y15_N24
\cmos2_reg_config_inst|WideOr10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~12_combout\ = (\cmos2_reg_config_inst|reg_index\(0) & ((\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|reg_index\(1))) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- (!\cmos2_reg_config_inst|reg_index\(7) & !\cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(5),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(7),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr10~12_combout\);

-- Location: LCCOMB_X14_Y15_N16
\cmos2_reg_config_inst|WideOr10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~14_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(2))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(2) & 
-- ((\cmos2_reg_config_inst|WideOr10~12_combout\))) # (!\cmos2_reg_config_inst|reg_index\(2) & (\cmos2_reg_config_inst|WideOr10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|WideOr10~13_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~12_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~14_combout\);

-- Location: LCCOMB_X14_Y15_N28
\cmos2_reg_config_inst|WideOr10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~16_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr10~14_combout\ & (\cmos2_reg_config_inst|WideOr10~15_combout\)) # (!\cmos2_reg_config_inst|WideOr10~14_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr10~11_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr10~15_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr10~11_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~14_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~16_combout\);

-- Location: LCCOMB_X14_Y15_N18
\cmos2_reg_config_inst|WideOr10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~17_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(4)) # ((\cmos2_reg_config_inst|WideOr10~10_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr10~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~16_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~17_combout\);

-- Location: LCCOMB_X14_Y15_N10
\cmos2_reg_config_inst|WideOr10~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr10~23_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr10~17_combout\ & (\cmos2_reg_config_inst|WideOr10~22_combout\)) # (!\cmos2_reg_config_inst|WideOr10~17_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr10~4_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr10~22_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|WideOr10~4_combout\,
	datad => \cmos2_reg_config_inst|WideOr10~17_combout\,
	combout => \cmos2_reg_config_inst|WideOr10~23_combout\);

-- Location: FF_X14_Y15_N11
\cmos2_reg_config_inst|i2c_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr10~23_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(11));

-- Location: LCCOMB_X16_Y16_N8
\cmos2_reg_config_inst|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~0_combout\ = (\cmos2_reg_config_inst|reg_index\(1) & (((!\cmos2_reg_config_inst|reg_index\(5))))) # (!\cmos2_reg_config_inst|reg_index\(1) & (\cmos2_reg_config_inst|reg_index\(3) & ((!\cmos2_reg_config_inst|reg_index\(0)) # 
-- (!\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr3~0_combout\);

-- Location: LCCOMB_X16_Y16_N14
\cmos2_reg_config_inst|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~1_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(2))))) # (!\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(2)) # 
-- (!\cmos2_reg_config_inst|reg_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(3),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr3~1_combout\);

-- Location: LCCOMB_X16_Y16_N20
\cmos2_reg_config_inst|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~2_combout\ = (\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|reg_index\(3)) # ((!\cmos2_reg_config_inst|reg_index\(1)) # (!\cmos2_reg_config_inst|reg_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|reg_index\(0),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr3~2_combout\);

-- Location: LCCOMB_X16_Y16_N26
\cmos2_reg_config_inst|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~3_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr3~1_combout\ & ((!\cmos2_reg_config_inst|WideOr3~2_combout\))) # (!\cmos2_reg_config_inst|WideOr3~1_combout\ & 
-- (\cmos2_reg_config_inst|WideOr3~0_combout\)))) # (!\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|WideOr3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|WideOr3~0_combout\,
	datac => \cmos2_reg_config_inst|WideOr3~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr3~2_combout\,
	combout => \cmos2_reg_config_inst|WideOr3~3_combout\);

-- Location: LCCOMB_X16_Y16_N16
\cmos2_reg_config_inst|WideOr3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~6_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((!\cmos2_reg_config_inst|reg_index\(1)) # 
-- (!\cmos2_reg_config_inst|reg_index\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(1),
	combout => \cmos2_reg_config_inst|WideOr3~6_combout\);

-- Location: LCCOMB_X16_Y16_N28
\cmos2_reg_config_inst|WideOr3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~8_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr3~4_combout\)) # (!\cmos2_reg_config_inst|reg_index\(5) & 
-- ((\cmos2_reg_config_inst|WideOr3~6_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(2) & (((\cmos2_reg_config_inst|reg_index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr3~4_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(5),
	datad => \cmos2_reg_config_inst|WideOr3~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr3~8_combout\);

-- Location: LCCOMB_X16_Y16_N10
\cmos2_reg_config_inst|WideOr3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~9_combout\ = (\cmos2_reg_config_inst|reg_index\(6)) # ((\cmos2_reg_config_inst|WideOr3~8_combout\ & ((\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|WideOr3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr3~5_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(6),
	datad => \cmos2_reg_config_inst|WideOr3~8_combout\,
	combout => \cmos2_reg_config_inst|WideOr3~9_combout\);

-- Location: LCCOMB_X17_Y16_N4
\cmos2_reg_config_inst|WideOr3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr3~7_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr3~3_combout\) # ((!\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|WideOr3~9_combout\)))) # 
-- (!\cmos2_reg_config_inst|reg_index\(6) & (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|WideOr3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr3~3_combout\,
	datad => \cmos2_reg_config_inst|WideOr3~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr3~7_combout\);

-- Location: FF_X17_Y16_N5
\cmos2_reg_config_inst|i2c_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr3~7_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(19));

-- Location: LCCOMB_X22_Y17_N14
\cmos2_reg_config_inst|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~0_combout\ = (\cmos2_reg_config_inst|reg_index\(0)) # ((\cmos2_reg_config_inst|reg_index\(2)) # (\cmos2_reg_config_inst|reg_index\(4) $ (\cmos2_reg_config_inst|reg_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr4~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\cmos2_reg_config_inst|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~1_combout\ = (!\cmos2_reg_config_inst|reg_index\(3) & (!\cmos2_reg_config_inst|WideOr4~0_combout\ & \cmos2_reg_config_inst|reg_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datac => \cmos2_reg_config_inst|WideOr4~0_combout\,
	datad => \cmos2_reg_config_inst|reg_index\(7),
	combout => \cmos2_reg_config_inst|WideOr4~1_combout\);

-- Location: LCCOMB_X22_Y17_N22
\cmos2_reg_config_inst|WideOr4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~8_combout\ = (\cmos2_reg_config_inst|reg_index\(4) & (((\cmos2_reg_config_inst|reg_index\(1) & \cmos2_reg_config_inst|reg_index\(0))) # (!\cmos2_reg_config_inst|reg_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(2),
	datab => \cmos2_reg_config_inst|reg_index\(4),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(0),
	combout => \cmos2_reg_config_inst|WideOr4~8_combout\);

-- Location: LCCOMB_X22_Y17_N12
\cmos2_reg_config_inst|WideOr4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~7_combout\ = (\cmos2_reg_config_inst|reg_index\(2) & (((!\cmos2_reg_config_inst|reg_index\(4))) # (!\cmos2_reg_config_inst|reg_index\(1)))) # (!\cmos2_reg_config_inst|reg_index\(2) & ((\cmos2_reg_config_inst|reg_index\(0)) # 
-- (\cmos2_reg_config_inst|reg_index\(1) $ (\cmos2_reg_config_inst|reg_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(1),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr4~7_combout\);

-- Location: LCCOMB_X22_Y17_N24
\cmos2_reg_config_inst|WideOr4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~9_combout\ = (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|WideOr4~7_combout\))) # (!\cmos2_reg_config_inst|reg_index\(3) & 
-- (\cmos2_reg_config_inst|WideOr4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr4~8_combout\,
	datad => \cmos2_reg_config_inst|WideOr4~7_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~9_combout\);

-- Location: LCCOMB_X22_Y17_N26
\cmos2_reg_config_inst|WideOr4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~10_combout\ = (\cmos2_reg_config_inst|WideOr4~9_combout\) # ((\cmos2_reg_config_inst|reg_index\(4) & (\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(4),
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr0~2_combout\,
	datad => \cmos2_reg_config_inst|WideOr4~9_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~10_combout\);

-- Location: LCCOMB_X22_Y17_N8
\cmos2_reg_config_inst|WideOr4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~5_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(2)) # ((\cmos2_reg_config_inst|reg_index\(0) & \cmos2_reg_config_inst|reg_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(0),
	datab => \cmos2_reg_config_inst|reg_index\(2),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(3),
	combout => \cmos2_reg_config_inst|WideOr4~5_combout\);

-- Location: LCCOMB_X22_Y17_N28
\cmos2_reg_config_inst|WideOr4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~3_combout\ = (\cmos2_reg_config_inst|reg_index\(3) & (((!\cmos2_reg_config_inst|reg_index\(2)) # (!\cmos2_reg_config_inst|reg_index\(1))))) # (!\cmos2_reg_config_inst|reg_index\(3) & ((\cmos2_reg_config_inst|reg_index\(0)) # 
-- ((\cmos2_reg_config_inst|reg_index\(1)) # (\cmos2_reg_config_inst|reg_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(3),
	datab => \cmos2_reg_config_inst|reg_index\(0),
	datac => \cmos2_reg_config_inst|reg_index\(1),
	datad => \cmos2_reg_config_inst|reg_index\(2),
	combout => \cmos2_reg_config_inst|WideOr4~3_combout\);

-- Location: LCCOMB_X22_Y17_N2
\cmos2_reg_config_inst|WideOr4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~4_combout\ = (\cmos2_reg_config_inst|reg_index\(7) & (((!\cmos2_reg_config_inst|reg_index\(4))))) # (!\cmos2_reg_config_inst|reg_index\(7) & ((\cmos2_reg_config_inst|reg_index\(4) & 
-- (\cmos2_reg_config_inst|WideOr4~2_combout\)) # (!\cmos2_reg_config_inst|reg_index\(4) & ((\cmos2_reg_config_inst|WideOr4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr4~2_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|reg_index\(4),
	datad => \cmos2_reg_config_inst|WideOr4~3_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\cmos2_reg_config_inst|WideOr4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~6_combout\ = (\cmos2_reg_config_inst|WideOr4~4_combout\) # ((\cmos2_reg_config_inst|reg_index\(7) & \cmos2_reg_config_inst|WideOr4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|reg_index\(7),
	datac => \cmos2_reg_config_inst|WideOr4~5_combout\,
	datad => \cmos2_reg_config_inst|WideOr4~4_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~6_combout\);

-- Location: LCCOMB_X22_Y17_N20
\cmos2_reg_config_inst|WideOr4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~11_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & (\cmos2_reg_config_inst|reg_index\(5))) # (!\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|reg_index\(5) & ((\cmos2_reg_config_inst|WideOr4~6_combout\))) 
-- # (!\cmos2_reg_config_inst|reg_index\(5) & (\cmos2_reg_config_inst|WideOr4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|reg_index\(6),
	datab => \cmos2_reg_config_inst|reg_index\(5),
	datac => \cmos2_reg_config_inst|WideOr4~10_combout\,
	datad => \cmos2_reg_config_inst|WideOr4~6_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~11_combout\);

-- Location: LCCOMB_X22_Y17_N16
\cmos2_reg_config_inst|WideOr4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|WideOr4~15_combout\ = (\cmos2_reg_config_inst|reg_index\(6) & ((\cmos2_reg_config_inst|WideOr4~11_combout\ & (\cmos2_reg_config_inst|WideOr4~14_combout\)) # (!\cmos2_reg_config_inst|WideOr4~11_combout\ & 
-- ((\cmos2_reg_config_inst|WideOr4~1_combout\))))) # (!\cmos2_reg_config_inst|reg_index\(6) & (((\cmos2_reg_config_inst|WideOr4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|WideOr4~14_combout\,
	datab => \cmos2_reg_config_inst|reg_index\(6),
	datac => \cmos2_reg_config_inst|WideOr4~1_combout\,
	datad => \cmos2_reg_config_inst|WideOr4~11_combout\,
	combout => \cmos2_reg_config_inst|WideOr4~15_combout\);

-- Location: FF_X22_Y17_N17
\cmos2_reg_config_inst|i2c_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|WideOr4~15_combout\,
	sclr => \cmos2_reg_config_inst|reg_index\(8),
	ena => \cmos2_reg_config_inst|i2c_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|i2c_data\(18));

-- Location: LCCOMB_X18_Y16_N2
\cmos2_reg_config_inst|u1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~3_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(0) & (\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|i2c_data\(19)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(0) & 
-- (((\cmos2_reg_config_inst|i2c_data\(18))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(0),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos2_reg_config_inst|i2c_data\(19),
	datad => \cmos2_reg_config_inst|i2c_data\(18),
	combout => \cmos2_reg_config_inst|u1|Mux0~3_combout\);

-- Location: LCCOMB_X18_Y16_N0
\cmos2_reg_config_inst|u1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~4_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(3) & (((\cmos2_reg_config_inst|u1|Mux0~3_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(3) & ((\cmos2_reg_config_inst|u1|Mux0~3_combout\ & 
-- ((\cmos2_reg_config_inst|i2c_data\(11)))) # (!\cmos2_reg_config_inst|u1|Mux0~3_combout\ & (\cmos2_reg_config_inst|i2c_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(3),
	datab => \cmos2_reg_config_inst|i2c_data\(12),
	datac => \cmos2_reg_config_inst|i2c_data\(11),
	datad => \cmos2_reg_config_inst|u1|Mux0~3_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~4_combout\);

-- Location: LCCOMB_X18_Y16_N18
\cmos2_reg_config_inst|u1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~5_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|cyc_count\(1) & ((\cmos2_reg_config_inst|u1|Mux0~4_combout\))) # (!\cmos2_reg_config_inst|u1|cyc_count\(1) & 
-- (\cmos2_reg_config_inst|u1|Mux0~2_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & (((!\cmos2_reg_config_inst|u1|cyc_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|Mux0~2_combout\,
	datac => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datad => \cmos2_reg_config_inst|u1|Mux0~4_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~5_combout\);

-- Location: LCCOMB_X18_Y16_N20
\cmos2_reg_config_inst|u1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~8_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(2) & (((\cmos2_reg_config_inst|u1|Mux0~5_combout\)))) # (!\cmos2_reg_config_inst|u1|cyc_count\(2) & ((\cmos2_reg_config_inst|u1|Mux0~5_combout\ & 
-- ((\cmos2_reg_config_inst|u1|Mux0~7_combout\))) # (!\cmos2_reg_config_inst|u1|Mux0~5_combout\ & (\cmos2_reg_config_inst|u1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos2_reg_config_inst|u1|Mux0~0_combout\,
	datac => \cmos2_reg_config_inst|u1|Mux0~7_combout\,
	datad => \cmos2_reg_config_inst|u1|Mux0~5_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~8_combout\);

-- Location: LCCOMB_X19_Y16_N0
\cmos2_reg_config_inst|u1|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|Mux0~21_combout\ = (\cmos2_reg_config_inst|u1|Mux0~20_combout\ & (!\cmos2_reg_config_inst|u1|cyc_count\(4) & (\cmos2_reg_config_inst|u1|reg_sdat~q\))) # (!\cmos2_reg_config_inst|u1|Mux0~20_combout\ & 
-- ((\cmos2_reg_config_inst|u1|cyc_count\(4)) # ((!\cmos2_reg_config_inst|u1|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|Mux0~20_combout\,
	datab => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos2_reg_config_inst|u1|reg_sdat~q\,
	datad => \cmos2_reg_config_inst|u1|Mux0~8_combout\,
	combout => \cmos2_reg_config_inst|u1|Mux0~21_combout\);

-- Location: FF_X19_Y16_N1
\cmos2_reg_config_inst|u1|reg_sdat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|Mux0~21_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|reg_sdat~q\);

-- Location: LCCOMB_X29_Y13_N2
\u6|rWR1_ADDR[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[8]~15_combout\ = \u6|rWR1_ADDR\(8) $ (VCC)
-- \u6|rWR1_ADDR[8]~16\ = CARRY(\u6|rWR1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(8),
	datad => VCC,
	combout => \u6|rWR1_ADDR[8]~15_combout\,
	cout => \u6|rWR1_ADDR[8]~16\);

-- Location: LCCOMB_X29_Y13_N4
\u6|rWR1_ADDR[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[9]~22_combout\ = (\u6|rWR1_ADDR\(9) & (!\u6|rWR1_ADDR[8]~16\)) # (!\u6|rWR1_ADDR\(9) & ((\u6|rWR1_ADDR[8]~16\) # (GND)))
-- \u6|rWR1_ADDR[9]~23\ = CARRY((!\u6|rWR1_ADDR[8]~16\) # (!\u6|rWR1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(9),
	datad => VCC,
	cin => \u6|rWR1_ADDR[8]~16\,
	combout => \u6|rWR1_ADDR[9]~22_combout\,
	cout => \u6|rWR1_ADDR[9]~23\);

-- Location: LCCOMB_X33_Y15_N12
\u6|rWR1_ADDR[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~21_combout\ = (\u6|WR_MASK\(0) & ((\u6|mWR_DONE~q\) # ((\COMS1_VSYNC_REG2~q\ & !\COMS1_VSYNC_REG1~q\)))) # (!\u6|WR_MASK\(0) & (((\COMS1_VSYNC_REG2~q\ & !\COMS1_VSYNC_REG1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WR_MASK\(0),
	datab => \u6|mWR_DONE~q\,
	datac => \COMS1_VSYNC_REG2~q\,
	datad => \COMS1_VSYNC_REG1~q\,
	combout => \u6|rWR1_ADDR[15]~21_combout\);

-- Location: FF_X29_Y13_N5
\u6|rWR1_ADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[9]~22_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(9));

-- Location: LCCOMB_X29_Y13_N6
\u6|rWR1_ADDR[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[10]~24_combout\ = (\u6|rWR1_ADDR\(10) & (\u6|rWR1_ADDR[9]~23\ $ (GND))) # (!\u6|rWR1_ADDR\(10) & (!\u6|rWR1_ADDR[9]~23\ & VCC))
-- \u6|rWR1_ADDR[10]~25\ = CARRY((\u6|rWR1_ADDR\(10) & !\u6|rWR1_ADDR[9]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(10),
	datad => VCC,
	cin => \u6|rWR1_ADDR[9]~23\,
	combout => \u6|rWR1_ADDR[10]~24_combout\,
	cout => \u6|rWR1_ADDR[10]~25\);

-- Location: LCCOMB_X29_Y13_N8
\u6|rWR1_ADDR[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[11]~26_combout\ = (\u6|rWR1_ADDR\(11) & (!\u6|rWR1_ADDR[10]~25\)) # (!\u6|rWR1_ADDR\(11) & ((\u6|rWR1_ADDR[10]~25\) # (GND)))
-- \u6|rWR1_ADDR[11]~27\ = CARRY((!\u6|rWR1_ADDR[10]~25\) # (!\u6|rWR1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(11),
	datad => VCC,
	cin => \u6|rWR1_ADDR[10]~25\,
	combout => \u6|rWR1_ADDR[11]~26_combout\,
	cout => \u6|rWR1_ADDR[11]~27\);

-- Location: FF_X29_Y13_N9
\u6|rWR1_ADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[11]~26_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(11));

-- Location: LCCOMB_X29_Y13_N10
\u6|rWR1_ADDR[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[12]~28_combout\ = (\u6|rWR1_ADDR\(12) & (\u6|rWR1_ADDR[11]~27\ $ (GND))) # (!\u6|rWR1_ADDR\(12) & (!\u6|rWR1_ADDR[11]~27\ & VCC))
-- \u6|rWR1_ADDR[12]~29\ = CARRY((\u6|rWR1_ADDR\(12) & !\u6|rWR1_ADDR[11]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(12),
	datad => VCC,
	cin => \u6|rWR1_ADDR[11]~27\,
	combout => \u6|rWR1_ADDR[12]~28_combout\,
	cout => \u6|rWR1_ADDR[12]~29\);

-- Location: LCCOMB_X29_Y13_N12
\u6|rWR1_ADDR[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[13]~30_combout\ = (\u6|rWR1_ADDR\(13) & (!\u6|rWR1_ADDR[12]~29\)) # (!\u6|rWR1_ADDR\(13) & ((\u6|rWR1_ADDR[12]~29\) # (GND)))
-- \u6|rWR1_ADDR[13]~31\ = CARRY((!\u6|rWR1_ADDR[12]~29\) # (!\u6|rWR1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(13),
	datad => VCC,
	cin => \u6|rWR1_ADDR[12]~29\,
	combout => \u6|rWR1_ADDR[13]~30_combout\,
	cout => \u6|rWR1_ADDR[13]~31\);

-- Location: LCCOMB_X29_Y13_N14
\u6|rWR1_ADDR[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[14]~32_combout\ = (\u6|rWR1_ADDR\(14) & (\u6|rWR1_ADDR[13]~31\ $ (GND))) # (!\u6|rWR1_ADDR\(14) & (!\u6|rWR1_ADDR[13]~31\ & VCC))
-- \u6|rWR1_ADDR[14]~33\ = CARRY((\u6|rWR1_ADDR\(14) & !\u6|rWR1_ADDR[13]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(14),
	datad => VCC,
	cin => \u6|rWR1_ADDR[13]~31\,
	combout => \u6|rWR1_ADDR[14]~32_combout\,
	cout => \u6|rWR1_ADDR[14]~33\);

-- Location: FF_X29_Y13_N15
\u6|rWR1_ADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[14]~32_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(14));

-- Location: LCCOMB_X29_Y13_N16
\u6|rWR1_ADDR[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~34_combout\ = (\u6|rWR1_ADDR\(15) & (!\u6|rWR1_ADDR[14]~33\)) # (!\u6|rWR1_ADDR\(15) & ((\u6|rWR1_ADDR[14]~33\) # (GND)))
-- \u6|rWR1_ADDR[15]~35\ = CARRY((!\u6|rWR1_ADDR[14]~33\) # (!\u6|rWR1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(15),
	datad => VCC,
	cin => \u6|rWR1_ADDR[14]~33\,
	combout => \u6|rWR1_ADDR[15]~34_combout\,
	cout => \u6|rWR1_ADDR[15]~35\);

-- Location: FF_X29_Y13_N17
\u6|rWR1_ADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[15]~34_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(15));

-- Location: FF_X29_Y13_N13
\u6|rWR1_ADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[13]~30_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(13));

-- Location: LCCOMB_X29_Y13_N0
\u6|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan1~1_combout\ = (((!\u6|rWR1_ADDR\(13)) # (!\u6|rWR1_ADDR\(14))) # (!\u6|rWR1_ADDR\(15))) # (!\u6|rWR1_ADDR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(12),
	datab => \u6|rWR1_ADDR\(15),
	datac => \u6|rWR1_ADDR\(14),
	datad => \u6|rWR1_ADDR\(13),
	combout => \u6|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y13_N18
\u6|rWR1_ADDR[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[16]~36_combout\ = (\u6|rWR1_ADDR\(16) & (\u6|rWR1_ADDR[15]~35\ $ (GND))) # (!\u6|rWR1_ADDR\(16) & (!\u6|rWR1_ADDR[15]~35\ & VCC))
-- \u6|rWR1_ADDR[16]~37\ = CARRY((\u6|rWR1_ADDR\(16) & !\u6|rWR1_ADDR[15]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(16),
	datad => VCC,
	cin => \u6|rWR1_ADDR[15]~35\,
	combout => \u6|rWR1_ADDR[16]~36_combout\,
	cout => \u6|rWR1_ADDR[16]~37\);

-- Location: FF_X29_Y13_N19
\u6|rWR1_ADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[16]~36_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(16));

-- Location: LCCOMB_X29_Y13_N20
\u6|rWR1_ADDR[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[17]~38_combout\ = (\u6|rWR1_ADDR\(17) & (!\u6|rWR1_ADDR[16]~37\)) # (!\u6|rWR1_ADDR\(17) & ((\u6|rWR1_ADDR[16]~37\) # (GND)))
-- \u6|rWR1_ADDR[17]~39\ = CARRY((!\u6|rWR1_ADDR[16]~37\) # (!\u6|rWR1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(17),
	datad => VCC,
	cin => \u6|rWR1_ADDR[16]~37\,
	combout => \u6|rWR1_ADDR[17]~38_combout\,
	cout => \u6|rWR1_ADDR[17]~39\);

-- Location: FF_X29_Y13_N21
\u6|rWR1_ADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[17]~38_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(17));

-- Location: FF_X29_Y13_N7
\u6|rWR1_ADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[10]~24_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(10));

-- Location: LCCOMB_X31_Y13_N8
\u6|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan1~0_combout\ = (((!\u6|rWR1_ADDR\(10)) # (!\u6|rWR1_ADDR\(8))) # (!\u6|rWR1_ADDR\(9))) # (!\u6|rWR1_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(11),
	datab => \u6|rWR1_ADDR\(9),
	datac => \u6|rWR1_ADDR\(8),
	datad => \u6|rWR1_ADDR\(10),
	combout => \u6|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\u6|rWR1_ADDR[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~19_combout\ = (!\u6|rWR1_ADDR\(16) & (!\u6|rWR1_ADDR\(17) & ((\u6|LessThan1~1_combout\) # (\u6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(16),
	datab => \u6|LessThan1~1_combout\,
	datac => \u6|rWR1_ADDR\(17),
	datad => \u6|LessThan1~0_combout\,
	combout => \u6|rWR1_ADDR[15]~19_combout\);

-- Location: LCCOMB_X29_Y13_N22
\u6|rWR1_ADDR[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[18]~40_combout\ = (\u6|rWR1_ADDR\(18) & (\u6|rWR1_ADDR[17]~39\ $ (GND))) # (!\u6|rWR1_ADDR\(18) & (!\u6|rWR1_ADDR[17]~39\ & VCC))
-- \u6|rWR1_ADDR[18]~41\ = CARRY((\u6|rWR1_ADDR\(18) & !\u6|rWR1_ADDR[17]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(18),
	datad => VCC,
	cin => \u6|rWR1_ADDR[17]~39\,
	combout => \u6|rWR1_ADDR[18]~40_combout\,
	cout => \u6|rWR1_ADDR[18]~41\);

-- Location: LCCOMB_X29_Y13_N24
\u6|rWR1_ADDR[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[19]~42_combout\ = (\u6|rWR1_ADDR\(19) & (!\u6|rWR1_ADDR[18]~41\)) # (!\u6|rWR1_ADDR\(19) & ((\u6|rWR1_ADDR[18]~41\) # (GND)))
-- \u6|rWR1_ADDR[19]~43\ = CARRY((!\u6|rWR1_ADDR[18]~41\) # (!\u6|rWR1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(19),
	datad => VCC,
	cin => \u6|rWR1_ADDR[18]~41\,
	combout => \u6|rWR1_ADDR[19]~42_combout\,
	cout => \u6|rWR1_ADDR[19]~43\);

-- Location: FF_X29_Y13_N25
\u6|rWR1_ADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[19]~42_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(19));

-- Location: LCCOMB_X29_Y13_N26
\u6|rWR1_ADDR[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[20]~44_combout\ = (\u6|rWR1_ADDR\(20) & (\u6|rWR1_ADDR[19]~43\ $ (GND))) # (!\u6|rWR1_ADDR\(20) & (!\u6|rWR1_ADDR[19]~43\ & VCC))
-- \u6|rWR1_ADDR[20]~45\ = CARRY((\u6|rWR1_ADDR\(20) & !\u6|rWR1_ADDR[19]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(20),
	datad => VCC,
	cin => \u6|rWR1_ADDR[19]~43\,
	combout => \u6|rWR1_ADDR[20]~44_combout\,
	cout => \u6|rWR1_ADDR[20]~45\);

-- Location: LCCOMB_X29_Y13_N28
\u6|rWR1_ADDR[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[21]~46_combout\ = (\u6|rWR1_ADDR\(21) & (!\u6|rWR1_ADDR[20]~45\)) # (!\u6|rWR1_ADDR\(21) & ((\u6|rWR1_ADDR[20]~45\) # (GND)))
-- \u6|rWR1_ADDR[21]~47\ = CARRY((!\u6|rWR1_ADDR[20]~45\) # (!\u6|rWR1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR1_ADDR\(21),
	datad => VCC,
	cin => \u6|rWR1_ADDR[20]~45\,
	combout => \u6|rWR1_ADDR[21]~46_combout\,
	cout => \u6|rWR1_ADDR[21]~47\);

-- Location: FF_X29_Y13_N29
\u6|rWR1_ADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[21]~46_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(21));

-- Location: LCCOMB_X29_Y13_N30
\u6|rWR1_ADDR[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[22]~48_combout\ = \u6|rWR1_ADDR\(22) $ (!\u6|rWR1_ADDR[21]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(22),
	cin => \u6|rWR1_ADDR[21]~47\,
	combout => \u6|rWR1_ADDR[22]~48_combout\);

-- Location: FF_X29_Y13_N31
\u6|rWR1_ADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[22]~48_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(22));

-- Location: LCCOMB_X33_Y15_N22
\u6|rWR1_ADDR[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~17_combout\ = (!\u6|rWR1_ADDR\(19) & (!\u6|rWR1_ADDR\(22) & ((\COMS1_VSYNC_REG1~q\) # (!\COMS1_VSYNC_REG2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMS1_VSYNC_REG1~q\,
	datab => \u6|rWR1_ADDR\(19),
	datac => \COMS1_VSYNC_REG2~q\,
	datad => \u6|rWR1_ADDR\(22),
	combout => \u6|rWR1_ADDR[15]~17_combout\);

-- Location: FF_X29_Y13_N23
\u6|rWR1_ADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[18]~40_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(18));

-- Location: LCCOMB_X26_Y13_N20
\u6|rWR1_ADDR[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR1_ADDR[15]~20_combout\ = (((!\u6|rWR1_ADDR[15]~19_combout\ & \u6|rWR1_ADDR\(18))) # (!\u6|rWR1_ADDR[15]~17_combout\)) # (!\u6|rWR1_ADDR[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR[15]~18_combout\,
	datab => \u6|rWR1_ADDR[15]~19_combout\,
	datac => \u6|rWR1_ADDR[15]~17_combout\,
	datad => \u6|rWR1_ADDR\(18),
	combout => \u6|rWR1_ADDR[15]~20_combout\);

-- Location: FF_X29_Y13_N3
\u6|rWR1_ADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[8]~15_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(8));

-- Location: LCCOMB_X25_Y15_N2
\u6|rRD1_ADDR[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[8]~15_combout\ = \u6|rRD1_ADDR\(8) $ (VCC)
-- \u6|rRD1_ADDR[8]~16\ = CARRY(\u6|rRD1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(8),
	datad => VCC,
	combout => \u6|rRD1_ADDR[8]~15_combout\,
	cout => \u6|rRD1_ADDR[8]~16\);

-- Location: LCCOMB_X25_Y15_N4
\u6|rRD1_ADDR[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[9]~21_combout\ = (\u6|rRD1_ADDR\(9) & (!\u6|rRD1_ADDR[8]~16\)) # (!\u6|rRD1_ADDR\(9) & ((\u6|rRD1_ADDR[8]~16\) # (GND)))
-- \u6|rRD1_ADDR[9]~22\ = CARRY((!\u6|rRD1_ADDR[8]~16\) # (!\u6|rRD1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(9),
	datad => VCC,
	cin => \u6|rRD1_ADDR[8]~16\,
	combout => \u6|rRD1_ADDR[9]~21_combout\,
	cout => \u6|rRD1_ADDR[9]~22\);

-- Location: LCCOMB_X32_Y15_N10
\u6|rRD1_ADDR[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[20]~20_combout\ = (\VGA_VSYNC_REG1~q\ & (((\u6|mRD_DONE~q\ & \u6|RD_MASK\(0))))) # (!\VGA_VSYNC_REG1~q\ & ((\VGA_VSYNC_REG2~q\) # ((\u6|mRD_DONE~q\ & \u6|RD_MASK\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_VSYNC_REG1~q\,
	datab => \VGA_VSYNC_REG2~q\,
	datac => \u6|mRD_DONE~q\,
	datad => \u6|RD_MASK\(0),
	combout => \u6|rRD1_ADDR[20]~20_combout\);

-- Location: FF_X25_Y15_N5
\u6|rRD1_ADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[9]~21_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(9));

-- Location: LCCOMB_X25_Y15_N8
\u6|rRD1_ADDR[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[11]~25_combout\ = (\u6|rRD1_ADDR\(11) & (!\u6|rRD1_ADDR[10]~24\)) # (!\u6|rRD1_ADDR\(11) & ((\u6|rRD1_ADDR[10]~24\) # (GND)))
-- \u6|rRD1_ADDR[11]~26\ = CARRY((!\u6|rRD1_ADDR[10]~24\) # (!\u6|rRD1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(11),
	datad => VCC,
	cin => \u6|rRD1_ADDR[10]~24\,
	combout => \u6|rRD1_ADDR[11]~25_combout\,
	cout => \u6|rRD1_ADDR[11]~26\);

-- Location: FF_X25_Y15_N9
\u6|rRD1_ADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[11]~25_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(11));

-- Location: LCCOMB_X25_Y15_N12
\u6|rRD1_ADDR[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[13]~29_combout\ = (\u6|rRD1_ADDR\(13) & (!\u6|rRD1_ADDR[12]~28\)) # (!\u6|rRD1_ADDR\(13) & ((\u6|rRD1_ADDR[12]~28\) # (GND)))
-- \u6|rRD1_ADDR[13]~30\ = CARRY((!\u6|rRD1_ADDR[12]~28\) # (!\u6|rRD1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(13),
	datad => VCC,
	cin => \u6|rRD1_ADDR[12]~28\,
	combout => \u6|rRD1_ADDR[13]~29_combout\,
	cout => \u6|rRD1_ADDR[13]~30\);

-- Location: LCCOMB_X25_Y15_N14
\u6|rRD1_ADDR[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[14]~31_combout\ = (\u6|rRD1_ADDR\(14) & (\u6|rRD1_ADDR[13]~30\ $ (GND))) # (!\u6|rRD1_ADDR\(14) & (!\u6|rRD1_ADDR[13]~30\ & VCC))
-- \u6|rRD1_ADDR[14]~32\ = CARRY((\u6|rRD1_ADDR\(14) & !\u6|rRD1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(14),
	datad => VCC,
	cin => \u6|rRD1_ADDR[13]~30\,
	combout => \u6|rRD1_ADDR[14]~31_combout\,
	cout => \u6|rRD1_ADDR[14]~32\);

-- Location: FF_X25_Y15_N15
\u6|rRD1_ADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[14]~31_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(14));

-- Location: LCCOMB_X25_Y15_N16
\u6|rRD1_ADDR[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[15]~33_combout\ = (\u6|rRD1_ADDR\(15) & (!\u6|rRD1_ADDR[14]~32\)) # (!\u6|rRD1_ADDR\(15) & ((\u6|rRD1_ADDR[14]~32\) # (GND)))
-- \u6|rRD1_ADDR[15]~34\ = CARRY((!\u6|rRD1_ADDR[14]~32\) # (!\u6|rRD1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(15),
	datad => VCC,
	cin => \u6|rRD1_ADDR[14]~32\,
	combout => \u6|rRD1_ADDR[15]~33_combout\,
	cout => \u6|rRD1_ADDR[15]~34\);

-- Location: FF_X25_Y15_N17
\u6|rRD1_ADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[15]~33_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(15));

-- Location: LCCOMB_X25_Y15_N18
\u6|rRD1_ADDR[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[16]~35_combout\ = (\u6|rRD1_ADDR\(16) & (\u6|rRD1_ADDR[15]~34\ $ (GND))) # (!\u6|rRD1_ADDR\(16) & (!\u6|rRD1_ADDR[15]~34\ & VCC))
-- \u6|rRD1_ADDR[16]~36\ = CARRY((\u6|rRD1_ADDR\(16) & !\u6|rRD1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(16),
	datad => VCC,
	cin => \u6|rRD1_ADDR[15]~34\,
	combout => \u6|rRD1_ADDR[16]~35_combout\,
	cout => \u6|rRD1_ADDR[16]~36\);

-- Location: FF_X25_Y15_N19
\u6|rRD1_ADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[16]~35_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(16));

-- Location: LCCOMB_X25_Y15_N20
\u6|rRD1_ADDR[17]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[17]~37_combout\ = (\u6|rRD1_ADDR\(17) & (!\u6|rRD1_ADDR[16]~36\)) # (!\u6|rRD1_ADDR\(17) & ((\u6|rRD1_ADDR[16]~36\) # (GND)))
-- \u6|rRD1_ADDR[17]~38\ = CARRY((!\u6|rRD1_ADDR[16]~36\) # (!\u6|rRD1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(17),
	datad => VCC,
	cin => \u6|rRD1_ADDR[16]~36\,
	combout => \u6|rRD1_ADDR[17]~37_combout\,
	cout => \u6|rRD1_ADDR[17]~38\);

-- Location: FF_X25_Y15_N21
\u6|rRD1_ADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[17]~37_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(17));

-- Location: LCCOMB_X25_Y15_N22
\u6|rRD1_ADDR[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[18]~39_combout\ = (\u6|rRD1_ADDR\(18) & (\u6|rRD1_ADDR[17]~38\ $ (GND))) # (!\u6|rRD1_ADDR\(18) & (!\u6|rRD1_ADDR[17]~38\ & VCC))
-- \u6|rRD1_ADDR[18]~40\ = CARRY((\u6|rRD1_ADDR\(18) & !\u6|rRD1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(18),
	datad => VCC,
	cin => \u6|rRD1_ADDR[17]~38\,
	combout => \u6|rRD1_ADDR[18]~39_combout\,
	cout => \u6|rRD1_ADDR[18]~40\);

-- Location: LCCOMB_X25_Y15_N24
\u6|rRD1_ADDR[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[19]~41_combout\ = (\u6|rRD1_ADDR\(19) & (!\u6|rRD1_ADDR[18]~40\)) # (!\u6|rRD1_ADDR\(19) & ((\u6|rRD1_ADDR[18]~40\) # (GND)))
-- \u6|rRD1_ADDR[19]~42\ = CARRY((!\u6|rRD1_ADDR[18]~40\) # (!\u6|rRD1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(19),
	datad => VCC,
	cin => \u6|rRD1_ADDR[18]~40\,
	combout => \u6|rRD1_ADDR[19]~41_combout\,
	cout => \u6|rRD1_ADDR[19]~42\);

-- Location: FF_X25_Y15_N25
\u6|rRD1_ADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[19]~41_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(19));

-- Location: LCCOMB_X25_Y15_N26
\u6|rRD1_ADDR[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[20]~43_combout\ = (\u6|rRD1_ADDR\(20) & (\u6|rRD1_ADDR[19]~42\ $ (GND))) # (!\u6|rRD1_ADDR\(20) & (!\u6|rRD1_ADDR[19]~42\ & VCC))
-- \u6|rRD1_ADDR[20]~44\ = CARRY((\u6|rRD1_ADDR\(20) & !\u6|rRD1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(20),
	datad => VCC,
	cin => \u6|rRD1_ADDR[19]~42\,
	combout => \u6|rRD1_ADDR[20]~43_combout\,
	cout => \u6|rRD1_ADDR[20]~44\);

-- Location: LCCOMB_X25_Y15_N28
\u6|rRD1_ADDR[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[21]~45_combout\ = (\u6|rRD1_ADDR\(21) & (!\u6|rRD1_ADDR[20]~44\)) # (!\u6|rRD1_ADDR\(21) & ((\u6|rRD1_ADDR[20]~44\) # (GND)))
-- \u6|rRD1_ADDR[21]~46\ = CARRY((!\u6|rRD1_ADDR[20]~44\) # (!\u6|rRD1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD1_ADDR\(21),
	datad => VCC,
	cin => \u6|rRD1_ADDR[20]~44\,
	combout => \u6|rRD1_ADDR[21]~45_combout\,
	cout => \u6|rRD1_ADDR[21]~46\);

-- Location: FF_X25_Y15_N29
\u6|rRD1_ADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[21]~45_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(21));

-- Location: FF_X25_Y15_N27
\u6|rRD1_ADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[20]~43_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(20));

-- Location: LCCOMB_X25_Y15_N30
\u6|rRD1_ADDR[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[22]~47_combout\ = \u6|rRD1_ADDR\(22) $ (!\u6|rRD1_ADDR[21]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(22),
	cin => \u6|rRD1_ADDR[21]~46\,
	combout => \u6|rRD1_ADDR[22]~47_combout\);

-- Location: FF_X25_Y15_N31
\u6|rRD1_ADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[22]~47_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(22));

-- Location: LCCOMB_X33_Y15_N26
\u6|rRD1_ADDR[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[20]~18_combout\ = (!\u6|rRD1_ADDR\(19) & (!\u6|rRD1_ADDR\(22) & ((\VGA_VSYNC_REG1~q\) # (!\VGA_VSYNC_REG2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(19),
	datab => \VGA_VSYNC_REG2~q\,
	datac => \VGA_VSYNC_REG1~q\,
	datad => \u6|rRD1_ADDR\(22),
	combout => \u6|rRD1_ADDR[20]~18_combout\);

-- Location: LCCOMB_X25_Y15_N0
\u6|rRD1_ADDR[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD1_ADDR[20]~19_combout\ = ((\u6|rRD1_ADDR\(21)) # ((\u6|rRD1_ADDR\(20)) # (!\u6|rRD1_ADDR[20]~18_combout\))) # (!\u6|rRD1_ADDR[20]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR[20]~17_combout\,
	datab => \u6|rRD1_ADDR\(21),
	datac => \u6|rRD1_ADDR\(20),
	datad => \u6|rRD1_ADDR[20]~18_combout\,
	combout => \u6|rRD1_ADDR[20]~19_combout\);

-- Location: FF_X25_Y15_N3
\u6|rRD1_ADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[8]~15_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(8));

-- Location: LCCOMB_X28_Y15_N30
\u6|mADDR[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR[16]~0_combout\ = (\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\) # ((\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|mADDR[16]~0_combout\);

-- Location: LCCOMB_X28_Y11_N16
\u6|mRD~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~5_combout\ = (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u6|mRD~5_combout\);

-- Location: LCCOMB_X25_Y14_N0
\u6|rRD2_ADDR[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[8]~15_combout\ = \u6|rRD2_ADDR\(8) $ (VCC)
-- \u6|rRD2_ADDR[8]~16\ = CARRY(\u6|rRD2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(8),
	datad => VCC,
	combout => \u6|rRD2_ADDR[8]~15_combout\,
	cout => \u6|rRD2_ADDR[8]~16\);

-- Location: LCCOMB_X26_Y15_N30
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X25_Y14_N2
\u6|rRD2_ADDR[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[9]~21_combout\ = (\u6|rRD2_ADDR\(9) & (!\u6|rRD2_ADDR[8]~16\)) # (!\u6|rRD2_ADDR\(9) & ((\u6|rRD2_ADDR[8]~16\) # (GND)))
-- \u6|rRD2_ADDR[9]~22\ = CARRY((!\u6|rRD2_ADDR[8]~16\) # (!\u6|rRD2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(9),
	datad => VCC,
	cin => \u6|rRD2_ADDR[8]~16\,
	combout => \u6|rRD2_ADDR[9]~21_combout\,
	cout => \u6|rRD2_ADDR[9]~22\);

-- Location: LCCOMB_X1_Y11_N6
\u6|rRD2_ADDR[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[9]~20_combout\ = ((\u6|mRD_DONE~q\ & \u6|RD_MASK\(1))) # (!\u2|oRST_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|mRD_DONE~q\,
	datac => \u6|RD_MASK\(1),
	datad => \u2|oRST_0~q\,
	combout => \u6|rRD2_ADDR[9]~20_combout\);

-- Location: FF_X25_Y14_N3
\u6|rRD2_ADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[9]~21_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(9));

-- Location: LCCOMB_X25_Y14_N4
\u6|rRD2_ADDR[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[10]~23_combout\ = (\u6|rRD2_ADDR\(10) & (\u6|rRD2_ADDR[9]~22\ $ (GND))) # (!\u6|rRD2_ADDR\(10) & (!\u6|rRD2_ADDR[9]~22\ & VCC))
-- \u6|rRD2_ADDR[10]~24\ = CARRY((\u6|rRD2_ADDR\(10) & !\u6|rRD2_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(10),
	datad => VCC,
	cin => \u6|rRD2_ADDR[9]~22\,
	combout => \u6|rRD2_ADDR[10]~23_combout\,
	cout => \u6|rRD2_ADDR[10]~24\);

-- Location: FF_X25_Y14_N5
\u6|rRD2_ADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[10]~23_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(10));

-- Location: LCCOMB_X25_Y14_N6
\u6|rRD2_ADDR[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[11]~25_combout\ = (\u6|rRD2_ADDR\(11) & (!\u6|rRD2_ADDR[10]~24\)) # (!\u6|rRD2_ADDR\(11) & ((\u6|rRD2_ADDR[10]~24\) # (GND)))
-- \u6|rRD2_ADDR[11]~26\ = CARRY((!\u6|rRD2_ADDR[10]~24\) # (!\u6|rRD2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(11),
	datad => VCC,
	cin => \u6|rRD2_ADDR[10]~24\,
	combout => \u6|rRD2_ADDR[11]~25_combout\,
	cout => \u6|rRD2_ADDR[11]~26\);

-- Location: LCCOMB_X25_Y14_N8
\u6|rRD2_ADDR[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[12]~27_combout\ = (\u6|rRD2_ADDR\(12) & (\u6|rRD2_ADDR[11]~26\ $ (GND))) # (!\u6|rRD2_ADDR\(12) & (!\u6|rRD2_ADDR[11]~26\ & VCC))
-- \u6|rRD2_ADDR[12]~28\ = CARRY((\u6|rRD2_ADDR\(12) & !\u6|rRD2_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(12),
	datad => VCC,
	cin => \u6|rRD2_ADDR[11]~26\,
	combout => \u6|rRD2_ADDR[12]~27_combout\,
	cout => \u6|rRD2_ADDR[12]~28\);

-- Location: FF_X25_Y14_N9
\u6|rRD2_ADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[12]~27_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(12));

-- Location: LCCOMB_X25_Y14_N12
\u6|rRD2_ADDR[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[14]~31_combout\ = (\u6|rRD2_ADDR\(14) & (\u6|rRD2_ADDR[13]~30\ $ (GND))) # (!\u6|rRD2_ADDR\(14) & (!\u6|rRD2_ADDR[13]~30\ & VCC))
-- \u6|rRD2_ADDR[14]~32\ = CARRY((\u6|rRD2_ADDR\(14) & !\u6|rRD2_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(14),
	datad => VCC,
	cin => \u6|rRD2_ADDR[13]~30\,
	combout => \u6|rRD2_ADDR[14]~31_combout\,
	cout => \u6|rRD2_ADDR[14]~32\);

-- Location: LCCOMB_X25_Y14_N14
\u6|rRD2_ADDR[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[15]~33_combout\ = (\u6|rRD2_ADDR\(15) & (!\u6|rRD2_ADDR[14]~32\)) # (!\u6|rRD2_ADDR\(15) & ((\u6|rRD2_ADDR[14]~32\) # (GND)))
-- \u6|rRD2_ADDR[15]~34\ = CARRY((!\u6|rRD2_ADDR[14]~32\) # (!\u6|rRD2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(15),
	datad => VCC,
	cin => \u6|rRD2_ADDR[14]~32\,
	combout => \u6|rRD2_ADDR[15]~33_combout\,
	cout => \u6|rRD2_ADDR[15]~34\);

-- Location: FF_X25_Y14_N15
\u6|rRD2_ADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[15]~33_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(15));

-- Location: LCCOMB_X25_Y14_N16
\u6|rRD2_ADDR[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[16]~35_combout\ = (\u6|rRD2_ADDR\(16) & (\u6|rRD2_ADDR[15]~34\ $ (GND))) # (!\u6|rRD2_ADDR\(16) & (!\u6|rRD2_ADDR[15]~34\ & VCC))
-- \u6|rRD2_ADDR[16]~36\ = CARRY((\u6|rRD2_ADDR\(16) & !\u6|rRD2_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(16),
	datad => VCC,
	cin => \u6|rRD2_ADDR[15]~34\,
	combout => \u6|rRD2_ADDR[16]~35_combout\,
	cout => \u6|rRD2_ADDR[16]~36\);

-- Location: FF_X25_Y14_N17
\u6|rRD2_ADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[16]~35_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(16));

-- Location: LCCOMB_X25_Y14_N18
\u6|rRD2_ADDR[17]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[17]~37_combout\ = (\u6|rRD2_ADDR\(17) & (!\u6|rRD2_ADDR[16]~36\)) # (!\u6|rRD2_ADDR\(17) & ((\u6|rRD2_ADDR[16]~36\) # (GND)))
-- \u6|rRD2_ADDR[17]~38\ = CARRY((!\u6|rRD2_ADDR[16]~36\) # (!\u6|rRD2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(17),
	datad => VCC,
	cin => \u6|rRD2_ADDR[16]~36\,
	combout => \u6|rRD2_ADDR[17]~37_combout\,
	cout => \u6|rRD2_ADDR[17]~38\);

-- Location: FF_X25_Y14_N19
\u6|rRD2_ADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[17]~37_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(17));

-- Location: LCCOMB_X25_Y14_N20
\u6|rRD2_ADDR[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[18]~39_combout\ = (\u6|rRD2_ADDR\(18) & (\u6|rRD2_ADDR[17]~38\ $ (GND))) # (!\u6|rRD2_ADDR\(18) & (!\u6|rRD2_ADDR[17]~38\ & VCC))
-- \u6|rRD2_ADDR[18]~40\ = CARRY((\u6|rRD2_ADDR\(18) & !\u6|rRD2_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(18),
	datad => VCC,
	cin => \u6|rRD2_ADDR[17]~38\,
	combout => \u6|rRD2_ADDR[18]~39_combout\,
	cout => \u6|rRD2_ADDR[18]~40\);

-- Location: FF_X25_Y14_N21
\u6|rRD2_ADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[18]~39_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(18));

-- Location: LCCOMB_X25_Y14_N22
\u6|rRD2_ADDR[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[19]~41_combout\ = (\u6|rRD2_ADDR\(19) & (!\u6|rRD2_ADDR[18]~40\)) # (!\u6|rRD2_ADDR\(19) & ((\u6|rRD2_ADDR[18]~40\) # (GND)))
-- \u6|rRD2_ADDR[19]~42\ = CARRY((!\u6|rRD2_ADDR[18]~40\) # (!\u6|rRD2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(19),
	datad => VCC,
	cin => \u6|rRD2_ADDR[18]~40\,
	combout => \u6|rRD2_ADDR[19]~41_combout\,
	cout => \u6|rRD2_ADDR[19]~42\);

-- Location: LCCOMB_X25_Y14_N24
\u6|rRD2_ADDR[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[20]~43_combout\ = (\u6|rRD2_ADDR\(20) & (\u6|rRD2_ADDR[19]~42\ $ (GND))) # (!\u6|rRD2_ADDR\(20) & (!\u6|rRD2_ADDR[19]~42\ & VCC))
-- \u6|rRD2_ADDR[20]~44\ = CARRY((\u6|rRD2_ADDR\(20) & !\u6|rRD2_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(20),
	datad => VCC,
	cin => \u6|rRD2_ADDR[19]~42\,
	combout => \u6|rRD2_ADDR[20]~43_combout\,
	cout => \u6|rRD2_ADDR[20]~44\);

-- Location: FF_X25_Y14_N25
\u6|rRD2_ADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[20]~43_combout\,
	asdata => VCC,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(20));

-- Location: LCCOMB_X25_Y14_N26
\u6|rRD2_ADDR[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[21]~45_combout\ = (\u6|rRD2_ADDR\(21) & (!\u6|rRD2_ADDR[20]~44\)) # (!\u6|rRD2_ADDR\(21) & ((\u6|rRD2_ADDR[20]~44\) # (GND)))
-- \u6|rRD2_ADDR[21]~46\ = CARRY((!\u6|rRD2_ADDR[20]~44\) # (!\u6|rRD2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(21),
	datad => VCC,
	cin => \u6|rRD2_ADDR[20]~44\,
	combout => \u6|rRD2_ADDR[21]~45_combout\,
	cout => \u6|rRD2_ADDR[21]~46\);

-- Location: FF_X25_Y14_N27
\u6|rRD2_ADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[21]~45_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(21));

-- Location: LCCOMB_X25_Y14_N28
\u6|rRD2_ADDR[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[22]~47_combout\ = \u6|rRD2_ADDR\(22) $ (!\u6|rRD2_ADDR[21]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(22),
	cin => \u6|rRD2_ADDR[21]~46\,
	combout => \u6|rRD2_ADDR[22]~47_combout\);

-- Location: FF_X25_Y14_N29
\u6|rRD2_ADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[22]~47_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(22));

-- Location: LCCOMB_X25_Y13_N0
\u6|rRD2_ADDR[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[9]~17_combout\ = (!\u6|rRD2_ADDR\(21) & (\u2|oRST_0~q\ & !\u6|rRD2_ADDR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(21),
	datac => \u2|oRST_0~q\,
	datad => \u6|rRD2_ADDR\(22),
	combout => \u6|rRD2_ADDR[9]~17_combout\);

-- Location: FF_X25_Y14_N23
\u6|rRD2_ADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[19]~41_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(19));

-- Location: LCCOMB_X25_Y13_N18
\u6|rRD2_ADDR[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[9]~18_combout\ = (!\u6|rRD2_ADDR\(19) & (!\u6|rRD2_ADDR\(17) & !\u6|rRD2_ADDR\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rRD2_ADDR\(19),
	datac => \u6|rRD2_ADDR\(17),
	datad => \u6|rRD2_ADDR\(18),
	combout => \u6|rRD2_ADDR[9]~18_combout\);

-- Location: LCCOMB_X25_Y14_N30
\u6|rRD2_ADDR[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rRD2_ADDR[9]~19_combout\ = ((\u6|rRD2_ADDR\(20) & ((!\u6|rRD2_ADDR[9]~18_combout\) # (!\u6|LessThan4~2_combout\)))) # (!\u6|rRD2_ADDR[9]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|LessThan4~2_combout\,
	datab => \u6|rRD2_ADDR[9]~17_combout\,
	datac => \u6|rRD2_ADDR[9]~18_combout\,
	datad => \u6|rRD2_ADDR\(20),
	combout => \u6|rRD2_ADDR[9]~19_combout\);

-- Location: FF_X25_Y14_N1
\u6|rRD2_ADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[8]~15_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(8));

-- Location: LCCOMB_X28_Y15_N20
\u6|mADDR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~1_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(8)))) # (!\u6|mRD~5_combout\ & (\u6|rWR2_ADDR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(8),
	datab => \u6|mADDR[16]~0_combout\,
	datac => \u6|mRD~5_combout\,
	datad => \u6|rRD2_ADDR\(8),
	combout => \u6|mADDR~1_combout\);

-- Location: LCCOMB_X28_Y15_N22
\u6|mADDR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~2_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~1_combout\ & ((\u6|rRD1_ADDR\(8)))) # (!\u6|mADDR~1_combout\ & (\u6|rWR1_ADDR\(8))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mADDR[16]~0_combout\,
	datab => \u6|rWR1_ADDR\(8),
	datac => \u6|rRD1_ADDR\(8),
	datad => \u6|mADDR~1_combout\,
	combout => \u6|mADDR~2_combout\);

-- Location: LCCOMB_X29_Y15_N22
\u6|mRD~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mRD~6_combout\ = (\u6|Equal5~3_combout\ & (!\u6|RD_MASK\(1) & !\u6|mRD~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal5~3_combout\,
	datac => \u6|RD_MASK\(1),
	datad => \u6|mRD~2_combout\,
	combout => \u6|mRD~6_combout\);

-- Location: FF_X28_Y15_N23
\u6|mADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~2_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(8));

-- Location: LCCOMB_X26_Y3_N8
\u6|control1|SADDR[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[8]~feeder_combout\ = \u6|mADDR\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(8),
	combout => \u6|control1|SADDR[8]~feeder_combout\);

-- Location: FF_X26_Y3_N9
\u6|control1|SADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(8));

-- Location: LCCOMB_X26_Y3_N2
\u6|command1|SA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~0_combout\ = (\u6|command1|do_load_mode~q\) # ((\u6|control1|SADDR\(8) & ((\u6|command1|do_writea~q\) # (\u6|command1|do_reada~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_writea~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|control1|SADDR\(8),
	datad => \u6|command1|do_reada~q\,
	combout => \u6|command1|SA~0_combout\);

-- Location: FF_X26_Y3_N3
\u6|command1|SA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(0));

-- Location: LCCOMB_X26_Y3_N4
\u6|SA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~0_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(0),
	combout => \u6|SA~0_combout\);

-- Location: FF_X26_Y3_N5
\u6|SA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(0));

-- Location: LCCOMB_X28_Y16_N0
\u6|rWR2_ADDR[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[8]~15_combout\ = \u6|rWR2_ADDR\(8) $ (VCC)
-- \u6|rWR2_ADDR[8]~16\ = CARRY(\u6|rWR2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(8),
	datad => VCC,
	combout => \u6|rWR2_ADDR[8]~15_combout\,
	cout => \u6|rWR2_ADDR[8]~16\);

-- Location: LCCOMB_X28_Y16_N2
\u6|rWR2_ADDR[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[9]~22_combout\ = (\u6|rWR2_ADDR\(9) & (!\u6|rWR2_ADDR[8]~16\)) # (!\u6|rWR2_ADDR\(9) & ((\u6|rWR2_ADDR[8]~16\) # (GND)))
-- \u6|rWR2_ADDR[9]~23\ = CARRY((!\u6|rWR2_ADDR[8]~16\) # (!\u6|rWR2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(9),
	datad => VCC,
	cin => \u6|rWR2_ADDR[8]~16\,
	combout => \u6|rWR2_ADDR[9]~22_combout\,
	cout => \u6|rWR2_ADDR[9]~23\);

-- Location: LCCOMB_X28_Y16_N4
\u6|rWR2_ADDR[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[10]~24_combout\ = (\u6|rWR2_ADDR\(10) & (\u6|rWR2_ADDR[9]~23\ $ (GND))) # (!\u6|rWR2_ADDR\(10) & (!\u6|rWR2_ADDR[9]~23\ & VCC))
-- \u6|rWR2_ADDR[10]~25\ = CARRY((\u6|rWR2_ADDR\(10) & !\u6|rWR2_ADDR[9]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(10),
	datad => VCC,
	cin => \u6|rWR2_ADDR[9]~23\,
	combout => \u6|rWR2_ADDR[10]~24_combout\,
	cout => \u6|rWR2_ADDR[10]~25\);

-- Location: LCCOMB_X30_Y19_N18
\u6|rWR2_ADDR[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~21_combout\ = (\u6|mWR_DONE~q\ & ((\u6|WR_MASK\(1)) # ((\COMS2_VSYNC_REG2~q\ & !\COMS2_VSYNC_REG1~q\)))) # (!\u6|mWR_DONE~q\ & (\COMS2_VSYNC_REG2~q\ & ((!\COMS2_VSYNC_REG1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mWR_DONE~q\,
	datab => \COMS2_VSYNC_REG2~q\,
	datac => \u6|WR_MASK\(1),
	datad => \COMS2_VSYNC_REG1~q\,
	combout => \u6|rWR2_ADDR[19]~21_combout\);

-- Location: FF_X28_Y16_N5
\u6|rWR2_ADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[10]~24_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(10));

-- Location: LCCOMB_X28_Y16_N6
\u6|rWR2_ADDR[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[11]~26_combout\ = (\u6|rWR2_ADDR\(11) & (!\u6|rWR2_ADDR[10]~25\)) # (!\u6|rWR2_ADDR\(11) & ((\u6|rWR2_ADDR[10]~25\) # (GND)))
-- \u6|rWR2_ADDR[11]~27\ = CARRY((!\u6|rWR2_ADDR[10]~25\) # (!\u6|rWR2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(11),
	datad => VCC,
	cin => \u6|rWR2_ADDR[10]~25\,
	combout => \u6|rWR2_ADDR[11]~26_combout\,
	cout => \u6|rWR2_ADDR[11]~27\);

-- Location: LCCOMB_X28_Y16_N8
\u6|rWR2_ADDR[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[12]~28_combout\ = (\u6|rWR2_ADDR\(12) & (\u6|rWR2_ADDR[11]~27\ $ (GND))) # (!\u6|rWR2_ADDR\(12) & (!\u6|rWR2_ADDR[11]~27\ & VCC))
-- \u6|rWR2_ADDR[12]~29\ = CARRY((\u6|rWR2_ADDR\(12) & !\u6|rWR2_ADDR[11]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(12),
	datad => VCC,
	cin => \u6|rWR2_ADDR[11]~27\,
	combout => \u6|rWR2_ADDR[12]~28_combout\,
	cout => \u6|rWR2_ADDR[12]~29\);

-- Location: FF_X28_Y16_N9
\u6|rWR2_ADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[12]~28_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(12));

-- Location: LCCOMB_X28_Y16_N10
\u6|rWR2_ADDR[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[13]~30_combout\ = (\u6|rWR2_ADDR\(13) & (!\u6|rWR2_ADDR[12]~29\)) # (!\u6|rWR2_ADDR\(13) & ((\u6|rWR2_ADDR[12]~29\) # (GND)))
-- \u6|rWR2_ADDR[13]~31\ = CARRY((!\u6|rWR2_ADDR[12]~29\) # (!\u6|rWR2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(13),
	datad => VCC,
	cin => \u6|rWR2_ADDR[12]~29\,
	combout => \u6|rWR2_ADDR[13]~30_combout\,
	cout => \u6|rWR2_ADDR[13]~31\);

-- Location: LCCOMB_X28_Y16_N12
\u6|rWR2_ADDR[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[14]~32_combout\ = (\u6|rWR2_ADDR\(14) & (\u6|rWR2_ADDR[13]~31\ $ (GND))) # (!\u6|rWR2_ADDR\(14) & (!\u6|rWR2_ADDR[13]~31\ & VCC))
-- \u6|rWR2_ADDR[14]~33\ = CARRY((\u6|rWR2_ADDR\(14) & !\u6|rWR2_ADDR[13]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(14),
	datad => VCC,
	cin => \u6|rWR2_ADDR[13]~31\,
	combout => \u6|rWR2_ADDR[14]~32_combout\,
	cout => \u6|rWR2_ADDR[14]~33\);

-- Location: LCCOMB_X28_Y16_N14
\u6|rWR2_ADDR[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[15]~34_combout\ = (\u6|rWR2_ADDR\(15) & (!\u6|rWR2_ADDR[14]~33\)) # (!\u6|rWR2_ADDR\(15) & ((\u6|rWR2_ADDR[14]~33\) # (GND)))
-- \u6|rWR2_ADDR[15]~35\ = CARRY((!\u6|rWR2_ADDR[14]~33\) # (!\u6|rWR2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(15),
	datad => VCC,
	cin => \u6|rWR2_ADDR[14]~33\,
	combout => \u6|rWR2_ADDR[15]~34_combout\,
	cout => \u6|rWR2_ADDR[15]~35\);

-- Location: FF_X28_Y16_N15
\u6|rWR2_ADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[15]~34_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(15));

-- Location: LCCOMB_X28_Y16_N16
\u6|rWR2_ADDR[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[16]~36_combout\ = (\u6|rWR2_ADDR\(16) & (\u6|rWR2_ADDR[15]~35\ $ (GND))) # (!\u6|rWR2_ADDR\(16) & (!\u6|rWR2_ADDR[15]~35\ & VCC))
-- \u6|rWR2_ADDR[16]~37\ = CARRY((\u6|rWR2_ADDR\(16) & !\u6|rWR2_ADDR[15]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(16),
	datad => VCC,
	cin => \u6|rWR2_ADDR[15]~35\,
	combout => \u6|rWR2_ADDR[16]~36_combout\,
	cout => \u6|rWR2_ADDR[16]~37\);

-- Location: FF_X28_Y16_N17
\u6|rWR2_ADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[16]~36_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(16));

-- Location: LCCOMB_X28_Y16_N18
\u6|rWR2_ADDR[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[17]~38_combout\ = (\u6|rWR2_ADDR\(17) & (!\u6|rWR2_ADDR[16]~37\)) # (!\u6|rWR2_ADDR\(17) & ((\u6|rWR2_ADDR[16]~37\) # (GND)))
-- \u6|rWR2_ADDR[17]~39\ = CARRY((!\u6|rWR2_ADDR[16]~37\) # (!\u6|rWR2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(17),
	datad => VCC,
	cin => \u6|rWR2_ADDR[16]~37\,
	combout => \u6|rWR2_ADDR[17]~38_combout\,
	cout => \u6|rWR2_ADDR[17]~39\);

-- Location: FF_X28_Y16_N19
\u6|rWR2_ADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[17]~38_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(17));

-- Location: LCCOMB_X28_Y16_N20
\u6|rWR2_ADDR[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[18]~40_combout\ = (\u6|rWR2_ADDR\(18) & (\u6|rWR2_ADDR[17]~39\ $ (GND))) # (!\u6|rWR2_ADDR\(18) & (!\u6|rWR2_ADDR[17]~39\ & VCC))
-- \u6|rWR2_ADDR[18]~41\ = CARRY((\u6|rWR2_ADDR\(18) & !\u6|rWR2_ADDR[17]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(18),
	datad => VCC,
	cin => \u6|rWR2_ADDR[17]~39\,
	combout => \u6|rWR2_ADDR[18]~40_combout\,
	cout => \u6|rWR2_ADDR[18]~41\);

-- Location: FF_X28_Y16_N21
\u6|rWR2_ADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[18]~40_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(18));

-- Location: LCCOMB_X28_Y16_N22
\u6|rWR2_ADDR[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~42_combout\ = (\u6|rWR2_ADDR\(19) & (!\u6|rWR2_ADDR[18]~41\)) # (!\u6|rWR2_ADDR\(19) & ((\u6|rWR2_ADDR[18]~41\) # (GND)))
-- \u6|rWR2_ADDR[19]~43\ = CARRY((!\u6|rWR2_ADDR[18]~41\) # (!\u6|rWR2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(19),
	datad => VCC,
	cin => \u6|rWR2_ADDR[18]~41\,
	combout => \u6|rWR2_ADDR[19]~42_combout\,
	cout => \u6|rWR2_ADDR[19]~43\);

-- Location: LCCOMB_X28_Y16_N24
\u6|rWR2_ADDR[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[20]~44_combout\ = (\u6|rWR2_ADDR\(20) & (\u6|rWR2_ADDR[19]~43\ $ (GND))) # (!\u6|rWR2_ADDR\(20) & (!\u6|rWR2_ADDR[19]~43\ & VCC))
-- \u6|rWR2_ADDR[20]~45\ = CARRY((\u6|rWR2_ADDR\(20) & !\u6|rWR2_ADDR[19]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u6|rWR2_ADDR\(20),
	datad => VCC,
	cin => \u6|rWR2_ADDR[19]~43\,
	combout => \u6|rWR2_ADDR[20]~44_combout\,
	cout => \u6|rWR2_ADDR[20]~45\);

-- Location: FF_X28_Y16_N25
\u6|rWR2_ADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[20]~44_combout\,
	asdata => VCC,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(20));

-- Location: FF_X28_Y16_N13
\u6|rWR2_ADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[14]~32_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(14));

-- Location: FF_X28_Y16_N11
\u6|rWR2_ADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[13]~30_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(13));

-- Location: FF_X28_Y16_N7
\u6|rWR2_ADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[11]~26_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(11));

-- Location: LCCOMB_X28_Y15_N6
\u6|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan2~0_combout\ = (((!\u6|rWR2_ADDR\(9)) # (!\u6|rWR2_ADDR\(11))) # (!\u6|rWR2_ADDR\(10))) # (!\u6|rWR2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(8),
	datab => \u6|rWR2_ADDR\(10),
	datac => \u6|rWR2_ADDR\(11),
	datad => \u6|rWR2_ADDR\(9),
	combout => \u6|LessThan2~0_combout\);

-- Location: LCCOMB_X28_Y14_N16
\u6|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan2~1_combout\ = ((\u6|LessThan2~0_combout\) # (!\u6|rWR2_ADDR\(13))) # (!\u6|rWR2_ADDR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(12),
	datab => \u6|rWR2_ADDR\(13),
	datac => \u6|LessThan2~0_combout\,
	combout => \u6|LessThan2~1_combout\);

-- Location: LCCOMB_X28_Y14_N18
\u6|rWR2_ADDR[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~18_combout\ = ((!\u6|rWR2_ADDR\(14) & (!\u6|rWR2_ADDR\(15) & \u6|LessThan2~1_combout\))) # (!\u6|rWR2_ADDR\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(16),
	datab => \u6|rWR2_ADDR\(14),
	datac => \u6|rWR2_ADDR\(15),
	datad => \u6|LessThan2~1_combout\,
	combout => \u6|rWR2_ADDR[19]~18_combout\);

-- Location: FF_X28_Y16_N23
\u6|rWR2_ADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[19]~42_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(19));

-- Location: LCCOMB_X26_Y14_N10
\u6|rWR2_ADDR[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~19_combout\ = (!\u6|rWR2_ADDR\(18) & (!\u6|rWR2_ADDR\(19) & !\u6|rWR2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(18),
	datac => \u6|rWR2_ADDR\(19),
	datad => \u6|rWR2_ADDR\(17),
	combout => \u6|rWR2_ADDR[19]~19_combout\);

-- Location: LCCOMB_X28_Y16_N30
\u6|rWR2_ADDR[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[19]~20_combout\ = ((\u6|rWR2_ADDR\(20) & ((!\u6|rWR2_ADDR[19]~19_combout\) # (!\u6|rWR2_ADDR[19]~18_combout\)))) # (!\u6|rWR2_ADDR[19]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR[19]~17_combout\,
	datab => \u6|rWR2_ADDR\(20),
	datac => \u6|rWR2_ADDR[19]~18_combout\,
	datad => \u6|rWR2_ADDR[19]~19_combout\,
	combout => \u6|rWR2_ADDR[19]~20_combout\);

-- Location: FF_X28_Y16_N1
\u6|rWR2_ADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[8]~15_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(8));

-- Location: FF_X28_Y16_N3
\u6|rWR2_ADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[9]~22_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(9));

-- Location: LCCOMB_X28_Y15_N18
\u6|mADDR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~3_combout\ = (\u6|mRD~5_combout\ & (((\u6|mADDR[16]~0_combout\)))) # (!\u6|mRD~5_combout\ & ((\u6|mADDR[16]~0_combout\ & (\u6|rWR1_ADDR\(9))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|rWR2_ADDR\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mRD~5_combout\,
	datab => \u6|rWR1_ADDR\(9),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|rWR2_ADDR\(9),
	combout => \u6|mADDR~3_combout\);

-- Location: LCCOMB_X28_Y15_N4
\u6|mADDR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~4_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~3_combout\ & (\u6|rRD1_ADDR\(9))) # (!\u6|mADDR~3_combout\ & ((\u6|rRD2_ADDR\(9)))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mRD~5_combout\,
	datab => \u6|rRD1_ADDR\(9),
	datac => \u6|rRD2_ADDR\(9),
	datad => \u6|mADDR~3_combout\,
	combout => \u6|mADDR~4_combout\);

-- Location: FF_X28_Y15_N5
\u6|mADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~4_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(9));

-- Location: FF_X28_Y15_N31
\u6|control1|SADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|mADDR\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(9));

-- Location: LCCOMB_X26_Y3_N0
\u6|command1|SA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~1_combout\ = (\u6|command1|do_load_mode~q\) # ((\u6|control1|SADDR\(9) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_reada~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_writea~q\,
	datad => \u6|control1|SADDR\(9),
	combout => \u6|command1|SA~1_combout\);

-- Location: FF_X26_Y3_N1
\u6|command1|SA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(1));

-- Location: LCCOMB_X26_Y3_N14
\u6|SA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~1_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(1),
	combout => \u6|SA~1_combout\);

-- Location: FF_X26_Y3_N15
\u6|SA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(1));

-- Location: LCCOMB_X26_Y3_N28
\u6|SA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~2_combout\ = (\u6|command1|SA\(2) & !\u6|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|SA\(2),
	datad => \u6|Equal0~0_combout\,
	combout => \u6|SA~2_combout\);

-- Location: FF_X26_Y3_N29
\u6|SA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(2));

-- Location: FF_X25_Y14_N7
\u6|rRD2_ADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[11]~25_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(11));

-- Location: LCCOMB_X28_Y15_N26
\u6|mADDR~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~7_combout\ = (\u6|mRD~5_combout\ & (((\u6|mADDR[16]~0_combout\)))) # (!\u6|mRD~5_combout\ & ((\u6|mADDR[16]~0_combout\ & ((\u6|rWR1_ADDR\(11)))) # (!\u6|mADDR[16]~0_combout\ & (\u6|rWR2_ADDR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(11),
	datab => \u6|rWR1_ADDR\(11),
	datac => \u6|mRD~5_combout\,
	datad => \u6|mADDR[16]~0_combout\,
	combout => \u6|mADDR~7_combout\);

-- Location: LCCOMB_X28_Y15_N28
\u6|mADDR~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~8_combout\ = (\u6|mADDR~7_combout\ & ((\u6|rRD1_ADDR\(11)) # ((!\u6|mRD~5_combout\)))) # (!\u6|mADDR~7_combout\ & (((\u6|rRD2_ADDR\(11) & \u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(11),
	datab => \u6|rRD2_ADDR\(11),
	datac => \u6|mADDR~7_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~8_combout\);

-- Location: FF_X28_Y15_N29
\u6|mADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~8_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(11));

-- Location: LCCOMB_X28_Y8_N4
\u6|control1|SADDR[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[11]~feeder_combout\ = \u6|mADDR\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(11),
	combout => \u6|control1|SADDR[11]~feeder_combout\);

-- Location: FF_X28_Y8_N5
\u6|control1|SADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(11));

-- Location: LCCOMB_X26_Y3_N12
\u6|command1|SA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~3_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(11) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_reada~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_writea~q\,
	datad => \u6|control1|SADDR\(11),
	combout => \u6|command1|SA~3_combout\);

-- Location: FF_X26_Y3_N13
\u6|command1|SA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(3));

-- Location: LCCOMB_X26_Y3_N22
\u6|SA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~3_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(3),
	combout => \u6|SA~3_combout\);

-- Location: FF_X26_Y3_N23
\u6|SA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(3));

-- Location: FF_X29_Y13_N11
\u6|rWR1_ADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[12]~28_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(12));

-- Location: LCCOMB_X28_Y14_N28
\u6|mADDR~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~9_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & (\u6|rRD2_ADDR\(12))) # (!\u6|mRD~5_combout\ & ((\u6|rWR2_ADDR\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mADDR[16]~0_combout\,
	datab => \u6|rRD2_ADDR\(12),
	datac => \u6|rWR2_ADDR\(12),
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~9_combout\);

-- Location: LCCOMB_X28_Y14_N30
\u6|mADDR~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~10_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~9_combout\ & (\u6|rRD1_ADDR\(12))) # (!\u6|mADDR~9_combout\ & ((\u6|rWR1_ADDR\(12)))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(12),
	datab => \u6|rWR1_ADDR\(12),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~9_combout\,
	combout => \u6|mADDR~10_combout\);

-- Location: FF_X28_Y14_N31
\u6|mADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~10_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(12));

-- Location: FF_X28_Y13_N23
\u6|control1|SADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|mADDR\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(12));

-- Location: LCCOMB_X28_Y13_N12
\u6|command1|SA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~4_combout\ = (\u6|command1|do_load_mode~q\) # ((\u6|control1|SADDR\(12) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|control1|SADDR\(12),
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|SA~4_combout\);

-- Location: FF_X28_Y13_N13
\u6|command1|SA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(4));

-- Location: LCCOMB_X28_Y13_N0
\u6|SA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~4_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(4),
	combout => \u6|SA~4_combout\);

-- Location: FF_X28_Y13_N1
\u6|SA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(4));

-- Location: FF_X25_Y15_N13
\u6|rRD1_ADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[13]~29_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(13));

-- Location: LCCOMB_X28_Y14_N2
\u6|mADDR~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~11_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|rWR1_ADDR\(13)) # ((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|rWR2_ADDR\(13) & !\u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(13),
	datab => \u6|rWR2_ADDR\(13),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~11_combout\);

-- Location: LCCOMB_X28_Y14_N8
\u6|mADDR~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~12_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~11_combout\ & ((\u6|rRD1_ADDR\(13)))) # (!\u6|mADDR~11_combout\ & (\u6|rRD2_ADDR\(13))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(13),
	datab => \u6|mRD~5_combout\,
	datac => \u6|rRD1_ADDR\(13),
	datad => \u6|mADDR~11_combout\,
	combout => \u6|mADDR~12_combout\);

-- Location: FF_X28_Y14_N9
\u6|mADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~12_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(13));

-- Location: LCCOMB_X28_Y13_N8
\u6|control1|SADDR[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[13]~feeder_combout\ = \u6|mADDR\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(13),
	combout => \u6|control1|SADDR[13]~feeder_combout\);

-- Location: FF_X28_Y13_N9
\u6|control1|SADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(13));

-- Location: LCCOMB_X28_Y13_N2
\u6|command1|SA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~5_combout\ = (\u6|command1|do_load_mode~q\) # ((\u6|control1|SADDR\(13) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|control1|SADDR\(13),
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|SA~5_combout\);

-- Location: FF_X28_Y13_N3
\u6|command1|SA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(5));

-- Location: LCCOMB_X28_Y13_N30
\u6|SA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~5_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(5),
	combout => \u6|SA~5_combout\);

-- Location: FF_X28_Y13_N31
\u6|SA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(5));

-- Location: FF_X25_Y14_N13
\u6|rRD2_ADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD2_ADDR[14]~31_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rRD2_ADDR[9]~19_combout\,
	ena => \u6|rRD2_ADDR[9]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD2_ADDR\(14));

-- Location: LCCOMB_X28_Y14_N12
\u6|mADDR~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~13_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(14)))) # (!\u6|mRD~5_combout\ & (\u6|rWR2_ADDR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mADDR[16]~0_combout\,
	datab => \u6|rWR2_ADDR\(14),
	datac => \u6|rRD2_ADDR\(14),
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~13_combout\);

-- Location: LCCOMB_X28_Y14_N14
\u6|mADDR~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~14_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~13_combout\ & ((\u6|rRD1_ADDR\(14)))) # (!\u6|mADDR~13_combout\ & (\u6|rWR1_ADDR\(14))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(14),
	datab => \u6|rRD1_ADDR\(14),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~13_combout\,
	combout => \u6|mADDR~14_combout\);

-- Location: FF_X28_Y14_N15
\u6|mADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~14_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(14));

-- Location: LCCOMB_X28_Y13_N26
\u6|control1|SADDR[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[14]~feeder_combout\ = \u6|mADDR\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(14),
	combout => \u6|control1|SADDR[14]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\u6|control1|SADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(14));

-- Location: LCCOMB_X28_Y13_N16
\u6|command1|SA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~6_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(14) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|control1|SADDR\(14),
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|SA~6_combout\);

-- Location: FF_X28_Y13_N17
\u6|command1|SA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(6));

-- Location: LCCOMB_X28_Y13_N24
\u6|SA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~6_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(6),
	combout => \u6|SA~6_combout\);

-- Location: FF_X28_Y13_N25
\u6|SA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(6));

-- Location: LCCOMB_X28_Y14_N10
\u6|mADDR~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~15_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|rWR1_ADDR\(15)) # (\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & (\u6|rWR2_ADDR\(15) & ((!\u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(15),
	datab => \u6|rWR1_ADDR\(15),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~15_combout\);

-- Location: LCCOMB_X28_Y14_N24
\u6|mADDR~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~16_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~15_combout\ & ((\u6|rRD1_ADDR\(15)))) # (!\u6|mADDR~15_combout\ & (\u6|rRD2_ADDR\(15))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(15),
	datab => \u6|mRD~5_combout\,
	datac => \u6|rRD1_ADDR\(15),
	datad => \u6|mADDR~15_combout\,
	combout => \u6|mADDR~16_combout\);

-- Location: FF_X28_Y14_N25
\u6|mADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~16_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(15));

-- Location: LCCOMB_X28_Y13_N28
\u6|control1|SADDR[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[15]~feeder_combout\ = \u6|mADDR\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(15),
	combout => \u6|control1|SADDR[15]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\u6|control1|SADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(15));

-- Location: LCCOMB_X28_Y13_N6
\u6|command1|SA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~7_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(15) & ((\u6|command1|do_writea~q\) # (\u6|command1|do_reada~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_writea~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|command1|do_load_mode~q\,
	datad => \u6|control1|SADDR\(15),
	combout => \u6|command1|SA~7_combout\);

-- Location: FF_X28_Y13_N7
\u6|command1|SA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(7));

-- Location: LCCOMB_X28_Y13_N10
\u6|SA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~7_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(7),
	combout => \u6|SA~7_combout\);

-- Location: FF_X28_Y13_N11
\u6|SA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(7));

-- Location: LCCOMB_X28_Y14_N0
\u6|mADDR~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~17_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(16)))) # (!\u6|mRD~5_combout\ & (\u6|rWR2_ADDR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(16),
	datab => \u6|rRD2_ADDR\(16),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~17_combout\);

-- Location: LCCOMB_X28_Y14_N6
\u6|mADDR~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~18_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~17_combout\ & ((\u6|rRD1_ADDR\(16)))) # (!\u6|mADDR~17_combout\ & (\u6|rWR1_ADDR\(16))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(16),
	datab => \u6|rRD1_ADDR\(16),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~17_combout\,
	combout => \u6|mADDR~18_combout\);

-- Location: FF_X28_Y14_N7
\u6|mADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~18_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(16));

-- Location: LCCOMB_X28_Y14_N20
\u6|control1|SADDR[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[16]~feeder_combout\ = \u6|mADDR\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(16),
	combout => \u6|control1|SADDR[16]~feeder_combout\);

-- Location: FF_X28_Y14_N21
\u6|control1|SADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(16));

-- Location: LCCOMB_X28_Y13_N20
\u6|command1|SA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~8_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(16) & ((\u6|command1|do_writea~q\) # (\u6|command1|do_reada~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_writea~q\,
	datab => \u6|command1|do_reada~q\,
	datac => \u6|command1|do_load_mode~q\,
	datad => \u6|control1|SADDR\(16),
	combout => \u6|command1|SA~8_combout\);

-- Location: FF_X28_Y13_N21
\u6|command1|SA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(8));

-- Location: LCCOMB_X28_Y13_N4
\u6|SA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~8_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(8),
	combout => \u6|SA~8_combout\);

-- Location: FF_X28_Y13_N5
\u6|SA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(8));

-- Location: LCCOMB_X26_Y14_N20
\u6|mADDR~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~19_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|rWR1_ADDR\(17)) # (\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & (\u6|rWR2_ADDR\(17) & ((!\u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(17),
	datab => \u6|rWR1_ADDR\(17),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~19_combout\);

-- Location: LCCOMB_X26_Y14_N26
\u6|mADDR~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~20_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~19_combout\ & ((\u6|rRD1_ADDR\(17)))) # (!\u6|mADDR~19_combout\ & (\u6|rRD2_ADDR\(17))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mRD~5_combout\,
	datab => \u6|rRD2_ADDR\(17),
	datac => \u6|rRD1_ADDR\(17),
	datad => \u6|mADDR~19_combout\,
	combout => \u6|mADDR~20_combout\);

-- Location: FF_X26_Y14_N27
\u6|mADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~20_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(17));

-- Location: FF_X26_Y14_N29
\u6|control1|SADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|mADDR\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(17));

-- Location: LCCOMB_X26_Y14_N8
\u6|command1|SA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~9_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(17) & ((\u6|command1|do_writea~q\) # (\u6|command1|do_reada~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datab => \u6|command1|do_writea~q\,
	datac => \u6|command1|do_reada~q\,
	datad => \u6|control1|SADDR\(17),
	combout => \u6|command1|SA~9_combout\);

-- Location: FF_X26_Y14_N9
\u6|command1|SA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(9));

-- Location: LCCOMB_X26_Y14_N12
\u6|SA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~9_combout\ = (\u6|command1|SA\(9)) # (\u6|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|command1|SA\(9),
	datad => \u6|Equal0~0_combout\,
	combout => \u6|SA~9_combout\);

-- Location: FF_X26_Y14_N13
\u6|SA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(9));

-- Location: LCCOMB_X24_Y12_N28
\u6|command1|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|always4~0_combout\ = (\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_reada~q\,
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|always4~0_combout\);

-- Location: LCCOMB_X24_Y12_N30
\u6|command1|do_rw~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|do_rw~0_combout\ = (\u6|command1|do_writea~q\ & (((\u6|command1|do_rw~q\)))) # (!\u6|command1|do_writea~q\ & ((\u6|command1|do_reada~q\ & ((\u6|command1|do_rw~q\))) # (!\u6|command1|do_reada~q\ & (\u6|command1|rw_shift\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|rw_shift\(0),
	datab => \u6|command1|do_writea~q\,
	datac => \u6|command1|do_rw~q\,
	datad => \u6|command1|do_reada~q\,
	combout => \u6|command1|do_rw~0_combout\);

-- Location: FF_X24_Y12_N31
\u6|command1|do_rw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|do_rw~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_rw~q\);

-- Location: FF_X25_Y15_N23
\u6|rRD1_ADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rRD1_ADDR[18]~39_combout\,
	sclr => \u6|rRD1_ADDR[20]~19_combout\,
	ena => \u6|rRD1_ADDR[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rRD1_ADDR\(18));

-- Location: LCCOMB_X26_Y14_N18
\u6|mADDR~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~21_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(18)))) # (!\u6|mRD~5_combout\ & (\u6|rWR2_ADDR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(18),
	datab => \u6|rRD2_ADDR\(18),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~21_combout\);

-- Location: LCCOMB_X26_Y14_N16
\u6|mADDR~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~22_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~21_combout\ & ((\u6|rRD1_ADDR\(18)))) # (!\u6|mADDR~21_combout\ & (\u6|rWR1_ADDR\(18))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(18),
	datab => \u6|rRD1_ADDR\(18),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~21_combout\,
	combout => \u6|mADDR~22_combout\);

-- Location: FF_X26_Y14_N17
\u6|mADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~22_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(18));

-- Location: LCCOMB_X25_Y12_N4
\u6|control1|SADDR[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[18]~feeder_combout\ = \u6|mADDR\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(18),
	combout => \u6|control1|SADDR[18]~feeder_combout\);

-- Location: FF_X25_Y12_N5
\u6|control1|SADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(18));

-- Location: LCCOMB_X24_Y12_N20
\u6|command1|SA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~10_combout\ = (\u6|command1|rw_flag~0_combout\ & (\u6|command1|always4~0_combout\ & (!\u6|command1|do_rw~q\ & \u6|control1|SADDR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|rw_flag~0_combout\,
	datab => \u6|command1|always4~0_combout\,
	datac => \u6|command1|do_rw~q\,
	datad => \u6|control1|SADDR\(18),
	combout => \u6|command1|SA~10_combout\);

-- Location: FF_X24_Y12_N21
\u6|command1|SA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(10));

-- Location: LCCOMB_X24_Y12_N24
\u6|SA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~10_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(10),
	combout => \u6|SA~10_combout\);

-- Location: FF_X24_Y12_N25
\u6|SA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(10));

-- Location: LCCOMB_X33_Y15_N2
\u6|mADDR~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~23_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|rWR1_ADDR\(19)) # (\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & (\u6|rWR2_ADDR\(19) & ((!\u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(19),
	datab => \u6|rWR1_ADDR\(19),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~23_combout\);

-- Location: LCCOMB_X33_Y15_N10
\u6|mADDR~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~24_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~23_combout\ & (\u6|rRD1_ADDR\(19))) # (!\u6|mADDR~23_combout\ & ((\u6|rRD2_ADDR\(19)))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD1_ADDR\(19),
	datab => \u6|mRD~5_combout\,
	datac => \u6|rRD2_ADDR\(19),
	datad => \u6|mADDR~23_combout\,
	combout => \u6|mADDR~24_combout\);

-- Location: FF_X33_Y15_N11
\u6|mADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~24_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(19));

-- Location: LCCOMB_X32_Y13_N4
\u6|control1|SADDR[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[19]~feeder_combout\ = \u6|mADDR\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(19),
	combout => \u6|control1|SADDR[19]~feeder_combout\);

-- Location: FF_X32_Y13_N5
\u6|control1|SADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(19));

-- Location: LCCOMB_X26_Y3_N10
\u6|command1|SA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|SA~11_combout\ = (!\u6|command1|do_load_mode~q\ & (\u6|control1|SADDR\(19) & ((\u6|command1|do_reada~q\) # (\u6|command1|do_writea~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_reada~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_writea~q\,
	datad => \u6|control1|SADDR\(19),
	combout => \u6|command1|SA~11_combout\);

-- Location: FF_X26_Y3_N11
\u6|command1|SA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|SA\(11));

-- Location: LCCOMB_X26_Y3_N24
\u6|SA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|SA~11_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|SA\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Equal0~0_combout\,
	datad => \u6|command1|SA\(11),
	combout => \u6|SA~11_combout\);

-- Location: FF_X26_Y3_N25
\u6|SA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|SA\(11));

-- Location: LCCOMB_X25_Y16_N6
\u6|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|LessThan0~0_combout\ = (\u6|Equal5~2_combout\ & ((!\u6|ST\(1)) # (!\u6|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|ST\(0),
	datac => \u6|Equal5~2_combout\,
	datad => \u6|ST\(1),
	combout => \u6|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y16_N2
\u6|DQM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|DQM~0_combout\ = (\u6|LessThan0~0_combout\) # ((\u6|Write~q\ & (\u6|Equal0~0_combout\)) # (!\u6|Write~q\ & ((!\u6|Read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Write~q\,
	datab => \u6|Equal0~0_combout\,
	datac => \u6|Read~q\,
	datad => \u6|LessThan0~0_combout\,
	combout => \u6|DQM~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u6|DQM[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|DQM[0]~feeder_combout\ = \u6|DQM~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|DQM~0_combout\,
	combout => \u6|DQM[0]~feeder_combout\);

-- Location: FF_X25_Y16_N29
\u6|DQM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|DQM[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|DQM\(0));

-- Location: LCCOMB_X25_Y16_N26
\u6|DQM[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|DQM[1]~feeder_combout\ = \u6|DQM~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|DQM~0_combout\,
	combout => \u6|DQM[1]~feeder_combout\);

-- Location: FF_X25_Y16_N27
\u6|DQM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|DQM[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|DQM\(1));

-- Location: LCCOMB_X26_Y16_N4
\u6|command1|rw_flag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|rw_flag~1_combout\ = (\u6|command1|do_reada~q\) # ((\u6|command1|CS_N~0_combout\ & (!\u6|command1|do_writea~q\ & \u6|command1|rw_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|CS_N~0_combout\,
	datab => \u6|command1|do_writea~q\,
	datac => \u6|command1|rw_flag~q\,
	datad => \u6|command1|do_reada~q\,
	combout => \u6|command1|rw_flag~1_combout\);

-- Location: FF_X26_Y16_N5
\u6|command1|rw_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|rw_flag~1_combout\,
	sclr => \u6|control1|INIT_REQ~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|rw_flag~q\);

-- Location: LCCOMB_X24_Y12_N0
\u6|command1|WE_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|WE_N~0_combout\ = (!\u6|command1|do_reada~q\ & (\u6|command1|do_rw~q\ & !\u6|command1|do_writea~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_reada~q\,
	datac => \u6|command1|do_rw~q\,
	datad => \u6|command1|do_writea~q\,
	combout => \u6|command1|WE_N~0_combout\);

-- Location: LCCOMB_X24_Y12_N6
\u6|command1|WE_N~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|WE_N~1_combout\ = (\u6|command1|do_refresh~q\) # ((\u6|command1|rw_flag~0_combout\ & ((\u6|command1|rw_flag~q\) # (!\u6|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|rw_flag~0_combout\,
	datab => \u6|command1|rw_flag~q\,
	datac => \u6|command1|do_refresh~q\,
	datad => \u6|command1|WE_N~0_combout\,
	combout => \u6|command1|WE_N~1_combout\);

-- Location: FF_X24_Y12_N7
\u6|command1|WE_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|WE_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|WE_N~q\);

-- Location: LCCOMB_X24_Y12_N26
\u6|WE_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|WE_N~0_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|WE_N~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|WE_N~q\,
	combout => \u6|WE_N~0_combout\);

-- Location: FF_X24_Y12_N27
\u6|WE_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|WE_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|WE_N~q\);

-- Location: LCCOMB_X24_Y12_N8
\u6|command1|CAS_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|CAS_N~0_combout\ = (!\u6|command1|do_refresh~q\ & ((\u6|command1|do_precharge~q\) # ((!\u6|command1|do_load_mode~q\ & !\u6|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_refresh~q\,
	datab => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_precharge~q\,
	datad => \u6|command1|WE_N~0_combout\,
	combout => \u6|command1|CAS_N~0_combout\);

-- Location: FF_X24_Y12_N9
\u6|command1|CAS_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|CAS_N~q\);

-- Location: LCCOMB_X24_Y12_N4
\u6|CAS_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|CAS_N~0_combout\ = (\u6|Equal0~0_combout\) # (\u6|command1|CAS_N~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|Equal0~0_combout\,
	datac => \u6|command1|CAS_N~q\,
	combout => \u6|CAS_N~0_combout\);

-- Location: FF_X24_Y12_N5
\u6|CAS_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|CAS_N~q\);

-- Location: LCCOMB_X24_Y12_N16
\u6|command1|RAS_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|RAS_N~0_combout\ = (\u6|command1|do_precharge~q\ & ((\u6|command1|rw_flag~q\) # (\u6|command1|oe4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|rw_flag~q\,
	datac => \u6|command1|do_precharge~q\,
	datad => \u6|command1|oe4~q\,
	combout => \u6|command1|RAS_N~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\u6|command1|RAS_N~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|RAS_N~1_combout\ = (!\u6|command1|do_refresh~q\ & ((\u6|command1|RAS_N~0_combout\) # ((\u6|command1|rw_flag~0_combout\ & !\u6|command1|always4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|rw_flag~0_combout\,
	datab => \u6|command1|always4~0_combout\,
	datac => \u6|command1|do_refresh~q\,
	datad => \u6|command1|RAS_N~0_combout\,
	combout => \u6|command1|RAS_N~1_combout\);

-- Location: FF_X24_Y12_N11
\u6|command1|RAS_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|RAS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|RAS_N~q\);

-- Location: LCCOMB_X24_Y12_N22
\u6|RAS_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|RAS_N~0_combout\ = (!\u6|Equal0~0_combout\ & \u6|command1|RAS_N~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|Equal0~0_combout\,
	datad => \u6|command1|RAS_N~q\,
	combout => \u6|RAS_N~0_combout\);

-- Location: FF_X24_Y12_N23
\u6|RAS_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|RAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|RAS_N~q\);

-- Location: LCCOMB_X26_Y17_N16
\u6|command1|do_initial~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|do_initial~feeder_combout\ = \u6|control1|INIT_REQ~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|control1|INIT_REQ~q\,
	combout => \u6|command1|do_initial~feeder_combout\);

-- Location: FF_X26_Y17_N17
\u6|command1|do_initial\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|do_initial~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|do_initial~q\);

-- Location: LCCOMB_X28_Y16_N26
\u6|rWR2_ADDR[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[21]~46_combout\ = (\u6|rWR2_ADDR\(21) & (!\u6|rWR2_ADDR[20]~45\)) # (!\u6|rWR2_ADDR\(21) & ((\u6|rWR2_ADDR[20]~45\) # (GND)))
-- \u6|rWR2_ADDR[21]~47\ = CARRY((!\u6|rWR2_ADDR[20]~45\) # (!\u6|rWR2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(21),
	datad => VCC,
	cin => \u6|rWR2_ADDR[20]~45\,
	combout => \u6|rWR2_ADDR[21]~46_combout\,
	cout => \u6|rWR2_ADDR[21]~47\);

-- Location: LCCOMB_X28_Y16_N28
\u6|rWR2_ADDR[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|rWR2_ADDR[22]~48_combout\ = \u6|rWR2_ADDR[21]~47\ $ (!\u6|rWR2_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u6|rWR2_ADDR\(22),
	cin => \u6|rWR2_ADDR[21]~47\,
	combout => \u6|rWR2_ADDR[22]~48_combout\);

-- Location: FF_X28_Y16_N29
\u6|rWR2_ADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[22]~48_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(22));

-- Location: LCCOMB_X33_Y15_N0
\u6|mADDR~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~25_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & ((\u6|mRD~5_combout\ & (\u6|rRD2_ADDR\(22))) # (!\u6|mRD~5_combout\ & ((\u6|rWR2_ADDR\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(22),
	datab => \u6|rWR2_ADDR\(22),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~25_combout\);

-- Location: LCCOMB_X33_Y15_N24
\u6|mADDR~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~26_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~25_combout\ & ((\u6|rRD1_ADDR\(22)))) # (!\u6|mADDR~25_combout\ & (\u6|rWR1_ADDR\(22))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR1_ADDR\(22),
	datab => \u6|rRD1_ADDR\(22),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mADDR~25_combout\,
	combout => \u6|mADDR~26_combout\);

-- Location: FF_X33_Y15_N25
\u6|mADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~26_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(22));

-- Location: LCCOMB_X30_Y17_N10
\u6|control1|SADDR[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[22]~feeder_combout\ = \u6|mADDR\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(22),
	combout => \u6|control1|SADDR[22]~feeder_combout\);

-- Location: FF_X30_Y17_N11
\u6|control1|SADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(22));

-- Location: LCCOMB_X26_Y17_N6
\u6|command1|CS_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|CS_N~0_combout\ = (!\u6|command1|do_load_mode~q\ & (!\u6|command1|do_refresh~q\ & !\u6|command1|do_precharge~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datab => \u6|command1|do_refresh~q\,
	datac => \u6|command1|do_precharge~q\,
	combout => \u6|command1|CS_N~0_combout\);

-- Location: LCCOMB_X26_Y17_N20
\u6|command1|CS_N~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|CS_N~1_combout\ = (!\u6|command1|do_initial~q\ & (\u6|control1|SADDR\(22) & \u6|command1|CS_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_initial~q\,
	datac => \u6|control1|SADDR\(22),
	datad => \u6|command1|CS_N~0_combout\,
	combout => \u6|command1|CS_N~1_combout\);

-- Location: FF_X26_Y17_N21
\u6|command1|CS_N[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|CS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|CS_N\(0));

-- Location: LCCOMB_X30_Y17_N8
\u6|CS_N[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|CS_N[0]~feeder_combout\ = \u6|command1|CS_N\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|command1|CS_N\(0),
	combout => \u6|CS_N[0]~feeder_combout\);

-- Location: FF_X30_Y17_N9
\u6|CS_N[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|CS_N[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|CS_N\(0));

-- Location: FF_X29_Y13_N27
\u6|rWR1_ADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR1_ADDR[20]~44_combout\,
	sclr => \u6|rWR1_ADDR[15]~20_combout\,
	ena => \u6|rWR1_ADDR[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR1_ADDR\(20));

-- Location: LCCOMB_X26_Y14_N0
\u6|mADDR~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~27_combout\ = (\u6|mADDR[16]~0_combout\ & (((\u6|rWR1_ADDR\(20)) # (\u6|mRD~5_combout\)))) # (!\u6|mADDR[16]~0_combout\ & (\u6|rWR2_ADDR\(20) & ((!\u6|mRD~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rWR2_ADDR\(20),
	datab => \u6|rWR1_ADDR\(20),
	datac => \u6|mADDR[16]~0_combout\,
	datad => \u6|mRD~5_combout\,
	combout => \u6|mADDR~27_combout\);

-- Location: LCCOMB_X26_Y14_N2
\u6|mADDR~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~28_combout\ = (\u6|mRD~5_combout\ & ((\u6|mADDR~27_combout\ & ((\u6|rRD1_ADDR\(20)))) # (!\u6|mADDR~27_combout\ & (\u6|rRD2_ADDR\(20))))) # (!\u6|mRD~5_combout\ & (((\u6|mADDR~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mRD~5_combout\,
	datab => \u6|rRD2_ADDR\(20),
	datac => \u6|rRD1_ADDR\(20),
	datad => \u6|mADDR~27_combout\,
	combout => \u6|mADDR~28_combout\);

-- Location: FF_X26_Y14_N3
\u6|mADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~28_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(20));

-- Location: LCCOMB_X26_Y14_N24
\u6|control1|SADDR[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[20]~feeder_combout\ = \u6|mADDR\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(20),
	combout => \u6|control1|SADDR[20]~feeder_combout\);

-- Location: FF_X26_Y14_N25
\u6|control1|SADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(20));

-- Location: LCCOMB_X26_Y14_N6
\u6|command1|BA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|BA~0_combout\ = (!\u6|command1|do_load_mode~q\ & (!\u6|command1|do_precharge~q\ & \u6|control1|SADDR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|command1|do_load_mode~q\,
	datac => \u6|command1|do_precharge~q\,
	datad => \u6|control1|SADDR\(20),
	combout => \u6|command1|BA~0_combout\);

-- Location: FF_X26_Y14_N7
\u6|command1|BA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|BA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|BA\(0));

-- Location: LCCOMB_X24_Y14_N28
\u6|BA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|BA[0]~feeder_combout\ = \u6|command1|BA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|command1|BA\(0),
	combout => \u6|BA[0]~feeder_combout\);

-- Location: FF_X24_Y14_N29
\u6|BA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|BA[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|BA\(0));

-- Location: FF_X28_Y16_N27
\u6|rWR2_ADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|rWR2_ADDR[21]~46_combout\,
	asdata => \~GND~combout\,
	sload => \u6|rWR2_ADDR[19]~20_combout\,
	ena => \u6|rWR2_ADDR[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|rWR2_ADDR\(21));

-- Location: LCCOMB_X28_Y15_N16
\u6|mADDR~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~29_combout\ = (\u6|mRD~5_combout\ & ((\u6|rRD2_ADDR\(21)) # ((\u6|mADDR[16]~0_combout\)))) # (!\u6|mRD~5_combout\ & (((\u6|rWR2_ADDR\(21) & !\u6|mADDR[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|rRD2_ADDR\(21),
	datab => \u6|rWR2_ADDR\(21),
	datac => \u6|mRD~5_combout\,
	datad => \u6|mADDR[16]~0_combout\,
	combout => \u6|mADDR~29_combout\);

-- Location: LCCOMB_X28_Y15_N2
\u6|mADDR~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mADDR~30_combout\ = (\u6|mADDR[16]~0_combout\ & ((\u6|mADDR~29_combout\ & (\u6|rRD1_ADDR\(21))) # (!\u6|mADDR~29_combout\ & ((\u6|rWR1_ADDR\(21)))))) # (!\u6|mADDR[16]~0_combout\ & (((\u6|mADDR~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|mADDR[16]~0_combout\,
	datab => \u6|rRD1_ADDR\(21),
	datac => \u6|rWR1_ADDR\(21),
	datad => \u6|mADDR~29_combout\,
	combout => \u6|mADDR~30_combout\);

-- Location: FF_X28_Y15_N3
\u6|mADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mADDR~30_combout\,
	ena => \u6|mRD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mADDR\(21));

-- Location: LCCOMB_X28_Y15_N12
\u6|control1|SADDR[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|control1|SADDR[21]~feeder_combout\ = \u6|mADDR\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|mADDR\(21),
	combout => \u6|control1|SADDR[21]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\u6|control1|SADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|control1|SADDR[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|control1|SADDR\(21));

-- Location: LCCOMB_X26_Y15_N0
\u6|command1|BA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|command1|BA~1_combout\ = (!\u6|command1|do_precharge~q\ & (!\u6|command1|do_load_mode~q\ & \u6|control1|SADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|command1|do_precharge~q\,
	datac => \u6|command1|do_load_mode~q\,
	datad => \u6|control1|SADDR\(21),
	combout => \u6|command1|BA~1_combout\);

-- Location: FF_X26_Y15_N1
\u6|command1|BA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|command1|BA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|command1|BA\(1));

-- Location: LCCOMB_X16_Y1_N8
\u6|BA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|BA[1]~feeder_combout\ = \u6|command1|BA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|command1|BA\(1),
	combout => \u6|BA[1]~feeder_combout\);

-- Location: FF_X16_Y1_N9
\u6|BA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|BA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|BA\(1));

-- Location: CLKCTRL_PLL1E0
\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\);

-- Location: CLKCTRL_G2
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: CLKCTRL_G8
\u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y9_N26
\u1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~1_combout\ = (!\u1|H_Cont\(8) & !\u1|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(8),
	datad => \u1|H_Cont\(9),
	combout => \u1|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y9_N20
\u1|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan7~0_combout\ = (\u1|H_Cont\(7)) # (((\u1|H_Cont\(5) & \u1|H_Cont\(6))) # (!\u1|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(5),
	datab => \u1|H_Cont\(7),
	datac => \u1|Equal0~1_combout\,
	datad => \u1|H_Cont\(6),
	combout => \u1|LessThan7~0_combout\);

-- Location: FF_X31_Y9_N21
\u1|oVGA_H_SYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|LessThan7~0_combout\,
	clrn => \u2|oRST_3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oVGA_H_SYNC~q\);

-- Location: IOIBUF_X9_Y0_N8
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: LCCOMB_X26_Y4_N20
\u6|mDATAOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[0]~feeder_combout\ = \DRAM_DQ[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[0]~input_o\,
	combout => \u6|mDATAOUT[0]~feeder_combout\);

-- Location: FF_X26_Y4_N21
\u6|mDATAOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(0));

-- Location: LCCOMB_X32_Y15_N30
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X32_Y15_N31
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_Equal2~0_combout\,
	ena => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LCCOMB_X31_Y14_N28
\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(10),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\);

-- Location: LCCOMB_X28_Y12_N18
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: LCCOMB_X28_Y12_N30
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: IOIBUF_X5_Y0_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: FF_X19_Y2_N1
\u6|mDATAOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRAM_DQ[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(1));

-- Location: IOIBUF_X1_Y0_N1
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: LCCOMB_X24_Y4_N20
\u6|mDATAOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[2]~feeder_combout\ = \DRAM_DQ[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[2]~input_o\,
	combout => \u6|mDATAOUT[2]~feeder_combout\);

-- Location: FF_X24_Y4_N21
\u6|mDATAOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(2));

-- Location: IOIBUF_X1_Y0_N8
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: LCCOMB_X28_Y5_N8
\u6|mDATAOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[3]~feeder_combout\ = \DRAM_DQ[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[3]~input_o\,
	combout => \u6|mDATAOUT[3]~feeder_combout\);

-- Location: FF_X28_Y5_N9
\u6|mDATAOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(3));

-- Location: IOIBUF_X3_Y0_N1
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: FF_X24_Y5_N5
\u6|mDATAOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRAM_DQ[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(4));

-- Location: IOIBUF_X0_Y5_N22
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: LCCOMB_X24_Y5_N2
\u6|mDATAOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[5]~feeder_combout\ = \DRAM_DQ[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[5]~input_o\,
	combout => \u6|mDATAOUT[5]~feeder_combout\);

-- Location: FF_X24_Y5_N3
\u6|mDATAOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(5));

-- Location: IOIBUF_X0_Y4_N15
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: FF_X24_Y8_N5
\u6|mDATAOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRAM_DQ[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(6));

-- Location: IOIBUF_X0_Y4_N22
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: LCCOMB_X19_Y4_N24
\u6|mDATAOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[7]~feeder_combout\ = \DRAM_DQ[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[7]~input_o\,
	combout => \u6|mDATAOUT[7]~feeder_combout\);

-- Location: FF_X19_Y4_N25
\u6|mDATAOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(7));

-- Location: IOIBUF_X28_Y0_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: LCCOMB_X28_Y4_N0
\u6|mDATAOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[8]~feeder_combout\ = \DRAM_DQ[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[8]~input_o\,
	combout => \u6|mDATAOUT[8]~feeder_combout\);

-- Location: FF_X28_Y4_N1
\u6|mDATAOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(8));

-- Location: M9K_X27_Y12_N0
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \u6|read_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \Equal2~0_combout\,
	portadatain => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\,
	portaaddr => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\,
	portbaddr => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\);

-- Location: FF_X31_Y9_N11
\u1|H_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|H_Cont[5]~20_combout\,
	clrn => \u2|oRST_3~q\,
	sclr => \u1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|H_Cont\(5));

-- Location: LCCOMB_X31_Y10_N8
\u1|oCoord_X[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[2]~8_combout\ = (\u1|H_Cont\(2) & (\u1|H_Cont\(1) $ (VCC))) # (!\u1|H_Cont\(2) & (\u1|H_Cont\(1) & VCC))
-- \u1|oCoord_X[2]~9\ = CARRY((\u1|H_Cont\(2) & \u1|H_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(2),
	datab => \u1|H_Cont\(1),
	datad => VCC,
	combout => \u1|oCoord_X[2]~8_combout\,
	cout => \u1|oCoord_X[2]~9\);

-- Location: LCCOMB_X31_Y10_N12
\u1|oCoord_X[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[4]~12_combout\ = (\u1|H_Cont\(4) & ((GND) # (!\u1|oCoord_X[3]~11\))) # (!\u1|H_Cont\(4) & (\u1|oCoord_X[3]~11\ $ (GND)))
-- \u1|oCoord_X[4]~13\ = CARRY((\u1|H_Cont\(4)) # (!\u1|oCoord_X[3]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(4),
	datad => VCC,
	cin => \u1|oCoord_X[3]~11\,
	combout => \u1|oCoord_X[4]~12_combout\,
	cout => \u1|oCoord_X[4]~13\);

-- Location: LCCOMB_X31_Y10_N14
\u1|oCoord_X[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[5]~14_combout\ = (\u1|H_Cont\(5) & (\u1|oCoord_X[4]~13\ & VCC)) # (!\u1|H_Cont\(5) & (!\u1|oCoord_X[4]~13\))
-- \u1|oCoord_X[5]~15\ = CARRY((!\u1|H_Cont\(5) & !\u1|oCoord_X[4]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(5),
	datad => VCC,
	cin => \u1|oCoord_X[4]~13\,
	combout => \u1|oCoord_X[5]~14_combout\,
	cout => \u1|oCoord_X[5]~15\);

-- Location: LCCOMB_X31_Y10_N16
\u1|oCoord_X[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[6]~16_combout\ = (\u1|H_Cont\(6) & ((GND) # (!\u1|oCoord_X[5]~15\))) # (!\u1|H_Cont\(6) & (\u1|oCoord_X[5]~15\ $ (GND)))
-- \u1|oCoord_X[6]~17\ = CARRY((\u1|H_Cont\(6)) # (!\u1|oCoord_X[5]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(6),
	datad => VCC,
	cin => \u1|oCoord_X[5]~15\,
	combout => \u1|oCoord_X[6]~16_combout\,
	cout => \u1|oCoord_X[6]~17\);

-- Location: LCCOMB_X31_Y10_N18
\u1|oCoord_X[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[7]~18_combout\ = (\u1|H_Cont\(7) & (!\u1|oCoord_X[6]~17\)) # (!\u1|H_Cont\(7) & ((\u1|oCoord_X[6]~17\) # (GND)))
-- \u1|oCoord_X[7]~19\ = CARRY((!\u1|oCoord_X[6]~17\) # (!\u1|H_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(7),
	datad => VCC,
	cin => \u1|oCoord_X[6]~17\,
	combout => \u1|oCoord_X[7]~18_combout\,
	cout => \u1|oCoord_X[7]~19\);

-- Location: LCCOMB_X31_Y10_N20
\u1|oCoord_X[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[8]~20_combout\ = (\u1|H_Cont\(8) & ((GND) # (!\u1|oCoord_X[7]~19\))) # (!\u1|H_Cont\(8) & (\u1|oCoord_X[7]~19\ $ (GND)))
-- \u1|oCoord_X[8]~21\ = CARRY((\u1|H_Cont\(8)) # (!\u1|oCoord_X[7]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(8),
	datad => VCC,
	cin => \u1|oCoord_X[7]~19\,
	combout => \u1|oCoord_X[8]~20_combout\,
	cout => \u1|oCoord_X[8]~21\);

-- Location: LCCOMB_X25_Y10_N24
\u1|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan4~1_combout\ = (!\u1|V_Cont\(7) & (!\u1|V_Cont\(8) & (!\u1|V_Cont\(9) & !\u1|V_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(7),
	datab => \u1|V_Cont\(8),
	datac => \u1|V_Cont\(9),
	datad => \u1|V_Cont\(6),
	combout => \u1|LessThan4~1_combout\);

-- Location: LCCOMB_X25_Y10_N26
\u1|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan4~2_combout\ = (\u1|LessThan4~1_combout\ & (((\u1|LessThan4~0_combout\ & !\u1|V_Cont\(4))) # (!\u1|V_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan4~0_combout\,
	datab => \u1|LessThan4~1_combout\,
	datac => \u1|V_Cont\(5),
	datad => \u1|V_Cont\(4),
	combout => \u1|LessThan4~2_combout\);

-- Location: LCCOMB_X31_Y10_N24
\u1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~0_combout\ = (!\u1|H_Cont\(6) & (!\u1|H_Cont\(5) & !\u1|H_Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(6),
	datac => \u1|H_Cont\(5),
	datad => \u1|H_Cont\(4),
	combout => \u1|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y11_N22
\u1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan2~0_combout\ = (\u1|Equal0~0_combout\ & (((!\u1|H_Cont\(1)) # (!\u1|H_Cont\(3))) # (!\u1|H_Cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(2),
	datab => \u1|H_Cont\(3),
	datac => \u1|Equal0~0_combout\,
	datad => \u1|H_Cont\(1),
	combout => \u1|LessThan2~0_combout\);

-- Location: LCCOMB_X30_Y11_N0
\u1|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|always0~0_combout\ = (\u1|H_Cont\(9) & (((\u1|LessThan2~0_combout\ & !\u1|H_Cont\(7))) # (!\u1|H_Cont\(8)))) # (!\u1|H_Cont\(9) & ((\u1|H_Cont\(8)) # ((!\u1|LessThan2~0_combout\ & \u1|H_Cont\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(9),
	datab => \u1|H_Cont\(8),
	datac => \u1|LessThan2~0_combout\,
	datad => \u1|H_Cont\(7),
	combout => \u1|always0~0_combout\);

-- Location: LCCOMB_X30_Y11_N26
\u1|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|always0~1_combout\ = (!\u1|LessThan4~2_combout\ & (\u1|always0~0_combout\ & ((!\u1|V_Cont\(9)) # (!\u1|LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan5~0_combout\,
	datab => \u1|V_Cont\(9),
	datac => \u1|LessThan4~2_combout\,
	datad => \u1|always0~0_combout\,
	combout => \u1|always0~1_combout\);

-- Location: FF_X31_Y10_N21
\u1|oCoord_X[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[8]~20_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(8));

-- Location: FF_X31_Y10_N19
\u1|oCoord_X[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[7]~18_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(7));

-- Location: FF_X31_Y10_N17
\u1|oCoord_X[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[6]~16_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(6));

-- Location: LCCOMB_X31_Y10_N4
\Pre_Read~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pre_Read~3_combout\ = (\u1|oCoord_X\(7)) # ((\Pre_Read~2_combout\ & ((\u1|oCoord_X\(8)) # (\u1|oCoord_X\(6)))) # (!\Pre_Read~2_combout\ & (\u1|oCoord_X\(8) & \u1|oCoord_X\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~2_combout\,
	datab => \u1|oCoord_X\(8),
	datac => \u1|oCoord_X\(7),
	datad => \u1|oCoord_X\(6),
	combout => \Pre_Read~3_combout\);

-- Location: LCCOMB_X29_Y10_N12
\u1|oCoord_Y[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[2]~9_cout\ = CARRY(\u1|V_Cont\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(1),
	datad => VCC,
	cout => \u1|oCoord_Y[2]~9_cout\);

-- Location: LCCOMB_X29_Y10_N14
\u1|oCoord_Y[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[2]~10_combout\ = (\u1|V_Cont\(2) & (\u1|oCoord_Y[2]~9_cout\ & VCC)) # (!\u1|V_Cont\(2) & (!\u1|oCoord_Y[2]~9_cout\))
-- \u1|oCoord_Y[2]~11\ = CARRY((!\u1|V_Cont\(2) & !\u1|oCoord_Y[2]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(2),
	datad => VCC,
	cin => \u1|oCoord_Y[2]~9_cout\,
	combout => \u1|oCoord_Y[2]~10_combout\,
	cout => \u1|oCoord_Y[2]~11\);

-- Location: LCCOMB_X29_Y10_N16
\u1|oCoord_Y[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[3]~12_combout\ = (\u1|V_Cont\(3) & ((GND) # (!\u1|oCoord_Y[2]~11\))) # (!\u1|V_Cont\(3) & (\u1|oCoord_Y[2]~11\ $ (GND)))
-- \u1|oCoord_Y[3]~13\ = CARRY((\u1|V_Cont\(3)) # (!\u1|oCoord_Y[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(3),
	datad => VCC,
	cin => \u1|oCoord_Y[2]~11\,
	combout => \u1|oCoord_Y[3]~12_combout\,
	cout => \u1|oCoord_Y[3]~13\);

-- Location: FF_X29_Y10_N17
\u1|oCoord_Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[3]~12_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(3));

-- Location: LCCOMB_X29_Y10_N18
\u1|oCoord_Y[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[4]~14_combout\ = (\u1|V_Cont\(4) & (\u1|oCoord_Y[3]~13\ & VCC)) # (!\u1|V_Cont\(4) & (!\u1|oCoord_Y[3]~13\))
-- \u1|oCoord_Y[4]~15\ = CARRY((!\u1|V_Cont\(4) & !\u1|oCoord_Y[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(4),
	datad => VCC,
	cin => \u1|oCoord_Y[3]~13\,
	combout => \u1|oCoord_Y[4]~14_combout\,
	cout => \u1|oCoord_Y[4]~15\);

-- Location: LCCOMB_X29_Y10_N20
\u1|oCoord_Y[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[5]~16_combout\ = (\u1|V_Cont\(5) & (\u1|oCoord_Y[4]~15\ $ (GND))) # (!\u1|V_Cont\(5) & (!\u1|oCoord_Y[4]~15\ & VCC))
-- \u1|oCoord_Y[5]~17\ = CARRY((\u1|V_Cont\(5) & !\u1|oCoord_Y[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(5),
	datad => VCC,
	cin => \u1|oCoord_Y[4]~15\,
	combout => \u1|oCoord_Y[5]~16_combout\,
	cout => \u1|oCoord_Y[5]~17\);

-- Location: FF_X29_Y10_N21
\u1|oCoord_Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[5]~16_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(5));

-- Location: FF_X29_Y10_N19
\u1|oCoord_Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[4]~14_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(4));

-- Location: LCCOMB_X28_Y10_N0
\LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan7~0_combout\ = (!\u1|oCoord_Y\(5) & (((!\LessThan6~2_combout\ & !\u1|oCoord_Y\(3))) # (!\u1|oCoord_Y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan6~2_combout\,
	datab => \u1|oCoord_Y\(3),
	datac => \u1|oCoord_Y\(5),
	datad => \u1|oCoord_Y\(4),
	combout => \LessThan7~0_combout\);

-- Location: LCCOMB_X29_Y10_N22
\u1|oCoord_Y[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[6]~18_combout\ = (\u1|V_Cont\(6) & (\u1|oCoord_Y[5]~17\ & VCC)) # (!\u1|V_Cont\(6) & (!\u1|oCoord_Y[5]~17\))
-- \u1|oCoord_Y[6]~19\ = CARRY((!\u1|V_Cont\(6) & !\u1|oCoord_Y[5]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(6),
	datad => VCC,
	cin => \u1|oCoord_Y[5]~17\,
	combout => \u1|oCoord_Y[6]~18_combout\,
	cout => \u1|oCoord_Y[6]~19\);

-- Location: LCCOMB_X29_Y10_N24
\u1|oCoord_Y[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[7]~20_combout\ = (\u1|V_Cont\(7) & ((GND) # (!\u1|oCoord_Y[6]~19\))) # (!\u1|V_Cont\(7) & (\u1|oCoord_Y[6]~19\ $ (GND)))
-- \u1|oCoord_Y[7]~21\ = CARRY((\u1|V_Cont\(7)) # (!\u1|oCoord_Y[6]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|V_Cont\(7),
	datad => VCC,
	cin => \u1|oCoord_Y[6]~19\,
	combout => \u1|oCoord_Y[7]~20_combout\,
	cout => \u1|oCoord_Y[7]~21\);

-- Location: LCCOMB_X29_Y10_N26
\u1|oCoord_Y[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[8]~22_combout\ = (\u1|V_Cont\(8) & (\u1|oCoord_Y[7]~21\ & VCC)) # (!\u1|V_Cont\(8) & (!\u1|oCoord_Y[7]~21\))
-- \u1|oCoord_Y[8]~23\ = CARRY((!\u1|V_Cont\(8) & !\u1|oCoord_Y[7]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|V_Cont\(8),
	datad => VCC,
	cin => \u1|oCoord_Y[7]~21\,
	combout => \u1|oCoord_Y[8]~22_combout\,
	cout => \u1|oCoord_Y[8]~23\);

-- Location: LCCOMB_X29_Y10_N28
\u1|oCoord_Y[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[9]~24_combout\ = \u1|oCoord_Y[8]~23\ $ (\u1|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|V_Cont\(9),
	cin => \u1|oCoord_Y[8]~23\,
	combout => \u1|oCoord_Y[9]~24_combout\);

-- Location: FF_X29_Y10_N29
\u1|oCoord_Y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[9]~24_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(9));

-- Location: FF_X29_Y10_N25
\u1|oCoord_Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[7]~20_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(7));

-- Location: FF_X29_Y10_N23
\u1|oCoord_Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[6]~18_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(6));

-- Location: LCCOMB_X29_Y10_N8
\LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~1_combout\ = ((!\u1|oCoord_Y\(5)) # (!\u1|oCoord_Y\(6))) # (!\u1|oCoord_Y\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|oCoord_Y\(7),
	datac => \u1|oCoord_Y\(6),
	datad => \u1|oCoord_Y\(5),
	combout => \LessThan6~1_combout\);

-- Location: LCCOMB_X29_Y10_N0
\u1|oCoord_Y[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_Y[1]~26_combout\ = !\u1|V_Cont\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|V_Cont\(1),
	combout => \u1|oCoord_Y[1]~26_combout\);

-- Location: FF_X29_Y10_N1
\u1|oCoord_Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[1]~26_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(1));

-- Location: FF_X29_Y10_N15
\u1|oCoord_Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[2]~10_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(2));

-- Location: LCCOMB_X29_Y10_N2
\LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~0_combout\ = (!\u1|oCoord_Y\(3) & (!\u1|oCoord_Y\(4) & ((!\u1|oCoord_Y\(2)) # (!\u1|oCoord_Y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_Y\(3),
	datab => \u1|oCoord_Y\(1),
	datac => \u1|oCoord_Y\(2),
	datad => \u1|oCoord_Y\(4),
	combout => \LessThan6~0_combout\);

-- Location: LCCOMB_X29_Y10_N10
\Pre_Read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pre_Read~0_combout\ = (!\u1|oCoord_Y\(9) & ((\u1|oCoord_Y\(8)) # ((!\LessThan6~1_combout\ & !\LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_Y\(8),
	datab => \u1|oCoord_Y\(9),
	datac => \LessThan6~1_combout\,
	datad => \LessThan6~0_combout\,
	combout => \Pre_Read~0_combout\);

-- Location: FF_X29_Y10_N27
\u1|oCoord_Y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_Y[8]~22_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_Y\(8));

-- Location: LCCOMB_X28_Y10_N2
\LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan7~1_combout\ = (\u1|oCoord_Y\(6) & (\u1|oCoord_Y\(7) & \u1|oCoord_Y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|oCoord_Y\(6),
	datac => \u1|oCoord_Y\(7),
	datad => \u1|oCoord_Y\(8),
	combout => \LessThan7~1_combout\);

-- Location: LCCOMB_X28_Y10_N24
\Pre_Read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pre_Read~1_combout\ = (\Pre_Read~0_combout\ & ((\LessThan7~0_combout\) # (!\LessThan7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan7~0_combout\,
	datac => \Pre_Read~0_combout\,
	datad => \LessThan7~1_combout\,
	combout => \Pre_Read~1_combout\);

-- Location: LCCOMB_X31_Y10_N2
\Pre_Read~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pre_Read~4_combout\ = (\Pre_Read~1_combout\ & ((\u1|oCoord_X\(9) & (!\u1|oCoord_X\(8) & !\Pre_Read~3_combout\)) # (!\u1|oCoord_X\(9) & (\u1|oCoord_X\(8) & \Pre_Read~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_X\(9),
	datab => \u1|oCoord_X\(8),
	datac => \Pre_Read~3_combout\,
	datad => \Pre_Read~1_combout\,
	combout => \Pre_Read~4_combout\);

-- Location: LCCOMB_X28_Y10_N28
\LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (!\u1|oCoord_Y\(5) & (((!\u1|oCoord_Y\(4)) # (!\u1|oCoord_Y\(3))) # (!\LessThan6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan6~2_combout\,
	datab => \u1|oCoord_Y\(3),
	datac => \u1|oCoord_Y\(5),
	datad => \u1|oCoord_Y\(4),
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X31_Y10_N22
\u1|oCoord_X[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[9]~22_combout\ = \u1|H_Cont\(9) $ (!\u1|oCoord_X[8]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|H_Cont\(9),
	cin => \u1|oCoord_X[8]~21\,
	combout => \u1|oCoord_X[9]~22_combout\);

-- Location: FF_X31_Y10_N23
\u1|oCoord_X[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[9]~22_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(9));

-- Location: LCCOMB_X30_Y11_N30
\u1|oCoord_X[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oCoord_X[1]~24_combout\ = !\u1|H_Cont\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|H_Cont\(1),
	combout => \u1|oCoord_X[1]~24_combout\);

-- Location: FF_X30_Y11_N31
\u1|oCoord_X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[1]~24_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(1));

-- Location: FF_X31_Y10_N9
\u1|oCoord_X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[2]~8_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(2));

-- Location: LCCOMB_X31_Y10_N28
\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u1|oCoord_X\(3)) # ((\u1|oCoord_X\(1) & \u1|oCoord_X\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_X\(3),
	datab => \u1|oCoord_X\(1),
	datac => \u1|oCoord_X\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X31_Y10_N15
\u1|oCoord_X[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[5]~14_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(5));

-- Location: FF_X31_Y10_N13
\u1|oCoord_X[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|oCoord_X[4]~12_combout\,
	clrn => \u2|oRST_3~q\,
	ena => \u1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|oCoord_X\(4));

-- Location: LCCOMB_X31_Y10_N26
\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\u1|oCoord_X\(5) & \u1|oCoord_X\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u1|oCoord_X\(5),
	datad => \u1|oCoord_X\(4),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: LCCOMB_X31_Y10_N0
\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\ = (\u1|oCoord_X\(7)) # ((\u1|oCoord_X\(8) & ((\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\) # (\u1|oCoord_X\(6)))) # (!\u1|oCoord_X\(8) & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & \u1|oCoord_X\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oCoord_X\(7),
	datab => \u1|oCoord_X\(8),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datad => \u1|oCoord_X\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\);

-- Location: LCCOMB_X31_Y10_N30
\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3_combout\ = (\Pre_Read~0_combout\ & ((\u1|oCoord_X\(8) & (!\u1|oCoord_X\(9) & \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\)) # (!\u1|oCoord_X\(8) & (\u1|oCoord_X\(9) & 
-- !\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~0_combout\,
	datab => \u1|oCoord_X\(8),
	datac => \u1|oCoord_X\(9),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3_combout\);

-- Location: LCCOMB_X25_Y6_N14
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X25_Y6_N15
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LCCOMB_X26_Y6_N30
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X28_Y6_N20
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X28_Y6_N21
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: LCCOMB_X28_Y6_N30
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X28_Y6_N31
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: LCCOMB_X26_Y5_N24
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X26_Y5_N25
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: LCCOMB_X26_Y5_N26
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X26_Y5_N27
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: LCCOMB_X28_Y6_N2
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1) $ 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X28_Y6_N3
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LCCOMB_X28_Y6_N18
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X28_Y6_N19
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: LCCOMB_X28_Y6_N4
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: FF_X26_Y6_N29
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LCCOMB_X26_Y6_N28
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X25_Y6_N8
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X25_Y6_N9
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LCCOMB_X28_Y6_N16
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X28_Y6_N14
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X28_Y6_N15
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: LCCOMB_X25_Y6_N20
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X25_Y6_N21
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: LCCOMB_X26_Y5_N20
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\);

-- Location: LCCOMB_X26_Y5_N22
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X26_Y5_N23
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: FF_X26_Y5_N29
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X25_Y16_N30
\u6|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|Equal7~1_combout\ = (\u6|ST\(2) & (\u6|ST\(0) & (\u6|Equal7~0_combout\ & !\u6|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|ST\(2),
	datab => \u6|ST\(0),
	datac => \u6|Equal7~0_combout\,
	datad => \u6|ST\(8),
	combout => \u6|Equal7~1_combout\);

-- Location: LCCOMB_X28_Y15_N8
\u6|OUT_VALID~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|OUT_VALID~0_combout\ = (\u6|Read~q\ & ((\u6|Equal7~1_combout\) # ((\u6|OUT_VALID~q\ & \u6|Equal4~0_combout\)))) # (!\u6|Read~q\ & (((\u6|OUT_VALID~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|Read~q\,
	datab => \u6|Equal7~1_combout\,
	datac => \u6|OUT_VALID~q\,
	datad => \u6|Equal4~0_combout\,
	combout => \u6|OUT_VALID~0_combout\);

-- Location: FF_X28_Y15_N9
\u6|OUT_VALID\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|OUT_VALID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|OUT_VALID~q\);

-- Location: LCCOMB_X23_Y7_N4
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X23_Y7_N5
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X22_Y7_N18
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X22_Y7_N19
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LCCOMB_X23_Y7_N0
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X23_Y7_N1
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X28_Y6_N24
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X28_Y6_N25
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X24_Y7_N12
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\);

-- Location: FF_X24_Y7_N13
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0));

-- Location: FF_X23_Y7_N11
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0));

-- Location: FF_X26_Y6_N31
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X23_Y6_N17
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3));

-- Location: FF_X23_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X23_Y7_N10
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X23_Y7_N26
\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: FF_X23_Y7_N27
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X28_Y6_N28
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: FF_X28_Y6_N29
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X24_Y7_N30
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X24_Y7_N31
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6));

-- Location: FF_X23_Y7_N17
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X26_Y5_N12
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: FF_X26_Y5_N13
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: FF_X23_Y7_N15
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9));

-- Location: LCCOMB_X23_Y7_N20
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(9),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\);

-- Location: FF_X23_Y7_N21
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9));

-- Location: LCCOMB_X23_Y7_N16
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9) & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9)) # 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(9),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X22_Y7_N12
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X22_Y7_N13
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LCCOMB_X24_Y7_N0
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X24_Y7_N1
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X28_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X24_Y7_N11
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4));

-- Location: FF_X23_Y7_N9
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4));

-- Location: LCCOMB_X26_Y5_N30
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\);

-- Location: FF_X26_Y5_N31
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X24_Y7_N16
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\);

-- Location: FF_X24_Y7_N17
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7));

-- Location: LCCOMB_X23_Y7_N6
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(7),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\);

-- Location: FF_X23_Y7_N7
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7));

-- Location: LCCOMB_X23_Y7_N8
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7)) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4) $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(7),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: FF_X24_Y7_N15
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10));

-- Location: FF_X23_Y7_N29
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(10),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10));

-- Location: LCCOMB_X26_Y5_N18
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X26_Y5_N6
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X26_Y5_N7
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: FF_X26_Y5_N15
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X24_Y7_N24
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\);

-- Location: FF_X24_Y7_N25
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8));

-- Location: LCCOMB_X23_Y7_N18
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\);

-- Location: FF_X23_Y7_N19
\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8));

-- Location: LCCOMB_X23_Y7_N28
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8)) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10) $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(10),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X23_Y7_N2
\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # ((\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X23_Y7_N24
\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u6|RD_MASK\(1) & (\u6|OUT_VALID~q\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|RD_MASK\(1),
	datab => \u6|OUT_VALID~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: LCCOMB_X22_Y7_N22
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X22_Y7_N23
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LCCOMB_X22_Y7_N2
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X22_Y7_N0
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X22_Y7_N6
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X22_Y7_N7
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LCCOMB_X22_Y7_N8
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X22_Y7_N9
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LCCOMB_X21_Y7_N8
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X21_Y7_N9
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2));

-- Location: LCCOMB_X22_Y7_N24
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1) $ 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X22_Y7_N25
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: LCCOMB_X22_Y7_N10
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X22_Y7_N4
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X22_Y7_N5
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LCCOMB_X22_Y7_N28
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X22_Y7_N29
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: LCCOMB_X21_Y7_N10
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X21_Y7_N22
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X21_Y7_N23
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: LCCOMB_X21_Y7_N20
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\);

-- Location: FF_X21_Y7_N21
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\);

-- Location: LCCOMB_X21_Y7_N2
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X21_Y7_N14
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\);

-- Location: FF_X21_Y7_N15
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\);

-- Location: LCCOMB_X21_Y7_N0
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & 
-- (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X21_Y7_N24
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\);

-- Location: FF_X21_Y7_N25
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\);

-- Location: LCCOMB_X22_Y7_N20
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X22_Y7_N21
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X22_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\);

-- Location: FF_X22_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X26_Y6_N26
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\);

-- Location: FF_X26_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10));

-- Location: FF_X26_Y6_N9
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(10),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10));

-- Location: LCCOMB_X22_Y7_N26
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X22_Y7_N27
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X24_Y6_N23
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X25_Y6_N18
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\);

-- Location: FF_X25_Y6_N19
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8));

-- Location: LCCOMB_X26_Y6_N10
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\);

-- Location: FF_X26_Y6_N11
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8));

-- Location: LCCOMB_X26_Y6_N8
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8)) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(10) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(10),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(8),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X24_Y7_N2
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X24_Y7_N3
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X24_Y6_N26
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X24_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X25_Y6_N17
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7));

-- Location: FF_X26_Y6_N5
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(7),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7));

-- Location: LCCOMB_X24_Y6_N24
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X24_Y6_N25
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X25_Y6_N22
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\);

-- Location: FF_X25_Y6_N23
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4));

-- Location: LCCOMB_X26_Y6_N6
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(4),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\);

-- Location: FF_X26_Y6_N7
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4));

-- Location: LCCOMB_X26_Y6_N4
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4)) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(7),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(4),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: FF_X22_Y7_N17
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X24_Y6_N4
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X24_Y6_N5
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X25_Y6_N29
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2));

-- Location: LCCOMB_X26_Y6_N2
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\);

-- Location: FF_X26_Y6_N3
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2));

-- Location: FF_X23_Y7_N23
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X24_Y6_N3
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X24_Y6_N16
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\);

-- Location: FF_X24_Y6_N17
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5));

-- Location: FF_X26_Y6_N19
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(5),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5));

-- Location: LCCOMB_X28_Y6_N10
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\ & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X28_Y6_N8
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X28_Y6_N9
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LCCOMB_X28_Y6_N6
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X28_Y6_N7
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X26_Y6_N18
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5)) # (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(2),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(5),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X26_Y6_N14
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X25_Y6_N10
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X25_Y6_N11
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X25_Y6_N6
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\);

-- Location: FF_X25_Y6_N7
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1));

-- Location: FF_X26_Y6_N21
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(1),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1));

-- Location: LCCOMB_X22_Y7_N14
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X22_Y7_N15
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	ena => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X24_Y6_N15
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X25_Y6_N26
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\);

-- Location: FF_X25_Y6_N27
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3));

-- Location: FF_X26_Y6_N1
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(3),
	clrn => \u2|oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3));

-- Location: LCCOMB_X25_Y6_N12
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X25_Y6_N13
\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X25_Y6_N24
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\);

-- Location: FF_X25_Y6_N25
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0));

-- Location: LCCOMB_X26_Y6_N24
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\);

-- Location: FF_X26_Y6_N25
\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout\,
	clrn => \u2|oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0));

-- Location: LCCOMB_X26_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3)) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(3),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X26_Y6_N20
\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) = (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a\(1),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0));

-- Location: LCCOMB_X26_Y6_N16
\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\ = (\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & 
-- ((\LessThan3~0_combout\) # (!\LessThan7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan7~1_combout\,
	datab => \LessThan3~0_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~3_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\);

-- Location: LCCOMB_X25_Y6_N2
\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9) $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(9),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout\);

-- Location: LCCOMB_X28_Y6_N22
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: LCCOMB_X26_Y5_N0
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: M9K_X27_Y5_N0
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \u6|read_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~4_combout\,
	clk0 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	clr1 => \u2|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\,
	portaaddr => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\,
	portbaddr => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y11_N10
\u1|oVGA_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R~0_combout\ = (\u1|H_Cont\(9) & (((!\u1|H_Cont\(7) & \u1|Equal0~0_combout\)) # (!\u1|H_Cont\(8)))) # (!\u1|H_Cont\(9) & ((\u1|H_Cont\(8)) # ((\u1|H_Cont\(7) & !\u1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|H_Cont\(9),
	datab => \u1|H_Cont\(7),
	datac => \u1|H_Cont\(8),
	datad => \u1|Equal0~0_combout\,
	combout => \u1|oVGA_R~0_combout\);

-- Location: LCCOMB_X30_Y11_N24
\u1|oVGA_R~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R~1_combout\ = (!\u1|LessThan4~2_combout\ & (\u1|oVGA_R~0_combout\ & ((!\u1|V_Cont\(9)) # (!\u1|LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan5~0_combout\,
	datab => \u1|V_Cont\(9),
	datac => \u1|LessThan4~2_combout\,
	datad => \u1|oVGA_R~0_combout\,
	combout => \u1|oVGA_R~1_combout\);

-- Location: LCCOMB_X26_Y12_N24
\u1|oVGA_R[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R[0]~2_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_R[0]~2_combout\);

-- Location: LCCOMB_X26_Y12_N10
\u1|oVGA_R[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R[1]~3_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_R[1]~3_combout\);

-- Location: LCCOMB_X26_Y12_N12
\u1|oVGA_R[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R[2]~4_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_R[2]~4_combout\);

-- Location: LCCOMB_X26_Y12_N22
\u1|oVGA_R[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R[3]~5_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3))) # (!\Pre_Read~4_combout\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_R[3]~5_combout\);

-- Location: LCCOMB_X26_Y12_N4
\u1|oVGA_R[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_R[4]~6_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	datad => \Pre_Read~4_combout\,
	combout => \u1|oVGA_R[4]~6_combout\);

-- Location: LCCOMB_X26_Y12_N6
\u1|oVGA_G[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[0]~0_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_G[0]~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\u1|oVGA_G[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[1]~1_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datad => \u1|oVGA_R~1_combout\,
	combout => \u1|oVGA_G[1]~1_combout\);

-- Location: LCCOMB_X26_Y12_N2
\u1|oVGA_G[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[2]~2_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) # (!\Pre_Read~4_combout\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	datad => \Pre_Read~4_combout\,
	combout => \u1|oVGA_G[2]~2_combout\);

-- Location: LCCOMB_X26_Y12_N28
\u1|oVGA_G[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[3]~3_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	datad => \Pre_Read~4_combout\,
	combout => \u1|oVGA_G[3]~3_combout\);

-- Location: IOIBUF_X28_Y0_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: FF_X30_Y7_N25
\u6|mDATAOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRAM_DQ[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(9));

-- Location: IOIBUF_X23_Y0_N1
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: LCCOMB_X26_Y4_N2
\u6|mDATAOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[10]~feeder_combout\ = \DRAM_DQ[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[10]~input_o\,
	combout => \u6|mDATAOUT[10]~feeder_combout\);

-- Location: FF_X26_Y4_N3
\u6|mDATAOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(10));

-- Location: IOIBUF_X25_Y0_N22
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: LCCOMB_X26_Y7_N20
\u6|mDATAOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[11]~feeder_combout\ = \DRAM_DQ[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[11]~input_o\,
	combout => \u6|mDATAOUT[11]~feeder_combout\);

-- Location: FF_X26_Y7_N21
\u6|mDATAOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(11));

-- Location: IOIBUF_X21_Y0_N1
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: LCCOMB_X25_Y4_N12
\u6|mDATAOUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[12]~feeder_combout\ = \DRAM_DQ[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[12]~input_o\,
	combout => \u6|mDATAOUT[12]~feeder_combout\);

-- Location: FF_X25_Y4_N13
\u6|mDATAOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(12));

-- Location: IOIBUF_X21_Y0_N8
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: LCCOMB_X26_Y8_N0
\u6|mDATAOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[13]~feeder_combout\ = \DRAM_DQ[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[13]~input_o\,
	combout => \u6|mDATAOUT[13]~feeder_combout\);

-- Location: FF_X26_Y8_N1
\u6|mDATAOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(13));

-- Location: IOIBUF_X23_Y0_N8
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: LCCOMB_X23_Y3_N20
\u6|mDATAOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[14]~feeder_combout\ = \DRAM_DQ[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[14]~input_o\,
	combout => \u6|mDATAOUT[14]~feeder_combout\);

-- Location: FF_X23_Y3_N21
\u6|mDATAOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(14));

-- Location: IOIBUF_X23_Y0_N15
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: LCCOMB_X25_Y4_N10
\u6|mDATAOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|mDATAOUT[15]~feeder_combout\ = \DRAM_DQ[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM_DQ[15]~input_o\,
	combout => \u6|mDATAOUT[15]~feeder_combout\);

-- Location: FF_X25_Y4_N11
\u6|mDATAOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u6|mDATAOUT[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|mDATAOUT\(15));

-- Location: M9K_X27_Y14_N0
\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \u6|read_fifo1|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \Equal2~0_combout\,
	portadatain => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\,
	portaaddr => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\,
	portbaddr => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y6_N0
\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \u6|read_fifo2|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~4_combout\,
	clk0 => \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_clock_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~4_combout\,
	clr1 => \u2|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTADATAIN_bus\,
	portaaddr => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTAADDR_bus\,
	portbaddr => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y13_N18
\u1|oVGA_G[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[4]~4_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oVGA_R~1_combout\,
	datab => \Pre_Read~4_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u1|oVGA_G[4]~4_combout\);

-- Location: LCCOMB_X28_Y10_N26
\u1|oVGA_G[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_G[5]~5_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) # (!\Pre_Read~4_combout\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~4_combout\,
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u1|oVGA_G[5]~5_combout\);

-- Location: LCCOMB_X28_Y10_N16
\u1|oVGA_B[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_B[0]~0_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~4_combout\,
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u1|oVGA_B[0]~0_combout\);

-- Location: LCCOMB_X28_Y10_N22
\u1|oVGA_B[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_B[1]~1_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12))) # (!\Pre_Read~4_combout\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~4_combout\,
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u1|oVGA_B[1]~1_combout\);

-- Location: LCCOMB_X26_Y14_N14
\u1|oVGA_B[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_B[2]~2_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) # (!\Pre_Read~4_combout\ & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	datab => \Pre_Read~4_combout\,
	datac => \u1|oVGA_R~1_combout\,
	datad => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u1|oVGA_B[2]~2_combout\);

-- Location: LCCOMB_X28_Y10_N8
\u1|oVGA_B[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_B[3]~3_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~4_combout\,
	datab => \u1|oVGA_R~1_combout\,
	datac => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u1|oVGA_B[3]~3_combout\);

-- Location: LCCOMB_X28_Y10_N30
\u1|oVGA_B[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|oVGA_B[4]~4_combout\ = (\u1|oVGA_R~1_combout\ & ((\Pre_Read~4_combout\ & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15)))) # (!\Pre_Read~4_combout\ & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pre_Read~4_combout\,
	datab => \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	datac => \u1|oVGA_R~1_combout\,
	datad => \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u1|oVGA_B[4]~4_combout\);

-- Location: LCCOMB_X18_Y11_N6
\cmos1_reg_config_inst|u1|sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|sclk~0_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(4) & (\cmos1_reg_config_inst|u1|cyc_count\(0) $ (!\cmos1_reg_config_inst|u1|cyc_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(0),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(2),
	combout => \cmos1_reg_config_inst|u1|sclk~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\cmos1_reg_config_inst|u1|sclk~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|sclk~2_combout\ = (\cmos1_reg_config_inst|u1|sclk~1_combout\ & ((\cmos1_reg_config_inst|u1|sclk~0_combout\ & ((!\cmos1_reg_config_inst|u1|cyc_count\(1)))) # (!\cmos1_reg_config_inst|u1|sclk~0_combout\ & 
-- (\cmos1_reg_config_inst|u1|sclk~q\)))) # (!\cmos1_reg_config_inst|u1|sclk~1_combout\ & (((\cmos1_reg_config_inst|u1|sclk~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|sclk~1_combout\,
	datab => \cmos1_reg_config_inst|u1|sclk~0_combout\,
	datac => \cmos1_reg_config_inst|u1|sclk~q\,
	datad => \cmos1_reg_config_inst|u1|cyc_count\(1),
	combout => \cmos1_reg_config_inst|u1|sclk~2_combout\);

-- Location: FF_X19_Y12_N9
\cmos1_reg_config_inst|u1|sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos1_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos1_reg_config_inst|u1|sclk~2_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos1_reg_config_inst|u1|sclk~q\);

-- Location: LCCOMB_X18_Y11_N8
\cmos1_reg_config_inst|u1|i2c_sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|i2c_sclk~0_combout\ = (\cmos1_reg_config_inst|u1|cyc_count\(3) & ((\cmos1_reg_config_inst|u1|cyc_count\(4) & (\cmos1_reg_config_inst|u1|cyc_count\(2) & \cmos1_reg_config_inst|u1|cyc_count\(5))) # 
-- (!\cmos1_reg_config_inst|u1|cyc_count\(4) & ((!\cmos1_reg_config_inst|u1|cyc_count\(5)))))) # (!\cmos1_reg_config_inst|u1|cyc_count\(3) & (((!\cmos1_reg_config_inst|u1|cyc_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos1_reg_config_inst|u1|cyc_count\(2),
	datab => \cmos1_reg_config_inst|u1|cyc_count\(3),
	datac => \cmos1_reg_config_inst|u1|cyc_count\(4),
	datad => \cmos1_reg_config_inst|u1|cyc_count\(5),
	combout => \cmos1_reg_config_inst|u1|i2c_sclk~0_combout\);

-- Location: LCCOMB_X17_Y9_N4
\cmos1_reg_config_inst|u1|i2c_sclk\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos1_reg_config_inst|u1|i2c_sclk~combout\ = ((!\cmos1_reg_config_inst|clock_20k~q\ & !\cmos1_reg_config_inst|u1|i2c_sclk~0_combout\)) # (!\cmos1_reg_config_inst|u1|sclk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos1_reg_config_inst|clock_20k~q\,
	datac => \cmos1_reg_config_inst|u1|sclk~q\,
	datad => \cmos1_reg_config_inst|u1|i2c_sclk~0_combout\,
	combout => \cmos1_reg_config_inst|u1|i2c_sclk~combout\);

-- Location: LCCOMB_X19_Y15_N28
\cmos2_reg_config_inst|u1|sclk~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|sclk~1_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(1) & (\cmos2_reg_config_inst|u1|cyc_count\(2) & (\cmos2_reg_config_inst|u1|cyc_count\(5) $ (!\cmos2_reg_config_inst|u1|cyc_count\(3))))) # 
-- (!\cmos2_reg_config_inst|u1|cyc_count\(1) & (\cmos2_reg_config_inst|u1|cyc_count\(3) & (\cmos2_reg_config_inst|u1|cyc_count\(5) $ (!\cmos2_reg_config_inst|u1|cyc_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(3),
	combout => \cmos2_reg_config_inst|u1|sclk~1_combout\);

-- Location: LCCOMB_X19_Y15_N18
\cmos2_reg_config_inst|u1|sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|sclk~0_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(4) & (\cmos2_reg_config_inst|u1|cyc_count\(2) $ (!\cmos2_reg_config_inst|u1|cyc_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(0),
	combout => \cmos2_reg_config_inst|u1|sclk~0_combout\);

-- Location: LCCOMB_X19_Y15_N14
\cmos2_reg_config_inst|u1|sclk~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|sclk~2_combout\ = (\cmos2_reg_config_inst|u1|sclk~1_combout\ & ((\cmos2_reg_config_inst|u1|sclk~0_combout\ & (!\cmos2_reg_config_inst|u1|cyc_count\(1))) # (!\cmos2_reg_config_inst|u1|sclk~0_combout\ & 
-- ((\cmos2_reg_config_inst|u1|sclk~q\))))) # (!\cmos2_reg_config_inst|u1|sclk~1_combout\ & (((\cmos2_reg_config_inst|u1|sclk~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(1),
	datab => \cmos2_reg_config_inst|u1|sclk~1_combout\,
	datac => \cmos2_reg_config_inst|u1|sclk~q\,
	datad => \cmos2_reg_config_inst|u1|sclk~0_combout\,
	combout => \cmos2_reg_config_inst|u1|sclk~2_combout\);

-- Location: FF_X19_Y15_N15
\cmos2_reg_config_inst|u1|sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmos2_reg_config_inst|clock_20k~clkctrl_outclk\,
	d => \cmos2_reg_config_inst|u1|sclk~2_combout\,
	clrn => \u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmos2_reg_config_inst|u1|sclk~q\);

-- Location: LCCOMB_X19_Y15_N24
\cmos2_reg_config_inst|u1|i2c_sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|i2c_sclk~0_combout\ = (\cmos2_reg_config_inst|u1|cyc_count\(4) & ((\cmos2_reg_config_inst|u1|cyc_count\(5) & (\cmos2_reg_config_inst|u1|cyc_count\(2) & \cmos2_reg_config_inst|u1|cyc_count\(3))) # 
-- (!\cmos2_reg_config_inst|u1|cyc_count\(5) & ((!\cmos2_reg_config_inst|u1|cyc_count\(3)))))) # (!\cmos2_reg_config_inst|u1|cyc_count\(4) & (!\cmos2_reg_config_inst|u1|cyc_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmos2_reg_config_inst|u1|cyc_count\(4),
	datab => \cmos2_reg_config_inst|u1|cyc_count\(5),
	datac => \cmos2_reg_config_inst|u1|cyc_count\(2),
	datad => \cmos2_reg_config_inst|u1|cyc_count\(3),
	combout => \cmos2_reg_config_inst|u1|i2c_sclk~0_combout\);

-- Location: LCCOMB_X19_Y15_N0
\cmos2_reg_config_inst|u1|i2c_sclk\ : cycloneive_lcell_comb
-- Equation(s):
-- \cmos2_reg_config_inst|u1|i2c_sclk~combout\ = ((!\cmos2_reg_config_inst|clock_20k~q\ & !\cmos2_reg_config_inst|u1|i2c_sclk~0_combout\)) # (!\cmos2_reg_config_inst|u1|sclk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmos2_reg_config_inst|clock_20k~q\,
	datac => \cmos2_reg_config_inst|u1|sclk~q\,
	datad => \cmos2_reg_config_inst|u1|i2c_sclk~0_combout\,
	combout => \cmos2_reg_config_inst|u1|i2c_sclk~combout\);

-- Location: IOIBUF_X34_Y17_N1
\CMOS1_SDA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => CMOS1_SDA,
	o => \CMOS1_SDA~input_o\);

-- Location: IOIBUF_X13_Y24_N8
\CMOS2_SDA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => CMOS2_SDA,
	o => \CMOS2_SDA~input_o\);
END structure;


