Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug 25 20:18:18 2018
| Host         : fabrice-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     14 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+-----------------------------------+------------------+----------------+
|  mydisplay/clk1s   |                               |                                   |                1 |              2 |
|  clk100M_IBUF_BUFG | displayVga/v_count[6]_i_2_n_0 | displayVga/v_count[6]_i_1_n_0     |                3 |             14 |
|  mydisplay/clk1k   |                               |                                   |                4 |             14 |
|  clk100M_IBUF_BUFG | pix_stb                       | displayVga/h_count                |                4 |             20 |
|  clk100M_IBUF_BUFG |                               |                                   |                6 |             22 |
|  mydisplay/clk1k   |                               | mydisplay/show_counter[3]         |                3 |             24 |
|  clk100M_IBUF_BUFG |                               | mydisplay/sec_count[31]_i_1_n_0   |                8 |             62 |
|  clk100M_IBUF_BUFG |                               | mydisplay/local_count[31]_i_1_n_0 |                9 |             64 |
+--------------------+-------------------------------+-----------------------------------+------------------+----------------+


