ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f2xx_hal_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCC_DeInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCC_DeInit:
  25              	.LFB72:
  26              		.file 1 "Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c"
   1:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
   2:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @file    stm32f2xx_hal_rcc.c
   4:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
  11:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  26:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  31:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 2


  33:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  36:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  48:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  53:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
  57:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
  60:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
  65:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   ******************************************************************************
  66:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
  67:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  68:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #include "stm32f2xx_hal.h"
  70:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  71:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @addtogroup STM32F2xx_HAL_Driver
  72:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
  73:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
  74:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  75:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
  78:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
  79:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  80:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  82:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  85:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
  86:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
  87:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s */
  88:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  89:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 3


  90:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  91:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  92:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  93:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  94:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  95:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  96:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  97:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
  98:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @}
  99:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 100:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 101:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 102:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 103:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
 104:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 105:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 106:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @}
 107:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 108:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 109:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 110:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 111:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 112:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *  @{
 113:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 114:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 115:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 116:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 117:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  *
 118:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** @verbatim
 119:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  ===============================================================================
 120:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 121:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  ===============================================================================
 122:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
 123:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 124:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 125:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        and APB2).
 126:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 127:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 128:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 129:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              the PLL as System clock source.
 130:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 131:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 132:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              clock source.
 133:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 134:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 135:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 136:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 137:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 138:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 139:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 140:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 120 MHz)
 141:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 142:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 143:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 144:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 145:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 146:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 4


 147:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M3 NMI
 148:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 149:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 150:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 151:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 152:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 153:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 154:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 155:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 156:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 157:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 158:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              HSE and PLL.
 159:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 160:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 161:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 162:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 163:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 164:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 165:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 166:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 167:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 168:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 from an external clock mapped on the I2S_CKIN pin.
 169:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 You have to use __HAL_RCC_PLLI2S_CONFIG() macro to configure this clock.
 170:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 171:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 divided by 2 to 31. You have to use __HAL_RCC_RTC_CONFIG() and __HAL_RCC_RTC_ENABLE
 172:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 macros to configure this clock.
 173:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 174:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 to work correctly, while the SDIO require a frequency equal or lower than
 175:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                 to 48. This clock is derived of the main PLL through PLLQ divider.
 176:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 177:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 178:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****          (#) For the stm32f2xx devices, the maximum
 179:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 120 MHz, PCLK2 60 MHz and PCLK1 30 MHz.
 180:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****              be adapted accordingly:
 182:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  +-------------------------------------------------------------------------------------+
 183:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 184:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |               |---------------------------------------------------------------------|
 185:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 186:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 187:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 188:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 189:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 190:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
 191:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 192:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 193:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 194:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 195:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 196:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 197:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 198:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |5WS(6CPU cycle)|      NA        |      NA        |90 < HCLK <= 108 |80 < HCLK <= 96  |
 199:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 200:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |6WS(7CPU cycle)|      NA        |      NA        |108 < HCLK <= 120|96 < HCLK <= 112 |
 201:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 202:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |       NA        |112 < HCLK <= 120|
 203:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  +-------------------------------------------------------------------------------------+
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 5


 204:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** @endverbatim
 205:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
 206:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 207:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 208:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 209:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 210:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 211:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 212:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 213:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 214:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 215:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - All interrupts disabled
 216:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 217:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - Peripheral clocks
 218:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 219:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval HAL status
 220:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 221:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 222:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
  27              		.loc 1 222 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 38B5     		push	{r3, r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 3, -16
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
 223:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
  38              		.loc 1 223 3 view .LVU1
 224:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 225:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get Start Tick*/
 226:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  39              		.loc 1 226 3 view .LVU2
  40              		.loc 1 226 15 is_stmt 0 view .LVU3
  41 0002 FFF7FEFF 		bl	HAL_GetTick
  42              	.LVL0:
  43 0006 0446     		mov	r4, r0
  44              	.LVL1:
 227:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 228:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Set HSION bit to the reset value */
 229:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  45              		.loc 1 229 3 is_stmt 1 view .LVU4
  46 0008 3E4A     		ldr	r2, .L24
  47 000a 1368     		ldr	r3, [r2]
  48 000c 43F00103 		orr	r3, r3, #1
  49 0010 1360     		str	r3, [r2]
 230:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 231:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Wait till HSI is ready */
 232:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  50              		.loc 1 232 3 view .LVU5
  51              	.LVL2:
  52              	.L2:
  53              		.loc 1 232 10 is_stmt 0 view .LVU6
  54 0012 3C4B     		ldr	r3, .L24
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 6


  55 0014 1B68     		ldr	r3, [r3]
  56              		.loc 1 232 9 view .LVU7
  57 0016 13F0020F 		tst	r3, #2
  58 001a 07D1     		bne	.L19
 233:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 234:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  59              		.loc 1 234 5 is_stmt 1 view .LVU8
  60              		.loc 1 234 10 is_stmt 0 view .LVU9
  61 001c FFF7FEFF 		bl	HAL_GetTick
  62              	.LVL3:
  63              		.loc 1 234 24 view .LVU10
  64 0020 001B     		subs	r0, r0, r4
  65              		.loc 1 234 8 view .LVU11
  66 0022 0228     		cmp	r0, #2
  67 0024 F5D9     		bls	.L2
 235:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 236:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_TIMEOUT;
  68              		.loc 1 236 14 view .LVU12
  69 0026 0323     		movs	r3, #3
  70              	.L3:
 237:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 238:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 239:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 240:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Set HSITRIM[4:0] bits to the reset value */
 241:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 242:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 243:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get Start Tick*/
 244:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 245:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 246:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Reset CFGR register (HSI is selected as system clock source) */
 247:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC->CFGR = 0x00000000u;
 248:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 249:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 250:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 251:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 252:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 253:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 254:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_TIMEOUT;
 255:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 256:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 257:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 258:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get Start Tick */
 259:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 260:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 261:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Clear CR register in 3 steps: first to clear HSEON, HSEBYP and CSSON bits */
 262:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 263:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 264:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 265:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 266:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 267:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 268:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 269:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_TIMEOUT;
 270:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 271:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 272:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 273:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get Start Tick */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 7


 274:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 275:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 276:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Second step is to clear PLLON bit */
 277:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 278:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 279:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 280:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 281:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 282:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 283:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 284:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_TIMEOUT;
 285:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 286:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 287:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 288:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Once PLL is OFF, reset PLLCFGR register to default value */
 289:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 290:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 291:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get Start Tick */
 292:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 293:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 294:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Third step is to clear PLLI2SON bit */
 295:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 296:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 297:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Wait till PLLI2S is disabled */
 298:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 299:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 300:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 301:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 302:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_TIMEOUT;
 303:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 304:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 305:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 306:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Once PLLI2S is OFF, reset PLLI2SCFGR register to default value */
 307:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 308:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 309:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Disable all interrupts */
 310:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC->CIR = 0x00000000u;
 311:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 312:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Clear all flags */
 313:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC->CSR = 0xFFFFFFFFu;
 314:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 315:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 316:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 317:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 318:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 319:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 320:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 321:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     return HAL_ERROR;
 322:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 323:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
 324:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 325:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     return HAL_OK;
 326:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 327:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
  71              		.loc 1 327 1 view .LVU13
  72 0028 1846     		mov	r0, r3
  73 002a 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 8


  74              	.LVL4:
  75              	.L19:
 241:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  76              		.loc 1 241 3 is_stmt 1 view .LVU14
  77 002c 354D     		ldr	r5, .L24
  78 002e 2B68     		ldr	r3, [r5]
  79 0030 43F08003 		orr	r3, r3, #128
  80 0034 2B60     		str	r3, [r5]
 244:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  81              		.loc 1 244 3 view .LVU15
 244:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  82              		.loc 1 244 15 is_stmt 0 view .LVU16
  83 0036 FFF7FEFF 		bl	HAL_GetTick
  84              	.LVL5:
  85 003a 0446     		mov	r4, r0
  86              	.LVL6:
 247:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  87              		.loc 1 247 3 is_stmt 1 view .LVU17
 247:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
  88              		.loc 1 247 13 is_stmt 0 view .LVU18
  89 003c 0023     		movs	r3, #0
  90 003e AB60     		str	r3, [r5, #8]
 250:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
  91              		.loc 1 250 3 is_stmt 1 view .LVU19
  92              	.LVL7:
  93              	.L5:
 250:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
  94              		.loc 1 250 10 is_stmt 0 view .LVU20
  95 0040 304B     		ldr	r3, .L24
  96 0042 9B68     		ldr	r3, [r3, #8]
 250:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
  97              		.loc 1 250 9 view .LVU21
  98 0044 13F00C0F 		tst	r3, #12
  99 0048 08D0     		beq	.L20
 252:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 100              		.loc 1 252 5 is_stmt 1 view .LVU22
 252:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 101              		.loc 1 252 10 is_stmt 0 view .LVU23
 102 004a FFF7FEFF 		bl	HAL_GetTick
 103              	.LVL8:
 252:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 104              		.loc 1 252 24 view .LVU24
 105 004e 001B     		subs	r0, r0, r4
 252:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 106              		.loc 1 252 8 view .LVU25
 107 0050 41F28833 		movw	r3, #5000
 108 0054 9842     		cmp	r0, r3
 109 0056 F3D9     		bls	.L5
 254:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 110              		.loc 1 254 14 view .LVU26
 111 0058 0323     		movs	r3, #3
 112 005a E5E7     		b	.L3
 113              	.L20:
 259:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 114              		.loc 1 259 3 is_stmt 1 view .LVU27
 259:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 115              		.loc 1 259 15 is_stmt 0 view .LVU28
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 9


 116 005c FFF7FEFF 		bl	HAL_GetTick
 117              	.LVL9:
 118 0060 0446     		mov	r4, r0
 119              	.LVL10:
 262:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 120              		.loc 1 262 3 is_stmt 1 view .LVU29
 121 0062 284A     		ldr	r2, .L24
 122 0064 1368     		ldr	r3, [r2]
 123 0066 23F45023 		bic	r3, r3, #851968
 124 006a 1360     		str	r3, [r2]
 265:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 125              		.loc 1 265 3 view .LVU30
 126              	.LVL11:
 127              	.L7:
 265:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 128              		.loc 1 265 10 is_stmt 0 view .LVU31
 129 006c 254B     		ldr	r3, .L24
 130 006e 1B68     		ldr	r3, [r3]
 265:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 131              		.loc 1 265 9 view .LVU32
 132 0070 13F4003F 		tst	r3, #131072
 133 0074 06D0     		beq	.L21
 267:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 134              		.loc 1 267 5 is_stmt 1 view .LVU33
 267:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 135              		.loc 1 267 10 is_stmt 0 view .LVU34
 136 0076 FFF7FEFF 		bl	HAL_GetTick
 137              	.LVL12:
 267:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 138              		.loc 1 267 24 view .LVU35
 139 007a 001B     		subs	r0, r0, r4
 267:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 140              		.loc 1 267 8 view .LVU36
 141 007c 6428     		cmp	r0, #100
 142 007e F5D9     		bls	.L7
 269:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 143              		.loc 1 269 14 view .LVU37
 144 0080 0323     		movs	r3, #3
 145 0082 D1E7     		b	.L3
 146              	.L21:
 274:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 147              		.loc 1 274 3 is_stmt 1 view .LVU38
 274:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 148              		.loc 1 274 15 is_stmt 0 view .LVU39
 149 0084 FFF7FEFF 		bl	HAL_GetTick
 150              	.LVL13:
 151 0088 0446     		mov	r4, r0
 152              	.LVL14:
 277:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 153              		.loc 1 277 3 is_stmt 1 view .LVU40
 154 008a 1E4A     		ldr	r2, .L24
 155 008c 1368     		ldr	r3, [r2]
 156 008e 23F08073 		bic	r3, r3, #16777216
 157 0092 1360     		str	r3, [r2]
 280:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 158              		.loc 1 280 3 view .LVU41
 159              	.LVL15:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 10


 160              	.L9:
 280:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 161              		.loc 1 280 10 is_stmt 0 view .LVU42
 162 0094 1B4B     		ldr	r3, .L24
 163 0096 1B68     		ldr	r3, [r3]
 280:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 164              		.loc 1 280 9 view .LVU43
 165 0098 13F0007F 		tst	r3, #33554432
 166 009c 06D0     		beq	.L22
 282:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 167              		.loc 1 282 5 is_stmt 1 view .LVU44
 282:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 168              		.loc 1 282 10 is_stmt 0 view .LVU45
 169 009e FFF7FEFF 		bl	HAL_GetTick
 170              	.LVL16:
 282:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 171              		.loc 1 282 24 view .LVU46
 172 00a2 001B     		subs	r0, r0, r4
 282:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 173              		.loc 1 282 8 view .LVU47
 174 00a4 6428     		cmp	r0, #100
 175 00a6 F5D9     		bls	.L9
 284:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 176              		.loc 1 284 14 view .LVU48
 177 00a8 0323     		movs	r3, #3
 178 00aa BDE7     		b	.L3
 179              	.L22:
 289:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 180              		.loc 1 289 3 is_stmt 1 view .LVU49
 289:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 181              		.loc 1 289 16 is_stmt 0 view .LVU50
 182 00ac 154D     		ldr	r5, .L24
 183 00ae 164B     		ldr	r3, .L24+4
 184 00b0 6B60     		str	r3, [r5, #4]
 292:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 185              		.loc 1 292 3 is_stmt 1 view .LVU51
 292:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 186              		.loc 1 292 15 is_stmt 0 view .LVU52
 187 00b2 FFF7FEFF 		bl	HAL_GetTick
 188              	.LVL17:
 189 00b6 0446     		mov	r4, r0
 190              	.LVL18:
 295:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 191              		.loc 1 295 3 is_stmt 1 view .LVU53
 192 00b8 2B68     		ldr	r3, [r5]
 193 00ba 23F08063 		bic	r3, r3, #67108864
 194 00be 2B60     		str	r3, [r5]
 298:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 195              		.loc 1 298 3 view .LVU54
 196              	.LVL19:
 197              	.L11:
 298:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 198              		.loc 1 298 10 is_stmt 0 view .LVU55
 199 00c0 104B     		ldr	r3, .L24
 200 00c2 1B68     		ldr	r3, [r3]
 298:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 201              		.loc 1 298 9 view .LVU56
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 11


 202 00c4 13F0006F 		tst	r3, #134217728
 203 00c8 06D0     		beq	.L23
 300:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 204              		.loc 1 300 5 is_stmt 1 view .LVU57
 300:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 205              		.loc 1 300 10 is_stmt 0 view .LVU58
 206 00ca FFF7FEFF 		bl	HAL_GetTick
 207              	.LVL20:
 300:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 208              		.loc 1 300 24 view .LVU59
 209 00ce 001B     		subs	r0, r0, r4
 300:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 210              		.loc 1 300 8 view .LVU60
 211 00d0 0228     		cmp	r0, #2
 212 00d2 F5D9     		bls	.L11
 302:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 213              		.loc 1 302 14 view .LVU61
 214 00d4 0323     		movs	r3, #3
 215 00d6 A7E7     		b	.L3
 216              	.L23:
 307:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 217              		.loc 1 307 3 is_stmt 1 view .LVU62
 307:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 218              		.loc 1 307 19 is_stmt 0 view .LVU63
 219 00d8 0A4B     		ldr	r3, .L24
 220 00da 0C4A     		ldr	r2, .L24+8
 221 00dc C3F88420 		str	r2, [r3, #132]
 310:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 222              		.loc 1 310 3 is_stmt 1 view .LVU64
 310:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 223              		.loc 1 310 12 is_stmt 0 view .LVU65
 224 00e0 0022     		movs	r2, #0
 225 00e2 DA60     		str	r2, [r3, #12]
 313:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 226              		.loc 1 313 3 is_stmt 1 view .LVU66
 313:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 227              		.loc 1 313 12 is_stmt 0 view .LVU67
 228 00e4 4FF0FF32 		mov	r2, #-1
 229 00e8 5A67     		str	r2, [r3, #116]
 316:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 230              		.loc 1 316 3 is_stmt 1 view .LVU68
 316:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 231              		.loc 1 316 19 is_stmt 0 view .LVU69
 232 00ea 094B     		ldr	r3, .L24+12
 233 00ec 094A     		ldr	r2, .L24+16
 234 00ee 1A60     		str	r2, [r3]
 319:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 235              		.loc 1 319 3 is_stmt 1 view .LVU70
 319:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 236              		.loc 1 319 6 is_stmt 0 view .LVU71
 237 00f0 094B     		ldr	r3, .L24+20
 238 00f2 1868     		ldr	r0, [r3]
 239 00f4 FFF7FEFF 		bl	HAL_InitTick
 240              	.LVL21:
 319:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 241              		.loc 1 319 5 view .LVU72
 242 00f8 0346     		mov	r3, r0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 12


 243 00fa 0028     		cmp	r0, #0
 244 00fc 94D0     		beq	.L3
 321:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 245              		.loc 1 321 12 view .LVU73
 246 00fe 0123     		movs	r3, #1
 247 0100 92E7     		b	.L3
 248              	.L25:
 249 0102 00BF     		.align	2
 250              	.L24:
 251 0104 00380240 		.word	1073887232
 252 0108 10300004 		.word	67121168
 253 010c 00300020 		.word	536883200
 254 0110 00000000 		.word	SystemCoreClock
 255 0114 0024F400 		.word	16000000
 256 0118 00000000 		.word	uwTickPrio
 257              		.cfi_endproc
 258              	.LFE72:
 260              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 261              		.align	1
 262              		.global	HAL_RCC_OscConfig
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu softvfp
 268              	HAL_RCC_OscConfig:
 269              	.LVL22:
 270              	.LFB73:
 328:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 329:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 330:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 331:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 332:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 333:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 334:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 335:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 336:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 337:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 338:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 339:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 340:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 341:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval HAL status
 342:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 343:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 344:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 271              		.loc 1 344 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 8
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 345:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
 275              		.loc 1 345 3 view .LVU75
 346:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 347:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check Null pointer */
 348:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 276              		.loc 1 348 3 view .LVU76
 277              		.loc 1 348 5 is_stmt 0 view .LVU77
 278 0000 0028     		cmp	r0, #0
 279 0002 00F0CA81 		beq	.L70
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 13


 344:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
 280              		.loc 1 344 1 view .LVU78
 281 0006 70B5     		push	{r4, r5, r6, lr}
 282              	.LCFI1:
 283              		.cfi_def_cfa_offset 16
 284              		.cfi_offset 4, -16
 285              		.cfi_offset 5, -12
 286              		.cfi_offset 6, -8
 287              		.cfi_offset 14, -4
 288 0008 82B0     		sub	sp, sp, #8
 289              	.LCFI2:
 290              		.cfi_def_cfa_offset 24
 291 000a 0446     		mov	r4, r0
 349:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 350:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     return HAL_ERROR;
 351:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 352:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 353:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check the parameters */
 354:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 292              		.loc 1 354 3 is_stmt 1 view .LVU79
 355:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 356:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 293              		.loc 1 356 3 view .LVU80
 294              		.loc 1 356 25 is_stmt 0 view .LVU81
 295 000c 0368     		ldr	r3, [r0]
 296              		.loc 1 356 5 view .LVU82
 297 000e 13F0010F 		tst	r3, #1
 298 0012 2ED0     		beq	.L28
 357:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 358:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the parameters */
 359:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 299              		.loc 1 359 5 is_stmt 1 view .LVU83
 360:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 361:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 300              		.loc 1 361 5 view .LVU84
 301              		.loc 1 361 9 is_stmt 0 view .LVU85
 302 0014 AD4B     		ldr	r3, .L107
 303 0016 9B68     		ldr	r3, [r3, #8]
 304 0018 03F00C03 		and	r3, r3, #12
 305              		.loc 1 361 7 view .LVU86
 306 001c 042B     		cmp	r3, #4
 307 001e 1FD0     		beq	.L29
 362:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 308              		.loc 1 362 9 discriminator 1 view .LVU87
 309 0020 AA4B     		ldr	r3, .L107
 310 0022 9B68     		ldr	r3, [r3, #8]
 311 0024 03F00C03 		and	r3, r3, #12
 361:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 312              		.loc 1 361 60 discriminator 1 view .LVU88
 313 0028 082B     		cmp	r3, #8
 314 002a 14D0     		beq	.L97
 315              	.L30:
 363:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 365:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 366:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 367:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 14


 368:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 369:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 370:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 371:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 372:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 316              		.loc 1 372 7 is_stmt 1 view .LVU89
 317 002c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 318 002e A84B     		ldr	r3, .L107+4
 319 0030 1A70     		strb	r2, [r3]
 373:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 374:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check the HSE State */
 375:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 320              		.loc 1 375 7 view .LVU90
 321              		.loc 1 375 28 is_stmt 0 view .LVU91
 322 0032 6368     		ldr	r3, [r4, #4]
 323              		.loc 1 375 9 view .LVU92
 324 0034 002B     		cmp	r3, #0
 325 0036 40D0     		beq	.L31
 376:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 377:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 378:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 326              		.loc 1 378 9 is_stmt 1 view .LVU93
 327              		.loc 1 378 21 is_stmt 0 view .LVU94
 328 0038 FFF7FEFF 		bl	HAL_GetTick
 329              	.LVL23:
 330              		.loc 1 378 21 view .LVU95
 331 003c 0546     		mov	r5, r0
 332              	.LVL24:
 379:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 380:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till HSE is ready */
 381:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 333              		.loc 1 381 9 is_stmt 1 view .LVU96
 334              	.L32:
 335              		.loc 1 381 15 is_stmt 0 view .LVU97
 336 003e A34B     		ldr	r3, .L107
 337 0040 1B68     		ldr	r3, [r3]
 338              		.loc 1 381 14 view .LVU98
 339 0042 13F4003F 		tst	r3, #131072
 340 0046 14D1     		bne	.L28
 382:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 383:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 341              		.loc 1 383 11 is_stmt 1 view .LVU99
 342              		.loc 1 383 15 is_stmt 0 view .LVU100
 343 0048 FFF7FEFF 		bl	HAL_GetTick
 344              	.LVL25:
 345              		.loc 1 383 29 view .LVU101
 346 004c 401B     		subs	r0, r0, r5
 347              		.loc 1 383 13 view .LVU102
 348 004e 6428     		cmp	r0, #100
 349 0050 F5D9     		bls	.L32
 384:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 385:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 350              		.loc 1 385 20 view .LVU103
 351 0052 0320     		movs	r0, #3
 352 0054 A8E1     		b	.L27
 353              	.LVL26:
 354              	.L97:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 15


 362:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 355              		.loc 1 362 68 view .LVU104
 356 0056 9D4B     		ldr	r3, .L107
 357 0058 5B68     		ldr	r3, [r3, #4]
 362:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 358              		.loc 1 362 60 view .LVU105
 359 005a 13F4800F 		tst	r3, #4194304
 360 005e E5D0     		beq	.L30
 361              	.L29:
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 362              		.loc 1 364 7 is_stmt 1 view .LVU106
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 363              		.loc 1 364 11 is_stmt 0 view .LVU107
 364 0060 9A4B     		ldr	r3, .L107
 365 0062 1B68     		ldr	r3, [r3]
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 366              		.loc 1 364 9 view .LVU108
 367 0064 13F4003F 		tst	r3, #131072
 368 0068 03D0     		beq	.L28
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 369              		.loc 1 364 78 discriminator 1 view .LVU109
 370 006a 6368     		ldr	r3, [r4, #4]
 364:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 371              		.loc 1 364 57 discriminator 1 view .LVU110
 372 006c 002B     		cmp	r3, #0
 373 006e 00F09681 		beq	.L98
 374              	.LVL27:
 375              	.L28:
 386:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 387:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 388:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 389:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
 390:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 391:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 392:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 393:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 394:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 395:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 396:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 397:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 398:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 399:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 400:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 401:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 402:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 403:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 404:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 405:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 406:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 376              		.loc 1 406 3 is_stmt 1 view .LVU111
 377              		.loc 1 406 25 is_stmt 0 view .LVU112
 378 0072 2368     		ldr	r3, [r4]
 379              		.loc 1 406 5 view .LVU113
 380 0074 13F0020F 		tst	r3, #2
 381 0078 4AD0     		beq	.L36
 407:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 408:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the parameters */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 16


 409:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 382              		.loc 1 409 5 is_stmt 1 view .LVU114
 410:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 383              		.loc 1 410 5 view .LVU115
 411:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 412:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 413:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 384              		.loc 1 413 5 view .LVU116
 385              		.loc 1 413 9 is_stmt 0 view .LVU117
 386 007a 944B     		ldr	r3, .L107
 387 007c 9B68     		ldr	r3, [r3, #8]
 388              		.loc 1 413 7 view .LVU118
 389 007e 13F00C0F 		tst	r3, #12
 390 0082 2ED0     		beq	.L37
 414:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 391              		.loc 1 414 9 discriminator 1 view .LVU119
 392 0084 914B     		ldr	r3, .L107
 393 0086 9B68     		ldr	r3, [r3, #8]
 394 0088 03F00C03 		and	r3, r3, #12
 413:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 395              		.loc 1 413 60 discriminator 1 view .LVU120
 396 008c 082B     		cmp	r3, #8
 397 008e 23D0     		beq	.L99
 398              	.L38:
 415:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 416:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 418:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 419:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 420:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 421:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 422:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
 423:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 424:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 425:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 426:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 427:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 428:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 429:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 430:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check the HSI State */
 431:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 399              		.loc 1 431 7 is_stmt 1 view .LVU121
 400              		.loc 1 431 28 is_stmt 0 view .LVU122
 401 0090 E368     		ldr	r3, [r4, #12]
 402              		.loc 1 431 9 view .LVU123
 403 0092 002B     		cmp	r3, #0
 404 0094 63D0     		beq	.L40
 432:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 433:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 434:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 405              		.loc 1 434 9 is_stmt 1 view .LVU124
 406 0096 8F4B     		ldr	r3, .L107+8
 407 0098 0122     		movs	r2, #1
 408 009a 1A60     		str	r2, [r3]
 435:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 436:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 437:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 17


 409              		.loc 1 437 9 view .LVU125
 410              		.loc 1 437 21 is_stmt 0 view .LVU126
 411 009c FFF7FEFF 		bl	HAL_GetTick
 412              	.LVL28:
 413 00a0 0546     		mov	r5, r0
 414              	.LVL29:
 438:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 439:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till HSI is ready */
 440:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 415              		.loc 1 440 9 is_stmt 1 view .LVU127
 416              	.L41:
 417              		.loc 1 440 15 is_stmt 0 view .LVU128
 418 00a2 8A4B     		ldr	r3, .L107
 419 00a4 1B68     		ldr	r3, [r3]
 420              		.loc 1 440 14 view .LVU129
 421 00a6 13F0020F 		tst	r3, #2
 422 00aa 49D1     		bne	.L100
 441:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 442:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 423              		.loc 1 442 11 is_stmt 1 view .LVU130
 424              		.loc 1 442 15 is_stmt 0 view .LVU131
 425 00ac FFF7FEFF 		bl	HAL_GetTick
 426              	.LVL30:
 427              		.loc 1 442 29 view .LVU132
 428 00b0 401B     		subs	r0, r0, r5
 429              		.loc 1 442 13 view .LVU133
 430 00b2 0228     		cmp	r0, #2
 431 00b4 F5D9     		bls	.L41
 443:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 444:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 432              		.loc 1 444 20 view .LVU134
 433 00b6 0320     		movs	r0, #3
 434 00b8 76E1     		b	.L27
 435              	.LVL31:
 436              	.L31:
 392:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 437              		.loc 1 392 9 is_stmt 1 view .LVU135
 392:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 438              		.loc 1 392 21 is_stmt 0 view .LVU136
 439 00ba FFF7FEFF 		bl	HAL_GetTick
 440              	.LVL32:
 392:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 441              		.loc 1 392 21 view .LVU137
 442 00be 0546     		mov	r5, r0
 443              	.LVL33:
 395:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 444              		.loc 1 395 9 is_stmt 1 view .LVU138
 445              	.L34:
 395:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 446              		.loc 1 395 15 is_stmt 0 view .LVU139
 447 00c0 824B     		ldr	r3, .L107
 448 00c2 1B68     		ldr	r3, [r3]
 395:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 449              		.loc 1 395 14 view .LVU140
 450 00c4 13F4003F 		tst	r3, #131072
 451 00c8 D3D0     		beq	.L28
 397:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 18


 452              		.loc 1 397 11 is_stmt 1 view .LVU141
 397:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 453              		.loc 1 397 15 is_stmt 0 view .LVU142
 454 00ca FFF7FEFF 		bl	HAL_GetTick
 455              	.LVL34:
 397:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 456              		.loc 1 397 29 view .LVU143
 457 00ce 401B     		subs	r0, r0, r5
 397:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 458              		.loc 1 397 13 view .LVU144
 459 00d0 6428     		cmp	r0, #100
 460 00d2 F5D9     		bls	.L34
 399:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 461              		.loc 1 399 20 view .LVU145
 462 00d4 0320     		movs	r0, #3
 463 00d6 67E1     		b	.L27
 464              	.LVL35:
 465              	.L99:
 414:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 466              		.loc 1 414 68 view .LVU146
 467 00d8 7C4B     		ldr	r3, .L107
 468 00da 5B68     		ldr	r3, [r3, #4]
 414:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 469              		.loc 1 414 60 view .LVU147
 470 00dc 13F4800F 		tst	r3, #4194304
 471 00e0 D6D1     		bne	.L38
 472              	.L37:
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 473              		.loc 1 417 7 is_stmt 1 view .LVU148
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 474              		.loc 1 417 11 is_stmt 0 view .LVU149
 475 00e2 7A4B     		ldr	r3, .L107
 476 00e4 1B68     		ldr	r3, [r3]
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 477              		.loc 1 417 9 view .LVU150
 478 00e6 13F0020F 		tst	r3, #2
 479 00ea 03D0     		beq	.L39
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 480              		.loc 1 417 78 discriminator 1 view .LVU151
 481 00ec E368     		ldr	r3, [r4, #12]
 417:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 482              		.loc 1 417 57 discriminator 1 view .LVU152
 483 00ee 012B     		cmp	r3, #1
 484 00f0 40F05781 		bne	.L74
 485              	.L39:
 425:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 486              		.loc 1 425 9 is_stmt 1 view .LVU153
 487 00f4 7548     		ldr	r0, .L107
 488 00f6 0368     		ldr	r3, [r0]
 489 00f8 23F0F803 		bic	r3, r3, #248
 490 00fc 2169     		ldr	r1, [r4, #16]
 491              	.LVL36:
 492              	.LBB29:
 493              	.LBI29:
 494              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 19


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 20


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 21


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 22


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 23


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 24


 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 25


 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 26


 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 27


 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 28


 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 29


 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 30


 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 31


 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 32


 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 33


 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 34


 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 35


 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 36


 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 495              		.loc 2 981 31 view .LVU154
 496              	.LBB30:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 497              		.loc 2 983 3 view .LVU155
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 498              		.loc 2 988 4 view .LVU156
 499 00fe F822     		movs	r2, #248
 500              		.syntax unified
 501              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 502 0100 92FAA2F2 		rbit r2, r2
 503              	@ 0 "" 2
 504              	.LVL37:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 505              		.loc 2 1001 3 view .LVU157
 506              		.loc 2 1001 3 is_stmt 0 view .LVU158
 507              		.thumb
 508              		.syntax unified
 509              	.LBE30:
 510              	.LBE29:
 425:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 511              		.loc 1 425 9 view .LVU159
 512 0104 B2FA82F2 		clz	r2, r2
 513 0108 01FA02F2 		lsl	r2, r1, r2
 514 010c 1343     		orrs	r3, r3, r2
 515 010e 0360     		str	r3, [r0]
 516              	.L36:
 445:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 446:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 447:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 448:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 37


 449:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 450:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 451:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
 452:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 453:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 454:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 455:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 456:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 457:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 458:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 459:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till HSI is ready */
 460:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 461:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 462:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 463:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 464:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 465:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 466:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 467:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 468:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 469:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 470:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 471:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 517              		.loc 1 471 3 is_stmt 1 view .LVU160
 518              		.loc 1 471 25 is_stmt 0 view .LVU161
 519 0110 2368     		ldr	r3, [r4]
 520              		.loc 1 471 5 view .LVU162
 521 0112 13F0080F 		tst	r3, #8
 522 0116 46D0     		beq	.L45
 472:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 473:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the parameters */
 474:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 523              		.loc 1 474 5 is_stmt 1 view .LVU163
 475:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 476:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the LSI State */
 477:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 524              		.loc 1 477 5 view .LVU164
 525              		.loc 1 477 26 is_stmt 0 view .LVU165
 526 0118 6369     		ldr	r3, [r4, #20]
 527              		.loc 1 477 7 view .LVU166
 528 011a 93B3     		cbz	r3, .L46
 478:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 479:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 480:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 529              		.loc 1 480 7 is_stmt 1 view .LVU167
 530 011c 6E4B     		ldr	r3, .L107+12
 531 011e 0122     		movs	r2, #1
 532 0120 1A60     		str	r2, [r3]
 481:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 482:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Get Start Tick */
 483:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 533              		.loc 1 483 7 view .LVU168
 534              		.loc 1 483 19 is_stmt 0 view .LVU169
 535 0122 FFF7FEFF 		bl	HAL_GetTick
 536              	.LVL38:
 537 0126 0546     		mov	r5, r0
 538              	.LVL39:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 38


 484:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 485:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Wait till LSI is ready */
 486:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 539              		.loc 1 486 7 is_stmt 1 view .LVU170
 540              	.L47:
 541              		.loc 1 486 13 is_stmt 0 view .LVU171
 542 0128 684B     		ldr	r3, .L107
 543 012a 5B6F     		ldr	r3, [r3, #116]
 544              		.loc 1 486 12 view .LVU172
 545 012c 13F0020F 		tst	r3, #2
 546 0130 39D1     		bne	.L45
 487:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 488:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 547              		.loc 1 488 9 is_stmt 1 view .LVU173
 548              		.loc 1 488 13 is_stmt 0 view .LVU174
 549 0132 FFF7FEFF 		bl	HAL_GetTick
 550              	.LVL40:
 551              		.loc 1 488 27 view .LVU175
 552 0136 401B     		subs	r0, r0, r5
 553              		.loc 1 488 11 view .LVU176
 554 0138 0228     		cmp	r0, #2
 555 013a F5D9     		bls	.L47
 489:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 490:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_TIMEOUT;
 556              		.loc 1 490 18 view .LVU177
 557 013c 0320     		movs	r0, #3
 558 013e 33E1     		b	.L27
 559              	.L100:
 449:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 560              		.loc 1 449 9 is_stmt 1 view .LVU178
 561 0140 6248     		ldr	r0, .L107
 562 0142 0368     		ldr	r3, [r0]
 563 0144 23F0F803 		bic	r3, r3, #248
 564 0148 2169     		ldr	r1, [r4, #16]
 565              	.LVL41:
 566              	.LBB31:
 567              	.LBI31:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 568              		.loc 2 981 31 view .LVU179
 569              	.LBB32:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570              		.loc 2 983 3 view .LVU180
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 571              		.loc 2 988 4 view .LVU181
 572 014a F822     		movs	r2, #248
 573              		.syntax unified
 574              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 575 014c 92FAA2F2 		rbit r2, r2
 576              	@ 0 "" 2
 577              	.LVL42:
 578              		.loc 2 1001 3 view .LVU182
 579              		.loc 2 1001 3 is_stmt 0 view .LVU183
 580              		.thumb
 581              		.syntax unified
 582              	.LBE32:
 583              	.LBE31:
 449:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 39


 584              		.loc 1 449 9 view .LVU184
 585 0150 B2FA82F2 		clz	r2, r2
 586 0154 01FA02F2 		lsl	r2, r1, r2
 587 0158 1343     		orrs	r3, r3, r2
 588 015a 0360     		str	r3, [r0]
 589 015c D8E7     		b	.L36
 590              	.LVL43:
 591              	.L40:
 454:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 592              		.loc 1 454 9 is_stmt 1 view .LVU185
 593 015e 5D4B     		ldr	r3, .L107+8
 594 0160 0022     		movs	r2, #0
 595 0162 1A60     		str	r2, [r3]
 457:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 596              		.loc 1 457 9 view .LVU186
 457:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 597              		.loc 1 457 21 is_stmt 0 view .LVU187
 598 0164 FFF7FEFF 		bl	HAL_GetTick
 599              	.LVL44:
 600 0168 0546     		mov	r5, r0
 601              	.LVL45:
 460:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 602              		.loc 1 460 9 is_stmt 1 view .LVU188
 603              	.L43:
 460:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 604              		.loc 1 460 15 is_stmt 0 view .LVU189
 605 016a 584B     		ldr	r3, .L107
 606 016c 1B68     		ldr	r3, [r3]
 460:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 607              		.loc 1 460 14 view .LVU190
 608 016e 13F0020F 		tst	r3, #2
 609 0172 CDD0     		beq	.L36
 462:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 610              		.loc 1 462 11 is_stmt 1 view .LVU191
 462:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 611              		.loc 1 462 15 is_stmt 0 view .LVU192
 612 0174 FFF7FEFF 		bl	HAL_GetTick
 613              	.LVL46:
 462:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 614              		.loc 1 462 29 view .LVU193
 615 0178 401B     		subs	r0, r0, r5
 462:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 616              		.loc 1 462 13 view .LVU194
 617 017a 0228     		cmp	r0, #2
 618 017c F5D9     		bls	.L43
 464:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 619              		.loc 1 464 20 view .LVU195
 620 017e 0320     		movs	r0, #3
 621 0180 12E1     		b	.L27
 622              	.LVL47:
 623              	.L46:
 491:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 492:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 493:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 494:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 495:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 496:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 40


 497:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 624              		.loc 1 497 7 is_stmt 1 view .LVU196
 625 0182 554B     		ldr	r3, .L107+12
 626 0184 0022     		movs	r2, #0
 627 0186 1A60     		str	r2, [r3]
 498:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 499:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Get Start Tick */
 500:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 628              		.loc 1 500 7 view .LVU197
 629              		.loc 1 500 19 is_stmt 0 view .LVU198
 630 0188 FFF7FEFF 		bl	HAL_GetTick
 631              	.LVL48:
 632 018c 0546     		mov	r5, r0
 633              	.LVL49:
 501:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 502:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Wait till LSI is ready */
 503:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 634              		.loc 1 503 7 is_stmt 1 view .LVU199
 635              	.L49:
 636              		.loc 1 503 13 is_stmt 0 view .LVU200
 637 018e 4F4B     		ldr	r3, .L107
 638 0190 5B6F     		ldr	r3, [r3, #116]
 639              		.loc 1 503 12 view .LVU201
 640 0192 13F0020F 		tst	r3, #2
 641 0196 06D0     		beq	.L45
 504:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 505:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 642              		.loc 1 505 9 is_stmt 1 view .LVU202
 643              		.loc 1 505 13 is_stmt 0 view .LVU203
 644 0198 FFF7FEFF 		bl	HAL_GetTick
 645              	.LVL50:
 646              		.loc 1 505 27 view .LVU204
 647 019c 401B     		subs	r0, r0, r5
 648              		.loc 1 505 11 view .LVU205
 649 019e 0228     		cmp	r0, #2
 650 01a0 F5D9     		bls	.L49
 506:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 507:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_TIMEOUT;
 651              		.loc 1 507 18 view .LVU206
 652 01a2 0320     		movs	r0, #3
 653 01a4 00E1     		b	.L27
 654              	.LVL51:
 655              	.L45:
 508:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 509:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 510:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 511:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 512:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 513:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 656              		.loc 1 513 3 is_stmt 1 view .LVU207
 657              		.loc 1 513 25 is_stmt 0 view .LVU208
 658 01a6 2368     		ldr	r3, [r4]
 659              		.loc 1 513 5 view .LVU209
 660 01a8 13F0040F 		tst	r3, #4
 661 01ac 58D0     		beq	.L51
 662              	.LBB33:
 514:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 41


 515:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 663              		.loc 1 515 5 is_stmt 1 view .LVU210
 664              	.LVL52:
 516:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 517:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the parameters */
 518:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 665              		.loc 1 518 5 view .LVU211
 519:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 520:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 521:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 522:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 666              		.loc 1 522 5 view .LVU212
 667              		.loc 1 522 8 is_stmt 0 view .LVU213
 668 01ae 474B     		ldr	r3, .L107
 669 01b0 1B6C     		ldr	r3, [r3, #64]
 670              		.loc 1 522 7 view .LVU214
 671 01b2 13F0805F 		tst	r3, #268435456
 672 01b6 2BD1     		bne	.L79
 523:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 524:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 673              		.loc 1 524 7 is_stmt 1 view .LVU215
 674              	.LBB34:
 675              		.loc 1 524 7 view .LVU216
 676 01b8 0023     		movs	r3, #0
 677 01ba 0193     		str	r3, [sp, #4]
 678              		.loc 1 524 7 view .LVU217
 679 01bc 434B     		ldr	r3, .L107
 680 01be 1A6C     		ldr	r2, [r3, #64]
 681 01c0 42F08052 		orr	r2, r2, #268435456
 682 01c4 1A64     		str	r2, [r3, #64]
 683              		.loc 1 524 7 view .LVU218
 684 01c6 1B6C     		ldr	r3, [r3, #64]
 685 01c8 03F08053 		and	r3, r3, #268435456
 686 01cc 0193     		str	r3, [sp, #4]
 687              		.loc 1 524 7 view .LVU219
 688 01ce 019B     		ldr	r3, [sp, #4]
 689              	.LBE34:
 525:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       pwrclkchanged = SET;
 690              		.loc 1 525 7 view .LVU220
 691              	.LVL53:
 692              		.loc 1 525 21 is_stmt 0 view .LVU221
 693 01d0 0125     		movs	r5, #1
 694              	.LVL54:
 695              	.L52:
 526:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 527:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 528:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Enable write access to Backup domain */
 529:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     PWR->CR |= PWR_CR_DBP;
 696              		.loc 1 529 5 is_stmt 1 view .LVU222
 697              		.loc 1 529 13 is_stmt 0 view .LVU223
 698 01d2 424B     		ldr	r3, .L107+16
 699 01d4 1A68     		ldr	r2, [r3]
 700 01d6 42F48072 		orr	r2, r2, #256
 701 01da 1A60     		str	r2, [r3]
 530:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 531:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 702              		.loc 1 531 5 is_stmt 1 view .LVU224
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 42


 703              		.loc 1 531 8 is_stmt 0 view .LVU225
 704 01dc 1B68     		ldr	r3, [r3]
 705              		.loc 1 531 7 view .LVU226
 706 01de 13F4807F 		tst	r3, #256
 707 01e2 17D0     		beq	.L101
 708              	.L53:
 532:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 533:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 534:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 535:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 536:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 537:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 538:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 539:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 540:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 541:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 542:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 543:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_TIMEOUT;
 544:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 545:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 546:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 547:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 548:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 549:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 709              		.loc 1 549 5 is_stmt 1 view .LVU227
 710 01e4 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 711 01e6 3E4B     		ldr	r3, .L107+20
 712 01e8 1A70     		strb	r2, [r3]
 550:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check the LSE State */
 551:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 713              		.loc 1 551 5 view .LVU228
 714              		.loc 1 551 26 is_stmt 0 view .LVU229
 715 01ea A368     		ldr	r3, [r4, #8]
 716              		.loc 1 551 7 view .LVU230
 717 01ec 33B3     		cbz	r3, .L56
 552:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 553:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Get Start Tick */
 554:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 718              		.loc 1 554 7 is_stmt 1 view .LVU231
 719              		.loc 1 554 19 is_stmt 0 view .LVU232
 720 01ee FFF7FEFF 		bl	HAL_GetTick
 721              	.LVL55:
 722 01f2 0646     		mov	r6, r0
 723              	.LVL56:
 555:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 556:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Wait till LSE is ready */
 557:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 724              		.loc 1 557 7 is_stmt 1 view .LVU233
 725              	.L57:
 726              		.loc 1 557 13 is_stmt 0 view .LVU234
 727 01f4 354B     		ldr	r3, .L107
 728 01f6 1B6F     		ldr	r3, [r3, #112]
 729              		.loc 1 557 12 view .LVU235
 730 01f8 13F0020F 		tst	r3, #2
 731 01fc 2FD1     		bne	.L59
 558:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 559:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 43


 732              		.loc 1 559 9 is_stmt 1 view .LVU236
 733              		.loc 1 559 13 is_stmt 0 view .LVU237
 734 01fe FFF7FEFF 		bl	HAL_GetTick
 735              	.LVL57:
 736              		.loc 1 559 27 view .LVU238
 737 0202 801B     		subs	r0, r0, r6
 738              		.loc 1 559 11 view .LVU239
 739 0204 41F28833 		movw	r3, #5000
 740 0208 9842     		cmp	r0, r3
 741 020a F3D9     		bls	.L57
 560:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 561:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_TIMEOUT;
 742              		.loc 1 561 18 view .LVU240
 743 020c 0320     		movs	r0, #3
 744 020e CBE0     		b	.L27
 745              	.LVL58:
 746              	.L79:
 515:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 747              		.loc 1 515 22 view .LVU241
 748 0210 0025     		movs	r5, #0
 749 0212 DEE7     		b	.L52
 750              	.LVL59:
 751              	.L101:
 534:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 752              		.loc 1 534 7 is_stmt 1 view .LVU242
 753 0214 314A     		ldr	r2, .L107+16
 754 0216 1368     		ldr	r3, [r2]
 755 0218 43F48073 		orr	r3, r3, #256
 756 021c 1360     		str	r3, [r2]
 537:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 757              		.loc 1 537 7 view .LVU243
 537:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 758              		.loc 1 537 19 is_stmt 0 view .LVU244
 759 021e FFF7FEFF 		bl	HAL_GetTick
 760              	.LVL60:
 761 0222 0646     		mov	r6, r0
 762              	.LVL61:
 539:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 763              		.loc 1 539 7 is_stmt 1 view .LVU245
 764              	.L54:
 539:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 765              		.loc 1 539 13 is_stmt 0 view .LVU246
 766 0224 2D4B     		ldr	r3, .L107+16
 767 0226 1B68     		ldr	r3, [r3]
 539:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 768              		.loc 1 539 12 view .LVU247
 769 0228 13F4807F 		tst	r3, #256
 770 022c DAD1     		bne	.L53
 541:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 771              		.loc 1 541 9 is_stmt 1 view .LVU248
 541:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 772              		.loc 1 541 13 is_stmt 0 view .LVU249
 773 022e FFF7FEFF 		bl	HAL_GetTick
 774              	.LVL62:
 541:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 775              		.loc 1 541 27 view .LVU250
 776 0232 801B     		subs	r0, r0, r6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 44


 541:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 777              		.loc 1 541 11 view .LVU251
 778 0234 0228     		cmp	r0, #2
 779 0236 F5D9     		bls	.L54
 543:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 780              		.loc 1 543 18 view .LVU252
 781 0238 0320     		movs	r0, #3
 782 023a B5E0     		b	.L27
 783              	.LVL63:
 784              	.L56:
 562:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 563:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 564:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 565:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 566:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 567:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Get Start Tick */
 568:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 785              		.loc 1 568 7 is_stmt 1 view .LVU253
 786              		.loc 1 568 19 is_stmt 0 view .LVU254
 787 023c FFF7FEFF 		bl	HAL_GetTick
 788              	.LVL64:
 789 0240 0646     		mov	r6, r0
 790              	.LVL65:
 569:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 570:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Wait till LSE is ready */
 571:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 791              		.loc 1 571 7 is_stmt 1 view .LVU255
 792              	.L60:
 793              		.loc 1 571 13 is_stmt 0 view .LVU256
 794 0242 224B     		ldr	r3, .L107
 795 0244 1B6F     		ldr	r3, [r3, #112]
 796              		.loc 1 571 12 view .LVU257
 797 0246 13F0020F 		tst	r3, #2
 798 024a 08D0     		beq	.L59
 572:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 573:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 799              		.loc 1 573 9 is_stmt 1 view .LVU258
 800              		.loc 1 573 13 is_stmt 0 view .LVU259
 801 024c FFF7FEFF 		bl	HAL_GetTick
 802              	.LVL66:
 803              		.loc 1 573 27 view .LVU260
 804 0250 801B     		subs	r0, r0, r6
 805              		.loc 1 573 11 view .LVU261
 806 0252 41F28833 		movw	r3, #5000
 807 0256 9842     		cmp	r0, r3
 808 0258 F3D9     		bls	.L60
 574:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 575:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_TIMEOUT;
 809              		.loc 1 575 18 view .LVU262
 810 025a 0320     		movs	r0, #3
 811 025c A4E0     		b	.L27
 812              	.L59:
 576:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 577:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 578:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 579:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 580:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Restore clock configuration if changed */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 45


 581:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 813              		.loc 1 581 5 is_stmt 1 view .LVU263
 814              		.loc 1 581 7 is_stmt 0 view .LVU264
 815 025e EDB9     		cbnz	r5, .L102
 816              	.LVL67:
 817              	.L51:
 818              		.loc 1 581 7 view .LVU265
 819              	.LBE33:
 582:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 583:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 584:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 585:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 586:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 587:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check the parameters */
 588:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 820              		.loc 1 588 3 is_stmt 1 view .LVU266
 589:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 821              		.loc 1 589 3 view .LVU267
 822              		.loc 1 589 30 is_stmt 0 view .LVU268
 823 0260 A369     		ldr	r3, [r4, #24]
 824              		.loc 1 589 6 view .LVU269
 825 0262 002B     		cmp	r3, #0
 826 0264 00F09F80 		beq	.L83
 590:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 591:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 592:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 827              		.loc 1 592 5 is_stmt 1 view .LVU270
 828              		.loc 1 592 8 is_stmt 0 view .LVU271
 829 0268 184A     		ldr	r2, .L107
 830 026a 9268     		ldr	r2, [r2, #8]
 831 026c 02F00C02 		and	r2, r2, #12
 832              		.loc 1 592 7 view .LVU272
 833 0270 082A     		cmp	r2, #8
 834 0272 73D0     		beq	.L62
 593:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 594:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 835              		.loc 1 594 7 is_stmt 1 view .LVU273
 836              		.loc 1 594 9 is_stmt 0 view .LVU274
 837 0274 022B     		cmp	r3, #2
 838 0276 17D0     		beq	.L103
 595:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 596:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Check the parameters */
 597:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 598:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 599:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 600:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 601:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 602:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 603:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Disable the main PLL. */
 604:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 605:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 606:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 607:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 608:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 609:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till PLL is ready */
 610:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 611:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 46


 612:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 613:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 614:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 615:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 616:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 617:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 618:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 619:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 620:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 RCC_OscInitStruct->PLL.PLLM                                        
 621:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))    
 622:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLL
 623:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
 624:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Enable the main PLL. */
 625:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 626:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 627:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 628:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 629:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 630:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till PLL is ready */
 631:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 632:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 633:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 634:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 635:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 636:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 637:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 638:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 639:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
 640:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 641:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Disable the main PLL. */
 642:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 839              		.loc 1 642 9 is_stmt 1 view .LVU275
 840 0278 1A4B     		ldr	r3, .L107+24
 841 027a 0022     		movs	r2, #0
 842 027c 1A60     		str	r2, [r3]
 643:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 644:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Get Start Tick */
 645:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 843              		.loc 1 645 9 view .LVU276
 844              		.loc 1 645 21 is_stmt 0 view .LVU277
 845 027e FFF7FEFF 		bl	HAL_GetTick
 846              	.LVL68:
 847 0282 0446     		mov	r4, r0
 848              	.LVL69:
 646:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 647:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Wait till PLL is ready */
 648:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 849              		.loc 1 648 9 is_stmt 1 view .LVU278
 850              	.L68:
 851              		.loc 1 648 15 is_stmt 0 view .LVU279
 852 0284 114B     		ldr	r3, .L107
 853 0286 1B68     		ldr	r3, [r3]
 854              		.loc 1 648 14 view .LVU280
 855 0288 13F0007F 		tst	r3, #33554432
 856 028c 64D0     		beq	.L104
 649:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 650:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 47


 857              		.loc 1 650 11 is_stmt 1 view .LVU281
 858              		.loc 1 650 15 is_stmt 0 view .LVU282
 859 028e FFF7FEFF 		bl	HAL_GetTick
 860              	.LVL70:
 861              		.loc 1 650 29 view .LVU283
 862 0292 001B     		subs	r0, r0, r4
 863              		.loc 1 650 13 view .LVU284
 864 0294 6428     		cmp	r0, #100
 865 0296 F5D9     		bls	.L68
 651:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 652:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             return HAL_TIMEOUT;
 866              		.loc 1 652 20 view .LVU285
 867 0298 0320     		movs	r0, #3
 868 029a 85E0     		b	.L27
 869              	.LVL71:
 870              	.L102:
 871              	.LBB35:
 583:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 872              		.loc 1 583 7 is_stmt 1 view .LVU286
 873 029c 0B4A     		ldr	r2, .L107
 874 029e 136C     		ldr	r3, [r2, #64]
 875 02a0 23F08053 		bic	r3, r3, #268435456
 876 02a4 1364     		str	r3, [r2, #64]
 877 02a6 DBE7     		b	.L51
 878              	.LVL72:
 879              	.L103:
 583:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 880              		.loc 1 583 7 is_stmt 0 view .LVU287
 881              	.LBE35:
 597:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 882              		.loc 1 597 9 is_stmt 1 view .LVU288
 598:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 883              		.loc 1 598 9 view .LVU289
 599:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 884              		.loc 1 599 9 view .LVU290
 600:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 885              		.loc 1 600 9 view .LVU291
 601:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 886              		.loc 1 601 9 view .LVU292
 604:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 887              		.loc 1 604 9 view .LVU293
 888 02a8 0E4B     		ldr	r3, .L107+24
 889 02aa 0022     		movs	r2, #0
 890 02ac 1A60     		str	r2, [r3]
 607:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 891              		.loc 1 607 9 view .LVU294
 607:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 892              		.loc 1 607 21 is_stmt 0 view .LVU295
 893 02ae FFF7FEFF 		bl	HAL_GetTick
 894              	.LVL73:
 895 02b2 0546     		mov	r5, r0
 896              	.LVL74:
 610:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 897              		.loc 1 610 9 is_stmt 1 view .LVU296
 898              	.L64:
 610:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 899              		.loc 1 610 15 is_stmt 0 view .LVU297
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 48


 900 02b4 054B     		ldr	r3, .L107
 901 02b6 1B68     		ldr	r3, [r3]
 610:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 902              		.loc 1 610 14 view .LVU298
 903 02b8 13F0007F 		tst	r3, #33554432
 904 02bc 14D0     		beq	.L105
 612:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 905              		.loc 1 612 11 is_stmt 1 view .LVU299
 612:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 906              		.loc 1 612 15 is_stmt 0 view .LVU300
 907 02be FFF7FEFF 		bl	HAL_GetTick
 908              	.LVL75:
 612:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 909              		.loc 1 612 29 view .LVU301
 910 02c2 401B     		subs	r0, r0, r5
 612:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 911              		.loc 1 612 13 view .LVU302
 912 02c4 6428     		cmp	r0, #100
 913 02c6 F5D9     		bls	.L64
 614:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 914              		.loc 1 614 20 view .LVU303
 915 02c8 0320     		movs	r0, #3
 916 02ca 6DE0     		b	.L27
 917              	.L108:
 918              		.align	2
 919              	.L107:
 920 02cc 00380240 		.word	1073887232
 921 02d0 02380240 		.word	1073887234
 922 02d4 00004742 		.word	1111949312
 923 02d8 800E4742 		.word	1111953024
 924 02dc 00700040 		.word	1073770496
 925 02e0 70380240 		.word	1073887344
 926 02e4 60004742 		.word	1111949408
 927              	.L105:
 619:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 RCC_OscInitStruct->PLL.PLLM                                        
 928              		.loc 1 619 9 is_stmt 1 view .LVU304
 929 02e8 E369     		ldr	r3, [r4, #28]
 930 02ea 226A     		ldr	r2, [r4, #32]
 931 02ec 1343     		orrs	r3, r3, r2
 932 02ee 616A     		ldr	r1, [r4, #36]
 933              	.LVL76:
 934              	.LBB36:
 935              	.LBI36:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936              		.loc 2 981 31 view .LVU305
 937              	.LBB37:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938              		.loc 2 983 3 view .LVU306
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939              		.loc 2 988 4 view .LVU307
 940 02f0 47F6C072 		movw	r2, #32704
 941              		.syntax unified
 942              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 943 02f4 92FAA2F2 		rbit r2, r2
 944              	@ 0 "" 2
 945              	.LVL77:
 946              		.loc 2 1001 3 view .LVU308
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 49


 947              		.loc 2 1001 3 is_stmt 0 view .LVU309
 948              		.thumb
 949              		.syntax unified
 950              	.LBE37:
 951              	.LBE36:
 619:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 RCC_OscInitStruct->PLL.PLLM                                        
 952              		.loc 1 619 9 view .LVU310
 953 02f8 B2FA82F2 		clz	r2, r2
 954 02fc 01FA02F2 		lsl	r2, r1, r2
 955 0300 1343     		orrs	r3, r3, r2
 956 0302 A26A     		ldr	r2, [r4, #40]
 957 0304 5208     		lsrs	r2, r2, #1
 958 0306 013A     		subs	r2, r2, #1
 959              	.LVL78:
 960              	.LBB38:
 961              	.LBI38:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962              		.loc 2 981 31 is_stmt 1 view .LVU311
 963              	.LBB39:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964              		.loc 2 983 3 view .LVU312
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 965              		.loc 2 988 4 view .LVU313
 966 0308 4FF44031 		mov	r1, #196608
 967              		.syntax unified
 968              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 969 030c 91FAA1F1 		rbit r1, r1
 970              	@ 0 "" 2
 971              	.LVL79:
 972              		.loc 2 1001 3 view .LVU314
 973              		.loc 2 1001 3 is_stmt 0 view .LVU315
 974              		.thumb
 975              		.syntax unified
 976              	.LBE39:
 977              	.LBE38:
 619:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 RCC_OscInitStruct->PLL.PLLM                                        
 978              		.loc 1 619 9 view .LVU316
 979 0310 B1FA81F1 		clz	r1, r1
 980 0314 8A40     		lsls	r2, r2, r1
 981 0316 1343     		orrs	r3, r3, r2
 982 0318 E16A     		ldr	r1, [r4, #44]
 983              	.LVL80:
 984              	.LBB40:
 985              	.LBI40:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 986              		.loc 2 981 31 is_stmt 1 view .LVU317
 987              	.LBB41:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 988              		.loc 2 983 3 view .LVU318
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 989              		.loc 2 988 4 view .LVU319
 990 031a 4FF07062 		mov	r2, #251658240
 991              		.syntax unified
 992              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 993 031e 92FAA2F2 		rbit r2, r2
 994              	@ 0 "" 2
 995              	.LVL81:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 50


 996              		.loc 2 1001 3 view .LVU320
 997              		.loc 2 1001 3 is_stmt 0 view .LVU321
 998              		.thumb
 999              		.syntax unified
 1000              	.LBE41:
 1001              	.LBE40:
 619:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                                 RCC_OscInitStruct->PLL.PLLM                                        
 1002              		.loc 1 619 9 view .LVU322
 1003 0322 B2FA82F2 		clz	r2, r2
 1004 0326 01FA02F2 		lsl	r2, r1, r2
 1005 032a 1343     		orrs	r3, r3, r2
 1006 032c 254A     		ldr	r2, .L109
 1007 032e 5360     		str	r3, [r2, #4]
 625:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1008              		.loc 1 625 9 is_stmt 1 view .LVU323
 1009 0330 254B     		ldr	r3, .L109+4
 1010 0332 0122     		movs	r2, #1
 1011 0334 1A60     		str	r2, [r3]
 628:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1012              		.loc 1 628 9 view .LVU324
 628:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1013              		.loc 1 628 21 is_stmt 0 view .LVU325
 1014 0336 FFF7FEFF 		bl	HAL_GetTick
 1015              	.LVL82:
 1016 033a 0446     		mov	r4, r0
 1017              	.LVL83:
 631:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 1018              		.loc 1 631 9 is_stmt 1 view .LVU326
 1019              	.L66:
 631:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 1020              		.loc 1 631 15 is_stmt 0 view .LVU327
 1021 033c 214B     		ldr	r3, .L109
 1022 033e 1B68     		ldr	r3, [r3]
 631:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 1023              		.loc 1 631 14 view .LVU328
 1024 0340 13F0007F 		tst	r3, #33554432
 1025 0344 06D1     		bne	.L106
 633:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 1026              		.loc 1 633 11 is_stmt 1 view .LVU329
 633:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 1027              		.loc 1 633 15 is_stmt 0 view .LVU330
 1028 0346 FFF7FEFF 		bl	HAL_GetTick
 1029              	.LVL84:
 633:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 1030              		.loc 1 633 29 view .LVU331
 1031 034a 001B     		subs	r0, r0, r4
 633:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           {
 1032              		.loc 1 633 13 view .LVU332
 1033 034c 6428     		cmp	r0, #100
 1034 034e F5D9     		bls	.L66
 635:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 1035              		.loc 1 635 20 view .LVU333
 1036 0350 0320     		movs	r0, #3
 1037 0352 29E0     		b	.L27
 1038              	.L106:
 653:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           }
 654:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 51


 655:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 656:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 657:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 658:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 659:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 660:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 661:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 662:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 663:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 664:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
 665:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 666:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 667:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         uint32_t pllcfgr = RCC->PLLCFGR;
 668:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       
 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 670:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 671:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL
 672:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 673:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 674:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 675:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****           return HAL_ERROR;
 676:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 677:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 678:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 679:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 680:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return HAL_OK;
 1039              		.loc 1 680 10 view .LVU334
 1040 0354 0020     		movs	r0, #0
 1041 0356 27E0     		b	.L27
 1042              	.L104:
 1043              		.loc 1 680 10 view .LVU335
 1044 0358 0020     		movs	r0, #0
 1045 035a 25E0     		b	.L27
 1046              	.LVL85:
 1047              	.L62:
 660:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1048              		.loc 1 660 7 is_stmt 1 view .LVU336
 660:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1049              		.loc 1 660 9 is_stmt 0 view .LVU337
 1050 035c 012B     		cmp	r3, #1
 1051 035e 25D0     		beq	.L87
 1052              	.LBB42:
 667:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       
 1053              		.loc 1 667 9 is_stmt 1 view .LVU338
 667:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       
 1054              		.loc 1 667 18 is_stmt 0 view .LVU339
 1055 0360 184B     		ldr	r3, .L109
 1056 0362 5B68     		ldr	r3, [r3, #4]
 1057              	.LVL86:
 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1058              		.loc 1 669 9 is_stmt 1 view .LVU340
 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1059              		.loc 1 669 13 is_stmt 0 view .LVU341
 1060 0364 03F48001 		and	r1, r3, #4194304
 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1061              		.loc 1 669 76 view .LVU342
 1062 0368 E269     		ldr	r2, [r4, #28]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 52


 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1063              		.loc 1 669 11 view .LVU343
 1064 036a 9142     		cmp	r1, r2
 1065 036c 20D1     		bne	.L88
 670:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL
 1066              		.loc 1 670 13 discriminator 1 view .LVU344
 1067 036e 03F03F02 		and	r2, r3, #63
 670:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL
 1068              		.loc 1 670 74 discriminator 1 view .LVU345
 1069 0372 216A     		ldr	r1, [r4, #32]
 669:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1070              		.loc 1 669 88 discriminator 1 view .LVU346
 1071 0374 8A42     		cmp	r2, r1
 1072 0376 1DD1     		bne	.L89
 671:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 1073              		.loc 1 671 50 view .LVU347
 1074 0378 C3F38812 		ubfx	r2, r3, #6, #9
 671:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 1075              		.loc 1 671 100 view .LVU348
 1076 037c 616A     		ldr	r1, [r4, #36]
 670:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL
 1077              		.loc 1 670 81 view .LVU349
 1078 037e 8A42     		cmp	r2, r1
 1079 0380 1AD1     		bne	.L90
 672:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 1080              		.loc 1 672 13 view .LVU350
 1081 0382 03F44032 		and	r2, r3, #196608
 672:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 1082              		.loc 1 672 74 view .LVU351
 1083 0386 A16A     		ldr	r1, [r4, #40]
 671:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 1084              		.loc 1 671 107 view .LVU352
 1085 0388 8A42     		cmp	r2, r1
 1086 038a 17D1     		bne	.L91
 673:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 1087              		.loc 1 673 13 view .LVU353
 1088 038c 03F07063 		and	r3, r3, #251658240
 1089              	.LVL87:
 673:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         {
 1090              		.loc 1 673 74 view .LVU354
 1091 0390 E26A     		ldr	r2, [r4, #44]
 672:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 1092              		.loc 1 672 81 view .LVU355
 1093 0392 9342     		cmp	r3, r2
 1094 0394 14D1     		bne	.L92
 1095              	.LBE42:
 1096              		.loc 1 680 10 view .LVU356
 1097 0396 0020     		movs	r0, #0
 1098 0398 06E0     		b	.L27
 1099              	.LVL88:
 1100              	.L70:
 1101              	.LCFI3:
 1102              		.cfi_def_cfa_offset 0
 1103              		.cfi_restore 4
 1104              		.cfi_restore 5
 1105              		.cfi_restore 6
 1106              		.cfi_restore 14
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 53


 350:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1107              		.loc 1 350 12 view .LVU357
 1108 039a 0120     		movs	r0, #1
 1109              	.LVL89:
 681:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1110              		.loc 1 681 1 view .LVU358
 1111 039c 7047     		bx	lr
 1112              	.LVL90:
 1113              	.L98:
 1114              	.LCFI4:
 1115              		.cfi_def_cfa_offset 24
 1116              		.cfi_offset 4, -16
 1117              		.cfi_offset 5, -12
 1118              		.cfi_offset 6, -8
 1119              		.cfi_offset 14, -4
 366:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1120              		.loc 1 366 16 view .LVU359
 1121 039e 0120     		movs	r0, #1
 1122              	.LVL91:
 366:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1123              		.loc 1 366 16 view .LVU360
 1124 03a0 02E0     		b	.L27
 1125              	.L74:
 419:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1126              		.loc 1 419 16 view .LVU361
 1127 03a2 0120     		movs	r0, #1
 1128 03a4 00E0     		b	.L27
 1129              	.L83:
 680:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1130              		.loc 1 680 10 view .LVU362
 1131 03a6 0020     		movs	r0, #0
 1132              	.LVL92:
 1133              	.L27:
 1134              		.loc 1 681 1 view .LVU363
 1135 03a8 02B0     		add	sp, sp, #8
 1136              	.LCFI5:
 1137              		.cfi_remember_state
 1138              		.cfi_def_cfa_offset 16
 1139              		@ sp needed
 1140 03aa 70BD     		pop	{r4, r5, r6, pc}
 1141              	.LVL93:
 1142              	.L87:
 1143              	.LCFI6:
 1144              		.cfi_restore_state
 662:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1145              		.loc 1 662 16 view .LVU364
 1146 03ac 0120     		movs	r0, #1
 1147 03ae FBE7     		b	.L27
 1148              	.LVL94:
 1149              	.L88:
 1150              	.LBB43:
 675:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 1151              		.loc 1 675 18 view .LVU365
 1152 03b0 0120     		movs	r0, #1
 1153 03b2 F9E7     		b	.L27
 1154              	.L89:
 1155 03b4 0120     		movs	r0, #1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 54


 1156 03b6 F7E7     		b	.L27
 1157              	.L90:
 1158 03b8 0120     		movs	r0, #1
 1159 03ba F5E7     		b	.L27
 1160              	.L91:
 1161 03bc 0120     		movs	r0, #1
 1162 03be F3E7     		b	.L27
 1163              	.LVL95:
 1164              	.L92:
 675:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         }
 1165              		.loc 1 675 18 view .LVU366
 1166 03c0 0120     		movs	r0, #1
 1167 03c2 F1E7     		b	.L27
 1168              	.L110:
 1169              		.align	2
 1170              	.L109:
 1171 03c4 00380240 		.word	1073887232
 1172 03c8 60004742 		.word	1111949408
 1173              	.LBE43:
 1174              		.cfi_endproc
 1175              	.LFE73:
 1177              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1178              		.align	1
 1179              		.global	HAL_RCC_MCOConfig
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1183              		.fpu softvfp
 1185              	HAL_RCC_MCOConfig:
 1186              	.LVL96:
 1187              	.LFB75:
 682:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 683:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 684:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 685:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 686:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 687:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 688:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 689:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 690:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 691:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 692:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 693:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 694:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 695:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 696:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 697:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 698:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 699:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 700:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 701:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 702:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 703:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 704:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 705:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 706:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
 707:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 55


 708:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 709:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 710:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
 711:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 712:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check Null pointer */
 713:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 714:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 715:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     return HAL_ERROR;
 716:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 717:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 718:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check the parameters */
 719:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 720:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 721:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 722:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 723:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****      must be correctly programmed according to the frequency of the CPU clock
 724:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****      (HCLK) and the supply voltage of the device. */
 725:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 726:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 727:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 728:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 729:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 730:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 731:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 732:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 733:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        memory by reading the FLASH_ACR register */
 734:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 735:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 736:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_ERROR;
 737:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 738:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 739:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 740:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 741:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 742:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 743:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 744:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 745:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 746:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 747:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 748:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 749:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 750:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 751:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 752:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 753:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 754:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 755:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 756:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 757:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 758:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 759:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 760:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 761:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 762:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 763:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 764:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 56


 765:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 766:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 767:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 768:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check the HSE ready flag */
 769:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 770:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 771:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 772:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 773:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 774:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 775:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 776:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 777:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check the PLL ready flag */
 778:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 779:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 780:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 781:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 782:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 783:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 784:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     else
 785:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 786:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* Check the HSI ready flag */
 787:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 788:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 789:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_ERROR;
 790:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 791:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 792:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 793:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 794:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 795:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Get Start Tick */
 796:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 797:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 798:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 799:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 800:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 802:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         return HAL_TIMEOUT;
 803:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 804:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 805:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 806:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 807:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 808:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 809:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 810:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 811:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 812:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 813:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 814:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        memory by reading the FLASH_ACR register */
 815:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 816:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 817:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       return HAL_ERROR;
 818:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 819:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 820:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 821:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 57


 822:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 823:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 824:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 825:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 826:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 827:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 828:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 829:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 830:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 831:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 832:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 833:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 834:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 835:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITI
 837:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 838:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 839:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 840:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 841:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return HAL_OK;
 842:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 843:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 844:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 845:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @}
 846:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 847:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 848:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 849:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 850:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  *
 851:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** @verbatim
 852:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  ===============================================================================
 853:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 854:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****  ===============================================================================
 855:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     [..]
 856:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 857:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     frequencies.
 858:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 859:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** @endverbatim
 860:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @{
 861:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 862:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 863:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 864:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 865:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 866:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 867:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 868:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 869:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 870:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 871:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 872:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 873:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 874:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 875:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 876:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 877:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 878:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 58


 879:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 880:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 881:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 883:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 884:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 885:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 886:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 887:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
 888:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 889:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 890:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1188              		.loc 1 890 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 32
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		.loc 1 890 1 is_stmt 0 view .LVU368
 1193 0000 70B5     		push	{r4, r5, r6, lr}
 1194              	.LCFI7:
 1195              		.cfi_def_cfa_offset 16
 1196              		.cfi_offset 4, -16
 1197              		.cfi_offset 5, -12
 1198              		.cfi_offset 6, -8
 1199              		.cfi_offset 14, -4
 1200 0002 88B0     		sub	sp, sp, #32
 1201              	.LCFI8:
 1202              		.cfi_def_cfa_offset 48
 1203 0004 0C46     		mov	r4, r1
 1204 0006 1646     		mov	r6, r2
 891:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1205              		.loc 1 891 3 is_stmt 1 view .LVU369
 892:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check the parameters */
 893:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 1206              		.loc 1 893 3 view .LVU370
 894:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1207              		.loc 1 894 3 view .LVU371
 895:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* RCC_MCO1 */
 896:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 1208              		.loc 1 896 3 view .LVU372
 1209              		.loc 1 896 5 is_stmt 0 view .LVU373
 1210 0008 00BB     		cbnz	r0, .L112
 897:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 898:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1211              		.loc 1 898 5 is_stmt 1 view .LVU374
 899:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 900:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 901:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 1212              		.loc 1 901 5 view .LVU375
 1213              	.LBB44:
 1214              		.loc 1 901 5 view .LVU376
 1215 000a 0023     		movs	r3, #0
 1216 000c 0193     		str	r3, [sp, #4]
 1217              		.loc 1 901 5 view .LVU377
 1218 000e 204D     		ldr	r5, .L115
 1219 0010 2A6B     		ldr	r2, [r5, #48]
 1220              	.LVL97:
 1221              		.loc 1 901 5 is_stmt 0 view .LVU378
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 59


 1222 0012 42F00102 		orr	r2, r2, #1
 1223 0016 2A63     		str	r2, [r5, #48]
 1224              		.loc 1 901 5 is_stmt 1 view .LVU379
 1225 0018 2A6B     		ldr	r2, [r5, #48]
 1226 001a 02F00102 		and	r2, r2, #1
 1227 001e 0192     		str	r2, [sp, #4]
 1228              		.loc 1 901 5 view .LVU380
 1229 0020 019A     		ldr	r2, [sp, #4]
 1230              	.LBE44:
 902:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 903:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 904:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1231              		.loc 1 904 5 view .LVU381
 1232              		.loc 1 904 25 is_stmt 0 view .LVU382
 1233 0022 4FF48072 		mov	r2, #256
 1234 0026 0392     		str	r2, [sp, #12]
 905:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1235              		.loc 1 905 5 is_stmt 1 view .LVU383
 1236              		.loc 1 905 26 is_stmt 0 view .LVU384
 1237 0028 0222     		movs	r2, #2
 1238 002a 0492     		str	r2, [sp, #16]
 906:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1239              		.loc 1 906 5 is_stmt 1 view .LVU385
 1240              		.loc 1 906 27 is_stmt 0 view .LVU386
 1241 002c 0322     		movs	r2, #3
 1242 002e 0692     		str	r2, [sp, #24]
 907:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1243              		.loc 1 907 5 is_stmt 1 view .LVU387
 1244              		.loc 1 907 26 is_stmt 0 view .LVU388
 1245 0030 0593     		str	r3, [sp, #20]
 908:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1246              		.loc 1 908 5 is_stmt 1 view .LVU389
 1247              		.loc 1 908 31 is_stmt 0 view .LVU390
 1248 0032 0793     		str	r3, [sp, #28]
 909:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1249              		.loc 1 909 5 is_stmt 1 view .LVU391
 1250 0034 03A9     		add	r1, sp, #12
 1251              	.LVL98:
 1252              		.loc 1 909 5 is_stmt 0 view .LVU392
 1253 0036 1748     		ldr	r0, .L115+4
 1254              	.LVL99:
 1255              		.loc 1 909 5 view .LVU393
 1256 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 1257              	.LVL100:
 910:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 911:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 912:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1258              		.loc 1 912 5 is_stmt 1 view .LVU394
 1259 003c AB68     		ldr	r3, [r5, #8]
 1260 003e 23F0EC63 		bic	r3, r3, #123731968
 1261 0042 3443     		orrs	r4, r4, r6
 1262              	.LVL101:
 1263              		.loc 1 912 5 is_stmt 0 view .LVU395
 1264 0044 1C43     		orrs	r4, r4, r3
 1265 0046 AC60     		str	r4, [r5, #8]
 1266              	.L111:
 913:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 60


 914:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
 915:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 916:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 917:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 918:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 920:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 921:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 922:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 923:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 924:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 925:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 926:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 927:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 928:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 929:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 930:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 931:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 932:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1267              		.loc 1 932 1 view .LVU396
 1268 0048 08B0     		add	sp, sp, #32
 1269              	.LCFI9:
 1270              		.cfi_remember_state
 1271              		.cfi_def_cfa_offset 16
 1272              		@ sp needed
 1273 004a 70BD     		pop	{r4, r5, r6, pc}
 1274              	.LVL102:
 1275              	.L112:
 1276              	.LCFI10:
 1277              		.cfi_restore_state
 916:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1278              		.loc 1 916 5 is_stmt 1 view .LVU397
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1279              		.loc 1 919 5 view .LVU398
 1280              	.LBB45:
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1281              		.loc 1 919 5 view .LVU399
 1282 004c 0023     		movs	r3, #0
 1283 004e 0293     		str	r3, [sp, #8]
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1284              		.loc 1 919 5 view .LVU400
 1285 0050 0F4D     		ldr	r5, .L115
 1286 0052 2A6B     		ldr	r2, [r5, #48]
 1287              	.LVL103:
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1288              		.loc 1 919 5 is_stmt 0 view .LVU401
 1289 0054 42F00402 		orr	r2, r2, #4
 1290 0058 2A63     		str	r2, [r5, #48]
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1291              		.loc 1 919 5 is_stmt 1 view .LVU402
 1292 005a 2A6B     		ldr	r2, [r5, #48]
 1293 005c 02F00402 		and	r2, r2, #4
 1294 0060 0292     		str	r2, [sp, #8]
 919:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1295              		.loc 1 919 5 view .LVU403
 1296 0062 029A     		ldr	r2, [sp, #8]
 1297              	.LBE45:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 61


 922:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1298              		.loc 1 922 5 view .LVU404
 922:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1299              		.loc 1 922 25 is_stmt 0 view .LVU405
 1300 0064 4FF40072 		mov	r2, #512
 1301 0068 0392     		str	r2, [sp, #12]
 923:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1302              		.loc 1 923 5 is_stmt 1 view .LVU406
 923:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1303              		.loc 1 923 26 is_stmt 0 view .LVU407
 1304 006a 0222     		movs	r2, #2
 1305 006c 0492     		str	r2, [sp, #16]
 924:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1306              		.loc 1 924 5 is_stmt 1 view .LVU408
 924:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1307              		.loc 1 924 27 is_stmt 0 view .LVU409
 1308 006e 0322     		movs	r2, #3
 1309 0070 0692     		str	r2, [sp, #24]
 925:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1310              		.loc 1 925 5 is_stmt 1 view .LVU410
 925:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1311              		.loc 1 925 26 is_stmt 0 view .LVU411
 1312 0072 0593     		str	r3, [sp, #20]
 926:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1313              		.loc 1 926 5 is_stmt 1 view .LVU412
 926:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1314              		.loc 1 926 31 is_stmt 0 view .LVU413
 1315 0074 0793     		str	r3, [sp, #28]
 927:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1316              		.loc 1 927 5 is_stmt 1 view .LVU414
 1317 0076 03A9     		add	r1, sp, #12
 1318              	.LVL104:
 927:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1319              		.loc 1 927 5 is_stmt 0 view .LVU415
 1320 0078 0748     		ldr	r0, .L115+8
 1321              	.LVL105:
 927:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1322              		.loc 1 927 5 view .LVU416
 1323 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1324              	.LVL106:
 930:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1325              		.loc 1 930 5 is_stmt 1 view .LVU417
 1326 007e AB68     		ldr	r3, [r5, #8]
 1327 0080 23F07843 		bic	r3, r3, #-134217728
 1328 0084 44EAC604 		orr	r4, r4, r6, lsl #3
 1329              	.LVL107:
 930:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1330              		.loc 1 930 5 is_stmt 0 view .LVU418
 1331 0088 1C43     		orrs	r4, r4, r3
 1332 008a AC60     		str	r4, [r5, #8]
 1333              		.loc 1 932 1 view .LVU419
 1334 008c DCE7     		b	.L111
 1335              	.L116:
 1336 008e 00BF     		.align	2
 1337              	.L115:
 1338 0090 00380240 		.word	1073887232
 1339 0094 00000240 		.word	1073872896
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 62


 1340 0098 00080240 		.word	1073874944
 1341              		.cfi_endproc
 1342              	.LFE75:
 1344              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1345              		.align	1
 1346              		.global	HAL_RCC_EnableCSS
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1350              		.fpu softvfp
 1352              	HAL_RCC_EnableCSS:
 1353              	.LFB76:
 933:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 934:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 935:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 936:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 937:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 938:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 939:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 940:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
 941:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
 942:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 943:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 944:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1354              		.loc 1 944 1 is_stmt 1 view -0
 1355              		.cfi_startproc
 1356              		@ args = 0, pretend = 0, frame = 0
 1357              		@ frame_needed = 0, uses_anonymous_args = 0
 1358              		@ link register save eliminated.
 945:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1359              		.loc 1 945 3 view .LVU421
 1360              		.loc 1 945 38 is_stmt 0 view .LVU422
 1361 0000 014B     		ldr	r3, .L118
 1362 0002 0122     		movs	r2, #1
 1363 0004 1A60     		str	r2, [r3]
 946:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1364              		.loc 1 946 1 view .LVU423
 1365 0006 7047     		bx	lr
 1366              	.L119:
 1367              		.align	2
 1368              	.L118:
 1369 0008 4C004742 		.word	1111949388
 1370              		.cfi_endproc
 1371              	.LFE76:
 1373              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1374              		.align	1
 1375              		.global	HAL_RCC_DisableCSS
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1379              		.fpu softvfp
 1381              	HAL_RCC_DisableCSS:
 1382              	.LFB77:
 947:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 948:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 949:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 950:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 63


 951:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 952:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 953:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1383              		.loc 1 953 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 954:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1388              		.loc 1 954 3 view .LVU425
 1389              		.loc 1 954 38 is_stmt 0 view .LVU426
 1390 0000 014B     		ldr	r3, .L121
 1391 0002 0022     		movs	r2, #0
 1392 0004 1A60     		str	r2, [r3]
 955:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1393              		.loc 1 955 1 view .LVU427
 1394 0006 7047     		bx	lr
 1395              	.L122:
 1396              		.align	2
 1397              	.L121:
 1398 0008 4C004742 		.word	1111949388
 1399              		.cfi_endproc
 1400              	.LFE77:
 1402              		.global	__aeabi_uldivmod
 1403              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1404              		.align	1
 1405              		.global	HAL_RCC_GetSysClockFreq
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1409              		.fpu softvfp
 1411              	HAL_RCC_GetSysClockFreq:
 1412              	.LFB78:
 956:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 957:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
 958:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 959:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 960:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 961:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 962:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         constant and the selected clock source:
 963:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 964:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 965:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 966:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 967:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f2xx_hal_conf.h file (default value
 968:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 969:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *               in voltage and temperature.
 970:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f2xx_hal_conf.h file (default value
 971:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 972:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 973:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *                have wrong result.
 974:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 975:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 976:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         value for HSE crystal.
 977:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 978:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 979:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 64


 980:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 981:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 982:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 983:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 984:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
 985:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval SYSCLK frequency
 986:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
 987:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 988:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1413              		.loc 1 988 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 989:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1417              		.loc 1 989 3 view .LVU429
 1418              	.LVL108:
 990:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1419              		.loc 1 990 3 view .LVU430
 991:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 992:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 993:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1420              		.loc 1 993 3 view .LVU431
 1421              		.loc 1 993 14 is_stmt 0 view .LVU432
 1422 0000 314B     		ldr	r3, .L133
 1423 0002 9B68     		ldr	r3, [r3, #8]
 1424              		.loc 1 993 21 view .LVU433
 1425 0004 03F00C03 		and	r3, r3, #12
 1426              		.loc 1 993 3 view .LVU434
 1427 0008 042B     		cmp	r3, #4
 1428 000a 58D0     		beq	.L127
 1429 000c 082B     		cmp	r3, #8
 1430 000e 58D1     		bne	.L128
 988:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1431              		.loc 1 988 1 view .LVU435
 1432 0010 70B5     		push	{r4, r5, r6, lr}
 1433              	.LCFI11:
 1434              		.cfi_def_cfa_offset 16
 1435              		.cfi_offset 4, -16
 1436              		.cfi_offset 5, -12
 1437              		.cfi_offset 6, -8
 1438              		.cfi_offset 14, -4
 994:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 995:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 996:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 997:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 998:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        break;
 999:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
1000:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
1001:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
1002:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1003:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       break;
1004:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
1005:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
1006:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
1007:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1008:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
1009:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 65


 1439              		.loc 1 1009 7 is_stmt 1 view .LVU436
 1440              		.loc 1 1009 17 is_stmt 0 view .LVU437
 1441 0012 2D4B     		ldr	r3, .L133
 1442 0014 5A68     		ldr	r2, [r3, #4]
 1443              		.loc 1 1009 12 view .LVU438
 1444 0016 02F03F02 		and	r2, r2, #63
 1445              	.LVL109:
1010:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1446              		.loc 1 1010 7 is_stmt 1 view .LVU439
 1447              		.loc 1 1010 10 is_stmt 0 view .LVU440
 1448 001a 5B68     		ldr	r3, [r3, #4]
 1449              		.loc 1 1010 9 view .LVU441
 1450 001c 13F4800F 		tst	r3, #4194304
 1451 0020 2AD0     		beq	.L125
1011:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
1012:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1013:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1452              		.loc 1 1013 9 is_stmt 1 view .LVU442
 1453              		.loc 1 1013 72 is_stmt 0 view .LVU443
 1454 0022 294B     		ldr	r3, .L133
 1455 0024 5868     		ldr	r0, [r3, #4]
 1456              		.loc 1 1013 56 view .LVU444
 1457 0026 C0F38810 		ubfx	r0, r0, #6, #9
 1458 002a 0546     		mov	r5, r0
 1459 002c 0026     		movs	r6, #0
 1460              		.loc 1 1013 53 view .LVU445
 1461 002e 4301     		lsls	r3, r0, #5
 1462 0030 1B1A     		subs	r3, r3, r0
 1463 0032 66EB0604 		sbc	r4, r6, r6
 1464 0036 A101     		lsls	r1, r4, #6
 1465 0038 41EA9361 		orr	r1, r1, r3, lsr #26
 1466 003c 9801     		lsls	r0, r3, #6
 1467 003e C01A     		subs	r0, r0, r3
 1468 0040 61EB0401 		sbc	r1, r1, r4
 1469 0044 CB00     		lsls	r3, r1, #3
 1470 0046 43EA5073 		orr	r3, r3, r0, lsr #29
 1471 004a C400     		lsls	r4, r0, #3
 1472 004c 1946     		mov	r1, r3
 1473 004e 6019     		adds	r0, r4, r5
 1474 0050 46EB0101 		adc	r1, r6, r1
 1475 0054 4B02     		lsls	r3, r1, #9
 1476 0056 43EAD053 		orr	r3, r3, r0, lsr #23
 1477 005a 4402     		lsls	r4, r0, #9
 1478 005c 2046     		mov	r0, r4
 1479 005e 1946     		mov	r1, r3
 1480              		.loc 1 1013 130 view .LVU446
 1481 0060 3346     		mov	r3, r6
 1482 0062 FFF7FEFF 		bl	__aeabi_uldivmod
 1483              	.LVL110:
 1484              	.L126:
1014:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
1015:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       else
1016:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
1017:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         /* HSI used as PLL clock source */
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
1019:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
1020:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 66


 1485              		.loc 1 1020 7 is_stmt 1 view .LVU447
 1486              		.loc 1 1020 21 is_stmt 0 view .LVU448
 1487 0066 184B     		ldr	r3, .L133
 1488 0068 5B68     		ldr	r3, [r3, #4]
 1489              		.loc 1 1020 51 view .LVU449
 1490 006a C3F30143 		ubfx	r3, r3, #16, #2
 1491              		.loc 1 1020 82 view .LVU450
 1492 006e 0133     		adds	r3, r3, #1
 1493              		.loc 1 1020 12 view .LVU451
 1494 0070 5B00     		lsls	r3, r3, #1
 1495              	.LVL111:
1021:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1022:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1496              		.loc 1 1022 7 is_stmt 1 view .LVU452
 1497              		.loc 1 1022 20 is_stmt 0 view .LVU453
 1498 0072 B0FBF3F0 		udiv	r0, r0, r3
 1499              	.LVL112:
1023:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       break;
 1500              		.loc 1 1023 7 is_stmt 1 view .LVU454
1024:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
1025:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     default:
1026:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
1027:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1028:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       break;
1029:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
1030:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1031:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return sysclockfreq;
1032:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1501              		.loc 1 1032 1 is_stmt 0 view .LVU455
 1502 0076 70BD     		pop	{r4, r5, r6, pc}
 1503              	.LVL113:
 1504              	.L125:
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1505              		.loc 1 1018 9 is_stmt 1 view .LVU456
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1506              		.loc 1 1018 72 is_stmt 0 view .LVU457
 1507 0078 134B     		ldr	r3, .L133
 1508 007a 5868     		ldr	r0, [r3, #4]
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1509              		.loc 1 1018 56 view .LVU458
 1510 007c C0F38810 		ubfx	r0, r0, #6, #9
 1511 0080 0546     		mov	r5, r0
 1512 0082 0026     		movs	r6, #0
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1513              		.loc 1 1018 53 view .LVU459
 1514 0084 4301     		lsls	r3, r0, #5
 1515 0086 1B1A     		subs	r3, r3, r0
 1516 0088 66EB0604 		sbc	r4, r6, r6
 1517 008c A101     		lsls	r1, r4, #6
 1518 008e 41EA9361 		orr	r1, r1, r3, lsr #26
 1519 0092 9801     		lsls	r0, r3, #6
 1520 0094 C01A     		subs	r0, r0, r3
 1521 0096 61EB0401 		sbc	r1, r1, r4
 1522 009a CB00     		lsls	r3, r1, #3
 1523 009c 43EA5073 		orr	r3, r3, r0, lsr #29
 1524 00a0 C400     		lsls	r4, r0, #3
 1525 00a2 1946     		mov	r1, r3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 67


 1526 00a4 6019     		adds	r0, r4, r5
 1527 00a6 46EB0101 		adc	r1, r6, r1
 1528 00aa 8B02     		lsls	r3, r1, #10
 1529 00ac 43EA9053 		orr	r3, r3, r0, lsr #22
 1530 00b0 8402     		lsls	r4, r0, #10
 1531 00b2 2046     		mov	r0, r4
 1532 00b4 1946     		mov	r1, r3
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1533              		.loc 1 1018 130 view .LVU460
 1534 00b6 3346     		mov	r3, r6
 1535 00b8 FFF7FEFF 		bl	__aeabi_uldivmod
 1536              	.LVL114:
1018:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1537              		.loc 1 1018 130 view .LVU461
 1538 00bc D3E7     		b	.L126
 1539              	.LVL115:
 1540              	.L127:
 1541              	.LCFI12:
 1542              		.cfi_def_cfa_offset 0
 1543              		.cfi_restore 4
 1544              		.cfi_restore 5
 1545              		.cfi_restore 6
 1546              		.cfi_restore 14
1002:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       break;
 1547              		.loc 1 1002 20 view .LVU462
 1548 00be 0348     		ldr	r0, .L133+4
 1549 00c0 7047     		bx	lr
 1550              	.L128:
 997:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****        break;
 1551              		.loc 1 997 20 view .LVU463
 1552 00c2 0348     		ldr	r0, .L133+8
 1553              	.LVL116:
1031:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1554              		.loc 1 1031 3 is_stmt 1 view .LVU464
 1555              		.loc 1 1032 1 is_stmt 0 view .LVU465
 1556 00c4 7047     		bx	lr
 1557              	.L134:
 1558 00c6 00BF     		.align	2
 1559              	.L133:
 1560 00c8 00380240 		.word	1073887232
 1561 00cc 00127A00 		.word	8000000
 1562 00d0 0024F400 		.word	16000000
 1563              		.cfi_endproc
 1564              	.LFE78:
 1566              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1567              		.align	1
 1568              		.global	HAL_RCC_ClockConfig
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1572              		.fpu softvfp
 1574              	HAL_RCC_ClockConfig:
 1575              	.LVL117:
 1576              	.LFB74:
 709:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
 1577              		.loc 1 709 1 is_stmt 1 view -0
 1578              		.cfi_startproc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 68


 1579              		@ args = 0, pretend = 0, frame = 0
 1580              		@ frame_needed = 0, uses_anonymous_args = 0
 710:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1581              		.loc 1 710 3 view .LVU467
 713:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1582              		.loc 1 713 3 view .LVU468
 713:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1583              		.loc 1 713 5 is_stmt 0 view .LVU469
 1584 0000 0028     		cmp	r0, #0
 1585 0002 00F0A080 		beq	.L150
 709:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   uint32_t tickstart;
 1586              		.loc 1 709 1 view .LVU470
 1587 0006 70B5     		push	{r4, r5, r6, lr}
 1588              	.LCFI13:
 1589              		.cfi_def_cfa_offset 16
 1590              		.cfi_offset 4, -16
 1591              		.cfi_offset 5, -12
 1592              		.cfi_offset 6, -8
 1593              		.cfi_offset 14, -4
 1594 0008 0446     		mov	r4, r0
 719:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1595              		.loc 1 719 3 is_stmt 1 view .LVU471
 720:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1596              		.loc 1 720 3 view .LVU472
 727:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1597              		.loc 1 727 3 view .LVU473
 727:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1598              		.loc 1 727 17 is_stmt 0 view .LVU474
 1599 000a 534B     		ldr	r3, .L163
 1600 000c 1B68     		ldr	r3, [r3]
 1601 000e 03F00F03 		and	r3, r3, #15
 727:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1602              		.loc 1 727 5 view .LVU475
 1603 0012 8B42     		cmp	r3, r1
 1604 0014 08D2     		bcs	.L137
 730:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1605              		.loc 1 730 5 is_stmt 1 view .LVU476
 1606 0016 CBB2     		uxtb	r3, r1
 1607 0018 4F4A     		ldr	r2, .L163
 1608 001a 1370     		strb	r3, [r2]
 734:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1609              		.loc 1 734 5 view .LVU477
 734:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1610              		.loc 1 734 8 is_stmt 0 view .LVU478
 1611 001c 1368     		ldr	r3, [r2]
 1612 001e 03F00F03 		and	r3, r3, #15
 734:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1613              		.loc 1 734 7 view .LVU479
 1614 0022 8B42     		cmp	r3, r1
 1615 0024 40F09180 		bne	.L151
 1616              	.L137:
 741:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1617              		.loc 1 741 3 is_stmt 1 view .LVU480
 741:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1618              		.loc 1 741 25 is_stmt 0 view .LVU481
 1619 0028 2368     		ldr	r3, [r4]
 741:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 69


 1620              		.loc 1 741 5 view .LVU482
 1621 002a 13F0020F 		tst	r3, #2
 1622 002e 17D0     		beq	.L138
 745:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1623              		.loc 1 745 5 is_stmt 1 view .LVU483
 745:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1624              		.loc 1 745 7 is_stmt 0 view .LVU484
 1625 0030 13F0040F 		tst	r3, #4
 1626 0034 04D0     		beq	.L139
 747:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 1627              		.loc 1 747 7 is_stmt 1 view .LVU485
 1628 0036 494A     		ldr	r2, .L163+4
 1629 0038 9368     		ldr	r3, [r2, #8]
 1630 003a 43F4E053 		orr	r3, r3, #7168
 1631 003e 9360     		str	r3, [r2, #8]
 1632              	.L139:
 750:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1633              		.loc 1 750 5 view .LVU486
 750:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1634              		.loc 1 750 27 is_stmt 0 view .LVU487
 1635 0040 2368     		ldr	r3, [r4]
 750:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1636              		.loc 1 750 7 view .LVU488
 1637 0042 13F0080F 		tst	r3, #8
 1638 0046 04D0     		beq	.L140
 752:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 1639              		.loc 1 752 7 is_stmt 1 view .LVU489
 1640 0048 444A     		ldr	r2, .L163+4
 1641 004a 9368     		ldr	r3, [r2, #8]
 1642 004c 43F46043 		orr	r3, r3, #57344
 1643 0050 9360     		str	r3, [r2, #8]
 1644              	.L140:
 756:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1645              		.loc 1 756 5 view .LVU490
 757:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1646              		.loc 1 757 5 view .LVU491
 1647 0052 424A     		ldr	r2, .L163+4
 1648 0054 9368     		ldr	r3, [r2, #8]
 1649 0056 23F0F003 		bic	r3, r3, #240
 1650 005a A068     		ldr	r0, [r4, #8]
 1651              	.LVL118:
 757:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1652              		.loc 1 757 5 is_stmt 0 view .LVU492
 1653 005c 0343     		orrs	r3, r3, r0
 1654 005e 9360     		str	r3, [r2, #8]
 1655              	.L138:
 757:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1656              		.loc 1 757 5 view .LVU493
 1657 0060 0D46     		mov	r5, r1
 761:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1658              		.loc 1 761 3 is_stmt 1 view .LVU494
 761:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1659              		.loc 1 761 25 is_stmt 0 view .LVU495
 1660 0062 2368     		ldr	r3, [r4]
 761:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1661              		.loc 1 761 5 view .LVU496
 1662 0064 13F0010F 		tst	r3, #1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 70


 1663 0068 31D0     		beq	.L141
 763:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1664              		.loc 1 763 5 is_stmt 1 view .LVU497
 766:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1665              		.loc 1 766 5 view .LVU498
 766:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1666              		.loc 1 766 25 is_stmt 0 view .LVU499
 1667 006a 6368     		ldr	r3, [r4, #4]
 766:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1668              		.loc 1 766 7 view .LVU500
 1669 006c 012B     		cmp	r3, #1
 1670 006e 20D0     		beq	.L161
 775:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1671              		.loc 1 775 10 is_stmt 1 view .LVU501
 775:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1672              		.loc 1 775 12 is_stmt 0 view .LVU502
 1673 0070 022B     		cmp	r3, #2
 1674 0072 25D0     		beq	.L162
 787:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1675              		.loc 1 787 7 is_stmt 1 view .LVU503
 787:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1676              		.loc 1 787 10 is_stmt 0 view .LVU504
 1677 0074 394A     		ldr	r2, .L163+4
 1678 0076 1268     		ldr	r2, [r2]
 787:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1679              		.loc 1 787 9 view .LVU505
 1680 0078 12F0020F 		tst	r2, #2
 1681 007c 67D0     		beq	.L154
 1682              	.L143:
 793:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1683              		.loc 1 793 5 is_stmt 1 view .LVU506
 1684 007e 3749     		ldr	r1, .L163+4
 1685              	.LVL119:
 793:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1686              		.loc 1 793 5 is_stmt 0 view .LVU507
 1687 0080 8A68     		ldr	r2, [r1, #8]
 1688 0082 22F00302 		bic	r2, r2, #3
 1689 0086 1343     		orrs	r3, r3, r2
 1690 0088 8B60     		str	r3, [r1, #8]
 796:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1691              		.loc 1 796 5 is_stmt 1 view .LVU508
 796:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1692              		.loc 1 796 17 is_stmt 0 view .LVU509
 1693 008a FFF7FEFF 		bl	HAL_GetTick
 1694              	.LVL120:
 1695 008e 0646     		mov	r6, r0
 1696              	.LVL121:
 798:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1697              		.loc 1 798 5 is_stmt 1 view .LVU510
 1698              	.L145:
 798:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1699              		.loc 1 798 12 is_stmt 0 view .LVU511
 1700 0090 324B     		ldr	r3, .L163+4
 1701 0092 9B68     		ldr	r3, [r3, #8]
 1702 0094 03F00C03 		and	r3, r3, #12
 798:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1703              		.loc 1 798 63 view .LVU512
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 71


 1704 0098 6268     		ldr	r2, [r4, #4]
 798:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1705              		.loc 1 798 11 view .LVU513
 1706 009a B3EB820F 		cmp	r3, r2, lsl #2
 1707 009e 16D0     		beq	.L141
 800:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1708              		.loc 1 800 7 is_stmt 1 view .LVU514
 800:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1709              		.loc 1 800 12 is_stmt 0 view .LVU515
 1710 00a0 FFF7FEFF 		bl	HAL_GetTick
 1711              	.LVL122:
 800:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1712              		.loc 1 800 26 view .LVU516
 1713 00a4 801B     		subs	r0, r0, r6
 800:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1714              		.loc 1 800 10 view .LVU517
 1715 00a6 41F28833 		movw	r3, #5000
 1716 00aa 9842     		cmp	r0, r3
 1717 00ac F0D9     		bls	.L145
 802:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1718              		.loc 1 802 16 view .LVU518
 1719 00ae 0320     		movs	r0, #3
 1720 00b0 48E0     		b	.L136
 1721              	.LVL123:
 1722              	.L161:
 769:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1723              		.loc 1 769 7 is_stmt 1 view .LVU519
 769:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1724              		.loc 1 769 10 is_stmt 0 view .LVU520
 1725 00b2 2A4A     		ldr	r2, .L163+4
 1726 00b4 1268     		ldr	r2, [r2]
 769:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1727              		.loc 1 769 9 view .LVU521
 1728 00b6 12F4003F 		tst	r2, #131072
 1729 00ba E0D1     		bne	.L143
 771:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1730              		.loc 1 771 16 view .LVU522
 1731 00bc 0120     		movs	r0, #1
 1732 00be 41E0     		b	.L136
 1733              	.L162:
 778:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1734              		.loc 1 778 7 is_stmt 1 view .LVU523
 778:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1735              		.loc 1 778 10 is_stmt 0 view .LVU524
 1736 00c0 264A     		ldr	r2, .L163+4
 1737 00c2 1268     		ldr	r2, [r2]
 778:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       {
 1738              		.loc 1 778 9 view .LVU525
 1739 00c4 12F0007F 		tst	r2, #33554432
 1740 00c8 D9D1     		bne	.L143
 780:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1741              		.loc 1 780 16 view .LVU526
 1742 00ca 0120     		movs	r0, #1
 1743 00cc 3AE0     		b	.L136
 1744              	.LVL124:
 1745              	.L141:
 808:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 72


 1746              		.loc 1 808 3 is_stmt 1 view .LVU527
 808:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1747              		.loc 1 808 17 is_stmt 0 view .LVU528
 1748 00ce 224B     		ldr	r3, .L163
 1749 00d0 1B68     		ldr	r3, [r3]
 1750 00d2 03F00F03 		and	r3, r3, #15
 808:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1751              		.loc 1 808 5 view .LVU529
 1752 00d6 AB42     		cmp	r3, r5
 1753 00d8 07D9     		bls	.L147
 811:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1754              		.loc 1 811 5 is_stmt 1 view .LVU530
 1755 00da EAB2     		uxtb	r2, r5
 1756 00dc 1E4B     		ldr	r3, .L163
 1757 00de 1A70     		strb	r2, [r3]
 815:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1758              		.loc 1 815 5 view .LVU531
 815:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1759              		.loc 1 815 8 is_stmt 0 view .LVU532
 1760 00e0 1B68     		ldr	r3, [r3]
 1761 00e2 03F00F03 		and	r3, r3, #15
 815:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     {
 1762              		.loc 1 815 7 view .LVU533
 1763 00e6 AB42     		cmp	r3, r5
 1764 00e8 33D1     		bne	.L156
 1765              	.L147:
 822:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1766              		.loc 1 822 3 is_stmt 1 view .LVU534
 822:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1767              		.loc 1 822 25 is_stmt 0 view .LVU535
 1768 00ea 2368     		ldr	r3, [r4]
 822:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1769              		.loc 1 822 5 view .LVU536
 1770 00ec 13F0040F 		tst	r3, #4
 1771 00f0 06D0     		beq	.L148
 824:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1772              		.loc 1 824 5 is_stmt 1 view .LVU537
 825:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1773              		.loc 1 825 5 view .LVU538
 1774 00f2 1A4A     		ldr	r2, .L163+4
 1775 00f4 9368     		ldr	r3, [r2, #8]
 1776 00f6 23F4E053 		bic	r3, r3, #7168
 1777 00fa E168     		ldr	r1, [r4, #12]
 1778 00fc 0B43     		orrs	r3, r3, r1
 1779 00fe 9360     		str	r3, [r2, #8]
 1780              	.L148:
 829:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1781              		.loc 1 829 3 view .LVU539
 829:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1782              		.loc 1 829 25 is_stmt 0 view .LVU540
 1783 0100 2368     		ldr	r3, [r4]
 829:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 1784              		.loc 1 829 5 view .LVU541
 1785 0102 13F0080F 		tst	r3, #8
 1786 0106 07D0     		beq	.L149
 831:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1787              		.loc 1 831 5 is_stmt 1 view .LVU542
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 73


 832:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1788              		.loc 1 832 5 view .LVU543
 1789 0108 144A     		ldr	r2, .L163+4
 1790 010a 9368     		ldr	r3, [r2, #8]
 1791 010c 23F46043 		bic	r3, r3, #57344
 1792 0110 2169     		ldr	r1, [r4, #16]
 1793 0112 43EAC103 		orr	r3, r3, r1, lsl #3
 1794 0116 9360     		str	r3, [r2, #8]
 1795              	.L149:
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1796              		.loc 1 836 3 view .LVU544
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1797              		.loc 1 836 21 is_stmt 0 view .LVU545
 1798 0118 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1799              	.LVL125:
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1800              		.loc 1 836 68 view .LVU546
 1801 011c 0F4B     		ldr	r3, .L163+4
 1802 011e 9B68     		ldr	r3, [r3, #8]
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1803              		.loc 1 836 75 view .LVU547
 1804 0120 03F0F003 		and	r3, r3, #240
 1805              	.LVL126:
 1806              	.LBB46:
 1807              	.LBI46:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1808              		.loc 2 981 31 is_stmt 1 view .LVU548
 1809              	.LBB47:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1810              		.loc 2 983 3 view .LVU549
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1811              		.loc 2 988 4 view .LVU550
 1812 0124 F022     		movs	r2, #240
 1813              		.syntax unified
 1814              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1815 0126 92FAA2F2 		rbit r2, r2
 1816              	@ 0 "" 2
 1817              	.LVL127:
 1818              		.loc 2 1001 3 view .LVU551
 1819              		.loc 2 1001 3 is_stmt 0 view .LVU552
 1820              		.thumb
 1821              		.syntax unified
 1822              	.LBE47:
 1823              	.LBE46:
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1824              		.loc 1 836 91 view .LVU553
 1825 012a B2FA82F2 		clz	r2, r2
 1826 012e D340     		lsrs	r3, r3, r2
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1827              		.loc 1 836 63 view .LVU554
 1828 0130 0B4A     		ldr	r2, .L163+8
 1829 0132 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1830              		.loc 1 836 47 view .LVU555
 1831 0134 D840     		lsrs	r0, r0, r3
 836:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1832              		.loc 1 836 19 view .LVU556
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 74


 1833 0136 0B4B     		ldr	r3, .L163+12
 1834 0138 1860     		str	r0, [r3]
 839:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1835              		.loc 1 839 3 is_stmt 1 view .LVU557
 1836 013a 0B4B     		ldr	r3, .L163+16
 1837 013c 1868     		ldr	r0, [r3]
 1838 013e FFF7FEFF 		bl	HAL_InitTick
 1839              	.LVL128:
 841:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1840              		.loc 1 841 3 view .LVU558
 841:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1841              		.loc 1 841 10 is_stmt 0 view .LVU559
 1842 0142 0020     		movs	r0, #0
 1843              	.LVL129:
 1844              	.L136:
 842:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1845              		.loc 1 842 1 view .LVU560
 1846 0144 70BD     		pop	{r4, r5, r6, pc}
 1847              	.LVL130:
 1848              	.L150:
 1849              	.LCFI14:
 1850              		.cfi_def_cfa_offset 0
 1851              		.cfi_restore 4
 1852              		.cfi_restore 5
 1853              		.cfi_restore 6
 1854              		.cfi_restore 14
 715:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 1855              		.loc 1 715 12 view .LVU561
 1856 0146 0120     		movs	r0, #1
 1857              	.LVL131:
 842:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 1858              		.loc 1 842 1 view .LVU562
 1859 0148 7047     		bx	lr
 1860              	.LVL132:
 1861              	.L151:
 1862              	.LCFI15:
 1863              		.cfi_def_cfa_offset 16
 1864              		.cfi_offset 4, -16
 1865              		.cfi_offset 5, -12
 1866              		.cfi_offset 6, -8
 1867              		.cfi_offset 14, -4
 736:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 1868              		.loc 1 736 14 view .LVU563
 1869 014a 0120     		movs	r0, #1
 1870              	.LVL133:
 736:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 1871              		.loc 1 736 14 view .LVU564
 1872 014c FAE7     		b	.L136
 1873              	.L154:
 789:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****       }
 1874              		.loc 1 789 16 view .LVU565
 1875 014e 0120     		movs	r0, #1
 1876 0150 F8E7     		b	.L136
 1877              	.LVL134:
 1878              	.L156:
 817:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     }
 1879              		.loc 1 817 14 view .LVU566
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 75


 1880 0152 0120     		movs	r0, #1
 1881 0154 F6E7     		b	.L136
 1882              	.L164:
 1883 0156 00BF     		.align	2
 1884              	.L163:
 1885 0158 003C0240 		.word	1073888256
 1886 015c 00380240 		.word	1073887232
 1887 0160 00000000 		.word	AHBPrescTable
 1888 0164 00000000 		.word	SystemCoreClock
 1889 0168 00000000 		.word	uwTickPrio
 1890              		.cfi_endproc
 1891              	.LFE74:
 1893              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1894              		.align	1
 1895              		.global	HAL_RCC_GetHCLKFreq
 1896              		.syntax unified
 1897              		.thumb
 1898              		.thumb_func
 1899              		.fpu softvfp
 1901              	HAL_RCC_GetHCLKFreq:
 1902              	.LFB79:
1033:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1034:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1035:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1036:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1037:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1038:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *
1039:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1040:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         and updated within this function
1041:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval HCLK frequency
1042:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1043:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1044:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1903              		.loc 1 1044 1 is_stmt 1 view -0
 1904              		.cfi_startproc
 1905              		@ args = 0, pretend = 0, frame = 0
 1906              		@ frame_needed = 0, uses_anonymous_args = 0
 1907              		@ link register save eliminated.
1045:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return SystemCoreClock;
 1908              		.loc 1 1045 3 view .LVU568
1046:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1909              		.loc 1 1046 1 is_stmt 0 view .LVU569
 1910 0000 014B     		ldr	r3, .L166
 1911 0002 1868     		ldr	r0, [r3]
 1912 0004 7047     		bx	lr
 1913              	.L167:
 1914 0006 00BF     		.align	2
 1915              	.L166:
 1916 0008 00000000 		.word	SystemCoreClock
 1917              		.cfi_endproc
 1918              	.LFE79:
 1920              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1921              		.align	1
 1922              		.global	HAL_RCC_GetPCLK1Freq
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 76


 1926              		.fpu softvfp
 1928              	HAL_RCC_GetPCLK1Freq:
 1929              	.LFB80:
1047:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1048:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1049:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1050:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1051:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1052:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval PCLK1 frequency
1053:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1054:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1055:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1930              		.loc 1 1055 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934 0000 08B5     		push	{r3, lr}
 1935              	.LCFI16:
 1936              		.cfi_def_cfa_offset 8
 1937              		.cfi_offset 3, -8
 1938              		.cfi_offset 14, -4
1056:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1057:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CF
 1939              		.loc 1 1057 3 view .LVU571
 1940              		.loc 1 1057 11 is_stmt 0 view .LVU572
 1941 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1942              	.LVL135:
 1943              		.loc 1 1057 54 view .LVU573
 1944 0006 074B     		ldr	r3, .L170
 1945 0008 9B68     		ldr	r3, [r3, #8]
 1946              		.loc 1 1057 61 view .LVU574
 1947 000a 03F4E053 		and	r3, r3, #7168
 1948              	.LVL136:
 1949              	.LBB48:
 1950              	.LBI48:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1951              		.loc 2 981 31 is_stmt 1 view .LVU575
 1952              	.LBB49:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1953              		.loc 2 983 3 view .LVU576
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1954              		.loc 2 988 4 view .LVU577
 1955 000e 4FF4E052 		mov	r2, #7168
 1956              		.syntax unified
 1957              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1958 0012 92FAA2F2 		rbit r2, r2
 1959              	@ 0 "" 2
 1960              	.LVL137:
 1961              		.loc 2 1001 3 view .LVU578
 1962              		.loc 2 1001 3 is_stmt 0 view .LVU579
 1963              		.thumb
 1964              		.syntax unified
 1965              	.LBE49:
 1966              	.LBE48:
 1967              		.loc 1 1057 78 view .LVU580
 1968 0016 B2FA82F2 		clz	r2, r2
 1969 001a D340     		lsrs	r3, r3, r2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 77


 1970              		.loc 1 1057 49 view .LVU581
 1971 001c 024A     		ldr	r2, .L170+4
 1972 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1058:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 1973              		.loc 1 1058 1 view .LVU582
 1974 0020 D840     		lsrs	r0, r0, r3
 1975 0022 08BD     		pop	{r3, pc}
 1976              	.L171:
 1977              		.align	2
 1978              	.L170:
 1979 0024 00380240 		.word	1073887232
 1980 0028 00000000 		.word	APBPrescTable
 1981              		.cfi_endproc
 1982              	.LFE80:
 1984              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1985              		.align	1
 1986              		.global	HAL_RCC_GetPCLK2Freq
 1987              		.syntax unified
 1988              		.thumb
 1989              		.thumb_func
 1990              		.fpu softvfp
 1992              	HAL_RCC_GetPCLK2Freq:
 1993              	.LFB81:
1059:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1060:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1061:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1062:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1063:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1064:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval PCLK2 frequency
1065:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1066:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1067:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 1994              		.loc 1 1067 1 is_stmt 1 view -0
 1995              		.cfi_startproc
 1996              		@ args = 0, pretend = 0, frame = 0
 1997              		@ frame_needed = 0, uses_anonymous_args = 0
 1998 0000 08B5     		push	{r3, lr}
 1999              	.LCFI17:
 2000              		.cfi_def_cfa_offset 8
 2001              		.cfi_offset 3, -8
 2002              		.cfi_offset 14, -4
1068:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1069:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFG
 2003              		.loc 1 1069 3 view .LVU584
 2004              		.loc 1 1069 11 is_stmt 0 view .LVU585
 2005 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2006              	.LVL138:
 2007              		.loc 1 1069 53 view .LVU586
 2008 0006 074B     		ldr	r3, .L174
 2009 0008 9B68     		ldr	r3, [r3, #8]
 2010              		.loc 1 1069 60 view .LVU587
 2011 000a 03F46043 		and	r3, r3, #57344
 2012              	.LVL139:
 2013              	.LBB50:
 2014              	.LBI50:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2015              		.loc 2 981 31 is_stmt 1 view .LVU588
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 78


 2016              	.LBB51:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2017              		.loc 2 983 3 view .LVU589
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2018              		.loc 2 988 4 view .LVU590
 2019 000e 4FF46042 		mov	r2, #57344
 2020              		.syntax unified
 2021              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2022 0012 92FAA2F2 		rbit r2, r2
 2023              	@ 0 "" 2
 2024              	.LVL140:
 2025              		.loc 2 1001 3 view .LVU591
 2026              		.loc 2 1001 3 is_stmt 0 view .LVU592
 2027              		.thumb
 2028              		.syntax unified
 2029              	.LBE51:
 2030              	.LBE50:
 2031              		.loc 1 1069 77 view .LVU593
 2032 0016 B2FA82F2 		clz	r2, r2
 2033 001a D340     		lsrs	r3, r3, r2
 2034              		.loc 1 1069 48 view .LVU594
 2035 001c 024A     		ldr	r2, .L174+4
 2036 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1070:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 2037              		.loc 1 1070 1 view .LVU595
 2038 0020 D840     		lsrs	r0, r0, r3
 2039 0022 08BD     		pop	{r3, pc}
 2040              	.L175:
 2041              		.align	2
 2042              	.L174:
 2043 0024 00380240 		.word	1073887232
 2044 0028 00000000 		.word	APBPrescTable
 2045              		.cfi_endproc
 2046              	.LFE81:
 2048              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2049              		.align	1
 2050              		.global	HAL_RCC_GetOscConfig
 2051              		.syntax unified
 2052              		.thumb
 2053              		.thumb_func
 2054              		.fpu softvfp
 2056              	HAL_RCC_GetOscConfig:
 2057              	.LVL141:
 2058              	.LFB82:
1071:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1072:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1073:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1074:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * RCC configuration registers.
1075:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1076:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * will be configured.
1077:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
1078:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1079:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1080:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 2059              		.loc 1 1080 1 is_stmt 1 view -0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 79


 2062              		@ frame_needed = 0, uses_anonymous_args = 0
 2063              		@ link register save eliminated.
1081:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1082:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2064              		.loc 1 1082 3 view .LVU597
 2065              		.loc 1 1082 37 is_stmt 0 view .LVU598
 2066 0000 0F23     		movs	r3, #15
 2067 0002 0360     		str	r3, [r0]
1083:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1084:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1085:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2068              		.loc 1 1085 3 is_stmt 1 view .LVU599
 2069              		.loc 1 1085 10 is_stmt 0 view .LVU600
 2070 0004 3C4B     		ldr	r3, .L189
 2071 0006 1B68     		ldr	r3, [r3]
 2072              		.loc 1 1085 5 view .LVU601
 2073 0008 13F4802F 		tst	r3, #262144
 2074 000c 55D0     		beq	.L177
1086:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1087:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2075              		.loc 1 1087 5 is_stmt 1 view .LVU602
 2076              		.loc 1 1087 33 is_stmt 0 view .LVU603
 2077 000e 0523     		movs	r3, #5
 2078 0010 4360     		str	r3, [r0, #4]
 2079              	.L178:
1088:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1089:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1090:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1091:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1092:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1093:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
1094:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1095:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1096:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1097:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1098:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1099:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2080              		.loc 1 1099 3 is_stmt 1 view .LVU604
 2081              		.loc 1 1099 10 is_stmt 0 view .LVU605
 2082 0012 394B     		ldr	r3, .L189
 2083 0014 1B68     		ldr	r3, [r3]
 2084              		.loc 1 1099 5 view .LVU606
 2085 0016 13F0010F 		tst	r3, #1
 2086 001a 59D0     		beq	.L180
1100:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1101:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2087              		.loc 1 1101 5 is_stmt 1 view .LVU607
 2088              		.loc 1 1101 33 is_stmt 0 view .LVU608
 2089 001c 0123     		movs	r3, #1
 2090 001e C360     		str	r3, [r0, #12]
 2091              	.L181:
1102:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1103:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
1104:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1105:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1106:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1107:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 80


1108:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> POSITION_VAL(RCC
 2092              		.loc 1 1108 3 is_stmt 1 view .LVU609
 2093              		.loc 1 1108 59 is_stmt 0 view .LVU610
 2094 0020 3549     		ldr	r1, .L189
 2095 0022 0B68     		ldr	r3, [r1]
 2096              		.loc 1 1108 64 view .LVU611
 2097 0024 03F0F803 		and	r3, r3, #248
 2098              	.LVL142:
 2099              	.LBB52:
 2100              	.LBI52:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2101              		.loc 2 981 31 is_stmt 1 view .LVU612
 2102              	.LBB53:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2103              		.loc 2 983 3 view .LVU613
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2104              		.loc 2 988 4 view .LVU614
 2105 0028 F822     		movs	r2, #248
 2106              		.syntax unified
 2107              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2108 002a 92FAA2F2 		rbit r2, r2
 2109              	@ 0 "" 2
 2110              	.LVL143:
 2111              		.loc 2 1001 3 view .LVU615
 2112              		.loc 2 1001 3 is_stmt 0 view .LVU616
 2113              		.thumb
 2114              		.syntax unified
 2115              	.LBE53:
 2116              	.LBE52:
 2117              		.loc 1 1108 44 view .LVU617
 2118 002e B2FA82F2 		clz	r2, r2
 2119 0032 D340     		lsrs	r3, r3, r2
 2120              		.loc 1 1108 42 view .LVU618
 2121 0034 0361     		str	r3, [r0, #16]
1109:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1110:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1111:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2122              		.loc 1 1111 3 is_stmt 1 view .LVU619
 2123              		.loc 1 1111 10 is_stmt 0 view .LVU620
 2124 0036 0B6F     		ldr	r3, [r1, #112]
 2125              		.loc 1 1111 5 view .LVU621
 2126 0038 13F0040F 		tst	r3, #4
 2127 003c 4BD0     		beq	.L182
1112:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1113:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2128              		.loc 1 1113 5 is_stmt 1 view .LVU622
 2129              		.loc 1 1113 33 is_stmt 0 view .LVU623
 2130 003e 0523     		movs	r3, #5
 2131 0040 8360     		str	r3, [r0, #8]
 2132              	.L183:
1114:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1115:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1116:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1117:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1118:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1119:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
1120:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 81


1121:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1122:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1123:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1124:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1125:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2133              		.loc 1 1125 3 is_stmt 1 view .LVU624
 2134              		.loc 1 1125 10 is_stmt 0 view .LVU625
 2135 0042 2D4B     		ldr	r3, .L189
 2136 0044 5B6F     		ldr	r3, [r3, #116]
 2137              		.loc 1 1125 5 view .LVU626
 2138 0046 13F0010F 		tst	r3, #1
 2139 004a 4FD0     		beq	.L185
1126:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1127:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2140              		.loc 1 1127 5 is_stmt 1 view .LVU627
 2141              		.loc 1 1127 33 is_stmt 0 view .LVU628
 2142 004c 0123     		movs	r3, #1
 2143 004e 4361     		str	r3, [r0, #20]
 2144              	.L186:
1128:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1129:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
1130:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1131:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1132:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1133:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1134:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1135:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2145              		.loc 1 1135 3 is_stmt 1 view .LVU629
 2146              		.loc 1 1135 10 is_stmt 0 view .LVU630
 2147 0050 294B     		ldr	r3, .L189
 2148 0052 1B68     		ldr	r3, [r3]
 2149              		.loc 1 1135 5 view .LVU631
 2150 0054 13F0807F 		tst	r3, #16777216
 2151 0058 4BD0     		beq	.L187
1136:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1137:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2152              		.loc 1 1137 5 is_stmt 1 view .LVU632
 2153              		.loc 1 1137 37 is_stmt 0 view .LVU633
 2154 005a 0223     		movs	r3, #2
 2155 005c 8361     		str	r3, [r0, #24]
 2156              	.L188:
1138:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1139:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   else
1140:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1141:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1142:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1143:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2157              		.loc 1 1143 3 is_stmt 1 view .LVU634
 2158              		.loc 1 1143 52 is_stmt 0 view .LVU635
 2159 005e 264A     		ldr	r2, .L189
 2160 0060 5368     		ldr	r3, [r2, #4]
 2161              		.loc 1 1143 38 view .LVU636
 2162 0062 03F48003 		and	r3, r3, #4194304
 2163              		.loc 1 1143 36 view .LVU637
 2164 0066 C361     		str	r3, [r0, #28]
1144:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2165              		.loc 1 1144 3 is_stmt 1 view .LVU638
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 82


 2166              		.loc 1 1144 47 is_stmt 0 view .LVU639
 2167 0068 5368     		ldr	r3, [r2, #4]
 2168              		.loc 1 1144 33 view .LVU640
 2169 006a 03F03F03 		and	r3, r3, #63
 2170              		.loc 1 1144 31 view .LVU641
 2171 006e 0362     		str	r3, [r0, #32]
1145:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PL
 2172              		.loc 1 1145 3 is_stmt 1 view .LVU642
 2173              		.loc 1 1145 48 is_stmt 0 view .LVU643
 2174 0070 5168     		ldr	r1, [r2, #4]
 2175              		.loc 1 1145 58 view .LVU644
 2176 0072 47F6C073 		movw	r3, #32704
 2177 0076 1940     		ands	r1, r1, r3
 2178              	.LVL144:
 2179              	.LBB54:
 2180              	.LBI54:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2181              		.loc 2 981 31 is_stmt 1 view .LVU645
 2182              	.LBB55:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2183              		.loc 2 983 3 view .LVU646
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2184              		.loc 2 988 4 view .LVU647
 2185              		.syntax unified
 2186              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2187 0078 93FAA3F3 		rbit r3, r3
 2188              	@ 0 "" 2
 2189              	.LVL145:
 2190              		.loc 2 1001 3 view .LVU648
 2191              		.loc 2 1001 3 is_stmt 0 view .LVU649
 2192              		.thumb
 2193              		.syntax unified
 2194              	.LBE55:
 2195              	.LBE54:
 2196              		.loc 1 1145 33 view .LVU650
 2197 007c B3FA83F3 		clz	r3, r3
 2198 0080 21FA03F3 		lsr	r3, r1, r3
 2199              		.loc 1 1145 31 view .LVU651
 2200 0084 4362     		str	r3, [r0, #36]
1146:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2201              		.loc 1 1146 3 is_stmt 1 view .LVU652
 2202              		.loc 1 1146 50 is_stmt 0 view .LVU653
 2203 0086 5368     		ldr	r3, [r2, #4]
 2204              		.loc 1 1146 60 view .LVU654
 2205 0088 03F44033 		and	r3, r3, #196608
 2206              		.loc 1 1146 80 view .LVU655
 2207 008c 03F58033 		add	r3, r3, #65536
 2208              		.loc 1 1146 102 view .LVU656
 2209 0090 5B00     		lsls	r3, r3, #1
 2210              	.LVL146:
 2211              	.LBB56:
 2212              	.LBI56:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2213              		.loc 2 981 31 is_stmt 1 view .LVU657
 2214              	.LBB57:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2215              		.loc 2 983 3 view .LVU658
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 83


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2216              		.loc 2 988 4 view .LVU659
 2217 0092 4FF44031 		mov	r1, #196608
 2218              		.syntax unified
 2219              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2220 0096 91FAA1F1 		rbit r1, r1
 2221              	@ 0 "" 2
 2222              	.LVL147:
 2223              		.loc 2 1001 3 view .LVU660
 2224              		.loc 2 1001 3 is_stmt 0 view .LVU661
 2225              		.thumb
 2226              		.syntax unified
 2227              	.LBE57:
 2228              	.LBE56:
 2229              		.loc 1 1146 33 view .LVU662
 2230 009a B1FA81F1 		clz	r1, r1
 2231 009e CB40     		lsrs	r3, r3, r1
 2232              		.loc 1 1146 31 view .LVU663
 2233 00a0 8362     		str	r3, [r0, #40]
1147:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> POSITION_VAL(RCC_PL
 2234              		.loc 1 1147 3 is_stmt 1 view .LVU664
 2235              		.loc 1 1147 48 is_stmt 0 view .LVU665
 2236 00a2 5368     		ldr	r3, [r2, #4]
 2237              		.loc 1 1147 58 view .LVU666
 2238 00a4 03F07063 		and	r3, r3, #251658240
 2239              	.LVL148:
 2240              	.LBB58:
 2241              	.LBI58:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2242              		.loc 2 981 31 is_stmt 1 view .LVU667
 2243              	.LBB59:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2244              		.loc 2 983 3 view .LVU668
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2245              		.loc 2 988 4 view .LVU669
 2246 00a8 4FF07062 		mov	r2, #251658240
 2247              		.syntax unified
 2248              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2249 00ac 92FAA2F2 		rbit r2, r2
 2250              	@ 0 "" 2
 2251              	.LVL149:
 2252              		.loc 2 1001 3 view .LVU670
 2253              		.loc 2 1001 3 is_stmt 0 view .LVU671
 2254              		.thumb
 2255              		.syntax unified
 2256              	.LBE59:
 2257              	.LBE58:
 2258              		.loc 1 1147 33 view .LVU672
 2259 00b0 B2FA82F2 		clz	r2, r2
 2260 00b4 D340     		lsrs	r3, r3, r2
 2261              		.loc 1 1147 31 view .LVU673
 2262 00b6 C362     		str	r3, [r0, #44]
1148:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 2263              		.loc 1 1148 1 view .LVU674
 2264 00b8 7047     		bx	lr
 2265              	.L177:
1089:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 84


 2266              		.loc 1 1089 8 is_stmt 1 view .LVU675
1089:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2267              		.loc 1 1089 15 is_stmt 0 view .LVU676
 2268 00ba 0F4B     		ldr	r3, .L189
 2269 00bc 1B68     		ldr	r3, [r3]
1089:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2270              		.loc 1 1089 10 view .LVU677
 2271 00be 13F4803F 		tst	r3, #65536
 2272 00c2 02D0     		beq	.L179
1091:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2273              		.loc 1 1091 5 is_stmt 1 view .LVU678
1091:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2274              		.loc 1 1091 33 is_stmt 0 view .LVU679
 2275 00c4 0123     		movs	r3, #1
 2276 00c6 4360     		str	r3, [r0, #4]
 2277 00c8 A3E7     		b	.L178
 2278              	.L179:
1095:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2279              		.loc 1 1095 5 is_stmt 1 view .LVU680
1095:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2280              		.loc 1 1095 33 is_stmt 0 view .LVU681
 2281 00ca 0023     		movs	r3, #0
 2282 00cc 4360     		str	r3, [r0, #4]
 2283 00ce A0E7     		b	.L178
 2284              	.L180:
1105:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2285              		.loc 1 1105 5 is_stmt 1 view .LVU682
1105:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2286              		.loc 1 1105 33 is_stmt 0 view .LVU683
 2287 00d0 0023     		movs	r3, #0
 2288 00d2 C360     		str	r3, [r0, #12]
 2289 00d4 A4E7     		b	.L181
 2290              	.L182:
1115:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2291              		.loc 1 1115 8 is_stmt 1 view .LVU684
1115:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2292              		.loc 1 1115 15 is_stmt 0 view .LVU685
 2293 00d6 084B     		ldr	r3, .L189
 2294 00d8 1B6F     		ldr	r3, [r3, #112]
1115:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2295              		.loc 1 1115 10 view .LVU686
 2296 00da 13F0010F 		tst	r3, #1
 2297 00de 02D0     		beq	.L184
1117:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2298              		.loc 1 1117 5 is_stmt 1 view .LVU687
1117:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2299              		.loc 1 1117 33 is_stmt 0 view .LVU688
 2300 00e0 0123     		movs	r3, #1
 2301 00e2 8360     		str	r3, [r0, #8]
 2302 00e4 ADE7     		b	.L183
 2303              	.L184:
1121:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2304              		.loc 1 1121 5 is_stmt 1 view .LVU689
1121:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2305              		.loc 1 1121 33 is_stmt 0 view .LVU690
 2306 00e6 0023     		movs	r3, #0
 2307 00e8 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 85


 2308 00ea AAE7     		b	.L183
 2309              	.L185:
1131:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2310              		.loc 1 1131 5 is_stmt 1 view .LVU691
1131:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2311              		.loc 1 1131 33 is_stmt 0 view .LVU692
 2312 00ec 0023     		movs	r3, #0
 2313 00ee 4361     		str	r3, [r0, #20]
 2314 00f0 AEE7     		b	.L186
 2315              	.L187:
1141:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2316              		.loc 1 1141 5 is_stmt 1 view .LVU693
1141:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2317              		.loc 1 1141 37 is_stmt 0 view .LVU694
 2318 00f2 0123     		movs	r3, #1
 2319 00f4 8361     		str	r3, [r0, #24]
 2320 00f6 B2E7     		b	.L188
 2321              	.L190:
 2322              		.align	2
 2323              	.L189:
 2324 00f8 00380240 		.word	1073887232
 2325              		.cfi_endproc
 2326              	.LFE82:
 2328              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2329              		.align	1
 2330              		.global	HAL_RCC_GetClockConfig
 2331              		.syntax unified
 2332              		.thumb
 2333              		.thumb_func
 2334              		.fpu softvfp
 2336              	HAL_RCC_GetClockConfig:
 2337              	.LVL150:
 2338              	.LFB83:
1149:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1150:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1151:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1152:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * RCC configuration registers.
1153:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1154:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * will be configured.
1155:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1156:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
1157:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1158:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1159:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 2339              		.loc 1 1159 1 is_stmt 1 view -0
 2340              		.cfi_startproc
 2341              		@ args = 0, pretend = 0, frame = 0
 2342              		@ frame_needed = 0, uses_anonymous_args = 0
 2343              		@ link register save eliminated.
1160:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1161:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2344              		.loc 1 1161 3 view .LVU696
 2345              		.loc 1 1161 32 is_stmt 0 view .LVU697
 2346 0000 0F23     		movs	r3, #15
 2347 0002 0360     		str	r3, [r0]
1162:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1163:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 86


1164:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2348              		.loc 1 1164 3 is_stmt 1 view .LVU698
 2349              		.loc 1 1164 51 is_stmt 0 view .LVU699
 2350 0004 0B4B     		ldr	r3, .L192
 2351 0006 9A68     		ldr	r2, [r3, #8]
 2352              		.loc 1 1164 37 view .LVU700
 2353 0008 02F00302 		and	r2, r2, #3
 2354              		.loc 1 1164 35 view .LVU701
 2355 000c 4260     		str	r2, [r0, #4]
1165:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1166:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1167:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2356              		.loc 1 1167 3 is_stmt 1 view .LVU702
 2357              		.loc 1 1167 52 is_stmt 0 view .LVU703
 2358 000e 9A68     		ldr	r2, [r3, #8]
 2359              		.loc 1 1167 38 view .LVU704
 2360 0010 02F0F002 		and	r2, r2, #240
 2361              		.loc 1 1167 36 view .LVU705
 2362 0014 8260     		str	r2, [r0, #8]
1168:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1169:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1170:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2363              		.loc 1 1170 3 is_stmt 1 view .LVU706
 2364              		.loc 1 1170 53 is_stmt 0 view .LVU707
 2365 0016 9A68     		ldr	r2, [r3, #8]
 2366              		.loc 1 1170 39 view .LVU708
 2367 0018 02F4E052 		and	r2, r2, #7168
 2368              		.loc 1 1170 37 view .LVU709
 2369 001c C260     		str	r2, [r0, #12]
1171:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1172:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1173:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2370              		.loc 1 1173 3 is_stmt 1 view .LVU710
 2371              		.loc 1 1173 54 is_stmt 0 view .LVU711
 2372 001e 9B68     		ldr	r3, [r3, #8]
 2373              		.loc 1 1173 39 view .LVU712
 2374 0020 DB08     		lsrs	r3, r3, #3
 2375 0022 03F4E053 		and	r3, r3, #7168
 2376              		.loc 1 1173 37 view .LVU713
 2377 0026 0361     		str	r3, [r0, #16]
1174:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1175:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1176:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2378              		.loc 1 1176 3 is_stmt 1 view .LVU714
 2379              		.loc 1 1176 32 is_stmt 0 view .LVU715
 2380 0028 034B     		ldr	r3, .L192+4
 2381 002a 1B68     		ldr	r3, [r3]
 2382              		.loc 1 1176 16 view .LVU716
 2383 002c 03F00F03 		and	r3, r3, #15
 2384              		.loc 1 1176 14 view .LVU717
 2385 0030 0B60     		str	r3, [r1]
1177:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 2386              		.loc 1 1177 1 view .LVU718
 2387 0032 7047     		bx	lr
 2388              	.L193:
 2389              		.align	2
 2390              	.L192:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 87


 2391 0034 00380240 		.word	1073887232
 2392 0038 003C0240 		.word	1073888256
 2393              		.cfi_endproc
 2394              	.LFE83:
 2396              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2397              		.align	1
 2398              		.weak	HAL_RCC_CSSCallback
 2399              		.syntax unified
 2400              		.thumb
 2401              		.thumb_func
 2402              		.fpu softvfp
 2404              	HAL_RCC_CSSCallback:
 2405              	.LFB85:
1178:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1179:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1180:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1181:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1182:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
1183:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1184:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1185:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
1186:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1187:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1188:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
1189:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1190:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1191:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1192:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1193:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1194:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
1195:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
1196:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
1197:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** /**
1198:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1199:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   * @retval None
1200:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   */
1201:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1202:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** {
 2406              		.loc 1 1202 1 is_stmt 1 view -0
 2407              		.cfi_startproc
 2408              		@ args = 0, pretend = 0, frame = 0
 2409              		@ frame_needed = 0, uses_anonymous_args = 0
 2410              		@ link register save eliminated.
1203:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1204:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1205:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****    */
1206:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** }
 2411              		.loc 1 1206 1 view .LVU720
 2412 0000 7047     		bx	lr
 2413              		.cfi_endproc
 2414              	.LFE85:
 2416              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2417              		.align	1
 2418              		.global	HAL_RCC_NMI_IRQHandler
 2419              		.syntax unified
 2420              		.thumb
 2421              		.thumb_func
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 88


 2422              		.fpu softvfp
 2424              	HAL_RCC_NMI_IRQHandler:
 2425              	.LFB84:
1185:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2426              		.loc 1 1185 1 view -0
 2427              		.cfi_startproc
 2428              		@ args = 0, pretend = 0, frame = 0
 2429              		@ frame_needed = 0, uses_anonymous_args = 0
 2430 0000 08B5     		push	{r3, lr}
 2431              	.LCFI18:
 2432              		.cfi_def_cfa_offset 8
 2433              		.cfi_offset 3, -8
 2434              		.cfi_offset 14, -4
1187:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2435              		.loc 1 1187 3 view .LVU722
1187:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2436              		.loc 1 1187 6 is_stmt 0 view .LVU723
 2437 0002 064B     		ldr	r3, .L199
 2438 0004 DB68     		ldr	r3, [r3, #12]
1187:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   {
 2439              		.loc 1 1187 5 view .LVU724
 2440 0006 13F0800F 		tst	r3, #128
 2441 000a 00D1     		bne	.L198
 2442              	.L195:
1195:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 2443              		.loc 1 1195 1 view .LVU725
 2444 000c 08BD     		pop	{r3, pc}
 2445              	.L198:
1190:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 2446              		.loc 1 1190 5 is_stmt 1 view .LVU726
 2447 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2448              	.LVL151:
1193:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c ****   }
 2449              		.loc 1 1193 5 view .LVU727
 2450 0012 034B     		ldr	r3, .L199+4
 2451 0014 8022     		movs	r2, #128
 2452 0016 1A70     		strb	r2, [r3]
1195:Drivers/STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_rcc.c **** 
 2453              		.loc 1 1195 1 is_stmt 0 view .LVU728
 2454 0018 F8E7     		b	.L195
 2455              	.L200:
 2456 001a 00BF     		.align	2
 2457              	.L199:
 2458 001c 00380240 		.word	1073887232
 2459 0020 0E380240 		.word	1073887246
 2460              		.cfi_endproc
 2461              	.LFE84:
 2463              		.text
 2464              	.Letext0:
 2465              		.file 3 "c:\\users\\user\\appdata\\roaming\\gnumcueclipse\\armembeddedgcc\\arm-none-eabi\\include\
 2466              		.file 4 "c:\\users\\user\\appdata\\roaming\\gnumcueclipse\\armembeddedgcc\\arm-none-eabi\\include\
 2467              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 2468              		.file 6 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h"
 2469              		.file 7 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f215xx.h"
 2470              		.file 8 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h"
 2471              		.file 9 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_def.h"
 2472              		.file 10 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_rcc.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 89


 2473              		.file 11 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_gpio.h"
 2474              		.file 12 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccvLTcA2.s 			page 90


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f2xx_hal_rcc.c
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:16     .text.HAL_RCC_DeInit:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:24     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:251    .text.HAL_RCC_DeInit:0000000000000104 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:261    .text.HAL_RCC_OscConfig:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:268    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:920    .text.HAL_RCC_OscConfig:00000000000002cc $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:929    .text.HAL_RCC_OscConfig:00000000000002e8 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1171   .text.HAL_RCC_OscConfig:00000000000003c4 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1178   .text.HAL_RCC_MCOConfig:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1185   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1338   .text.HAL_RCC_MCOConfig:0000000000000090 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1345   .text.HAL_RCC_EnableCSS:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1352   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1369   .text.HAL_RCC_EnableCSS:0000000000000008 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1374   .text.HAL_RCC_DisableCSS:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1381   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1398   .text.HAL_RCC_DisableCSS:0000000000000008 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1404   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1411   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1560   .text.HAL_RCC_GetSysClockFreq:00000000000000c8 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1567   .text.HAL_RCC_ClockConfig:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1574   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1885   .text.HAL_RCC_ClockConfig:0000000000000158 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1894   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1901   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1916   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1921   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1928   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1979   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1985   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:1992   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2043   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2049   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2056   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2324   .text.HAL_RCC_GetOscConfig:00000000000000f8 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2329   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2336   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2391   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2397   .text.HAL_RCC_CSSCallback:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2404   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2417   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2424   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
C:\Users\User\AppData\Local\Temp\ccvLTcA2.s:2458   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
__aeabi_uldivmod
AHBPrescTable
APBPrescTable
