Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 10:35:08 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.035ns (31.259%)  route 2.276ns (68.741%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 6.383 - 4.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.921ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.836ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43657, routed)       2.066     3.003    Delay1No25_instance/clk_IBUF_BUFG
    SLICE_X155Y314       FDCE                                         r  Delay1No25_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y314       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.082 r  Delay1No25_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.740     3.822    Delay1No24_instance/Y_reg[33]_0[3]
    SLICE_X143Y331       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.970 r  Delay1No24_instance/geqOp_carry_i_15__3/O
                         net (fo=1, routed)           0.009     3.979    Sum10_4_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X143Y331       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.165 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.191    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X143Y332       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.206 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.232    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y333       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.284 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.332     4.616    Delay1No24_instance/CO[0]
    SLICE_X146Y332       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.714 f  Delay1No24_instance/shiftedFracY_d1[32]_i_5__3/O
                         net (fo=3, routed)           0.254     4.968    Delay1No24_instance/Sum10_4_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X143Y333       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     5.004 f  Delay1No24_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.096     5.100    Delay1No24_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X143Y334       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.223 r  Delay1No24_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.313     5.536    Delay1No25_instance/Y_reg[23]_0
    SLICE_X141Y329       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     5.659 r  Delay1No25_instance/shiftedFracY_d1[9]_i_2__3/O
                         net (fo=4, routed)           0.223     5.882    Delay1No25_instance/level2__2[10]
    SLICE_X142Y330       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     6.007 r  Delay1No25_instance/shiftedFracY_d1[33]_i_4__3/O
                         net (fo=2, routed)           0.207     6.214    Delay1No24_instance/Y_reg[26]_0[10]
    SLICE_X140Y330       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.264 r  Delay1No24_instance/shiftedFracY_d1[17]_i_1__3/O
                         net (fo=1, routed)           0.050     6.314    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[6]
    SLICE_X140Y330       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43657, routed)       1.736     6.383    Sum10_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X140Y330       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.428     6.811    
                         clock uncertainty           -0.035     6.776    
    SLICE_X140Y330       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.801    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  0.486    




