User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/LeakagePower/SRAM/128KB/128KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 1024 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 2
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 168.183um x 469.634um = 78984.622um^2
 |--- Mat Area      = 168.183um x 469.634um = 78984.622um^2   (93.811%)
 |--- Subarray Area = 84.092um x 230.717um = 19401.361um^2   (95.479%)
 - Area Efficiency = 93.811%
Timing:
 -  Read Latency = 1.987ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 1.987ns
    |--- Predecoder Latency = 235.137ps
    |--- Subarray Latency   = 1.752ns
       |--- Row Decoder Latency = 1.036ns
       |--- Bitline Latency     = 666.028ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 46.346ps
       |--- Precharge Latency   = 714.598ps
 - Write Latency = 1.987ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 1.987ns
    |--- Predecoder Latency = 235.137ps
    |--- Subarray Latency   = 1.752ns
       |--- Row Decoder Latency = 1.036ns
       |--- Charge Latency      = 713.772ps
 - Read Bandwidth  = 11.181GB/s
 - Write Bandwidth = 9.131GB/s
Power:
 -  Read Dynamic Energy = 21.369pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 21.369pJ per mat
    |--- Predecoder Dynamic Energy = 0.136pJ
    |--- Subarray Dynamic Energy   = 5.308pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Senseamp Dynamic Energy    = 0.093pJ
       |--- Mux Dynamic Energy         = 0.075pJ
       |--- Precharge Dynamic Energy   = 0.394pJ
 - Write Dynamic Energy = 2.263pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 2.263pJ per mat
    |--- Predecoder Dynamic Energy = 0.136pJ
    |--- Subarray Dynamic Energy   = 0.532pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Mux Dynamic Energy         = 0.075pJ
 - Leakage Power = 10.513uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 10.513uW per mat

Finished!
