

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Tue Jul  4 18:09:03 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol2
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.130|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   92|   92|   88|   88| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 88, depth = 93


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 1
  Pipeline-0 : II = 88, D = 93, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Key_addr_12 = getelementptr [16 x i8]* %Key, i64 0, i64 12" [c_src/aes.c:191]   --->   Operation 94 'getelementptr' 'Key_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 95 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 96 [1/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 96 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%RoundKey_addr_12 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 12" [c_src/aes.c:191]   --->   Operation 97 'getelementptr' 'RoundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.77ns)   --->   "store i8 %Key_load_12, i8* %RoundKey_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%Key_addr_13 = getelementptr [16 x i8]* %Key, i64 0, i64 13" [c_src/aes.c:192]   --->   Operation 99 'getelementptr' 'Key_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 100 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i8 %Key_load_12 to i64" [c_src/aes.c:228]   --->   Operation 101 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228" [c_src/aes.c:228]   --->   Operation 102 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228]   --->   Operation 103 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 104 [1/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 104 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%RoundKey_addr_13 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 13" [c_src/aes.c:192]   --->   Operation 105 'getelementptr' 'RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.77ns)   --->   "store i8 %Key_load_13, i8* %RoundKey_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%Key_addr_14 = getelementptr [16 x i8]* %Key, i64 0, i64 14" [c_src/aes.c:193]   --->   Operation 107 'getelementptr' 'Key_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 108 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %Key_load_13 to i64" [c_src/aes.c:225]   --->   Operation 109 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225" [c_src/aes.c:225]   --->   Operation 110 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225]   --->   Operation 111 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 112 [1/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228]   --->   Operation 112 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 4.54>
ST_4 : Operation 113 [1/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 113 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%RoundKey_addr_14 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 14" [c_src/aes.c:193]   --->   Operation 114 'getelementptr' 'RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.77ns)   --->   "store i8 %Key_load_14, i8* %RoundKey_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%Key_addr_15 = getelementptr [16 x i8]* %Key, i64 0, i64 15" [c_src/aes.c:194]   --->   Operation 116 'getelementptr' 'Key_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 117 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 118 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225]   --->   Operation 118 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i8 %Key_load_14 to i64" [c_src/aes.c:226]   --->   Operation 119 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226" [c_src/aes.c:226]   --->   Operation 120 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226]   --->   Operation 121 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 4.54>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%Key_addr = getelementptr [16 x i8]* %Key, i64 0, i64 0" [c_src/aes.c:191]   --->   Operation 122 'getelementptr' 'Key_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:191]   --->   Operation 123 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 124 [1/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 124 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%RoundKey_addr_15 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 15" [c_src/aes.c:194]   --->   Operation 125 'getelementptr' 'RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.77ns)   --->   "store i8 %Key_load_15, i8* %RoundKey_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 127 [1/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226]   --->   Operation 127 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %Key_load_15 to i64" [c_src/aes.c:227]   --->   Operation 128 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227" [c_src/aes.c:227]   --->   Operation 129 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227]   --->   Operation 130 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 131 [1/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:191]   --->   Operation 131 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 0" [c_src/aes.c:191]   --->   Operation 132 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (2.77ns)   --->   "store i8 %Key_load, i8* %RoundKey_addr, align 1" [c_src/aes.c:191]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%Key_addr_1 = getelementptr [16 x i8]* %Key, i64 0, i64 1" [c_src/aes.c:192]   --->   Operation 134 'getelementptr' 'Key_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 135 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 136 [1/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227]   --->   Operation 136 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_40 = xor i8 %Key_load, 1" [c_src/aes.c:246]   --->   Operation 137 'xor' 'xor_ln246_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246 = xor i8 %xor_ln246_40, %sbox_load" [c_src/aes.c:246]   --->   Operation 138 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%RoundKey_addr_16 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 16" [c_src/aes.c:246]   --->   Operation 139 'getelementptr' 'RoundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.77ns)   --->   "store i8 %xor_ln246, i8* %RoundKey_addr_16, align 1" [c_src/aes.c:246]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 5.33>
ST_7 : Operation 141 [1/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 141 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%RoundKey_addr_1 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 1" [c_src/aes.c:192]   --->   Operation 142 'getelementptr' 'RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (2.77ns)   --->   "store i8 %Key_load_1, i8* %RoundKey_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%Key_addr_2 = getelementptr [16 x i8]* %Key, i64 0, i64 2" [c_src/aes.c:193]   --->   Operation 144 'getelementptr' 'Key_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 145 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 146 [1/1] (0.79ns)   --->   "%xor_ln247 = xor i8 %sbox_load_17, %Key_load_1" [c_src/aes.c:247]   --->   Operation 146 'xor' 'xor_ln247' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%RoundKey_addr_17 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 17" [c_src/aes.c:247]   --->   Operation 147 'getelementptr' 'RoundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (2.77ns)   --->   "store i8 %xor_ln247, i8* %RoundKey_addr_17, align 1" [c_src/aes.c:247]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 5.33>
ST_8 : Operation 149 [1/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 149 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%RoundKey_addr_2 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 2" [c_src/aes.c:193]   --->   Operation 150 'getelementptr' 'RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.77ns)   --->   "store i8 %Key_load_2, i8* %RoundKey_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%Key_addr_3 = getelementptr [16 x i8]* %Key, i64 0, i64 3" [c_src/aes.c:194]   --->   Operation 152 'getelementptr' 'Key_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 153 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 154 [1/1] (0.79ns)   --->   "%xor_ln248 = xor i8 %sbox_load_18, %Key_load_2" [c_src/aes.c:248]   --->   Operation 154 'xor' 'xor_ln248' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%RoundKey_addr_18 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 18" [c_src/aes.c:248]   --->   Operation 155 'getelementptr' 'RoundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.77ns)   --->   "store i8 %xor_ln248, i8* %RoundKey_addr_18, align 1" [c_src/aes.c:248]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 5.33>
ST_9 : Operation 157 [1/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 157 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 3" [c_src/aes.c:194]   --->   Operation 158 'getelementptr' 'RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (2.77ns)   --->   "store i8 %Key_load_3, i8* %RoundKey_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%Key_addr_4 = getelementptr [16 x i8]* %Key, i64 0, i64 4" [c_src/aes.c:191]   --->   Operation 160 'getelementptr' 'Key_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [2/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 161 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 162 [1/1] (0.79ns)   --->   "%xor_ln249 = xor i8 %sbox_load_19, %Key_load_3" [c_src/aes.c:249]   --->   Operation 162 'xor' 'xor_ln249' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%RoundKey_addr_19 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 19" [c_src/aes.c:249]   --->   Operation 163 'getelementptr' 'RoundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (2.77ns)   --->   "store i8 %xor_ln249, i8* %RoundKey_addr_19, align 1" [c_src/aes.c:249]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 10 <SV = 9> <Delay = 5.33>
ST_10 : Operation 165 [1/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 165 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 4" [c_src/aes.c:191]   --->   Operation 166 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (2.77ns)   --->   "store i8 %Key_load_4, i8* %RoundKey_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%Key_addr_5 = getelementptr [16 x i8]* %Key, i64 0, i64 5" [c_src/aes.c:192]   --->   Operation 168 'getelementptr' 'Key_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [2/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 169 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 170 [1/1] (0.79ns)   --->   "%xor_ln246_1 = xor i8 %Key_load_4, %xor_ln246" [c_src/aes.c:246]   --->   Operation 170 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%RoundKey_addr_20 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 20" [c_src/aes.c:246]   --->   Operation 171 'getelementptr' 'RoundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_1, i8* %RoundKey_addr_20, align 1" [c_src/aes.c:246]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 5.33>
ST_11 : Operation 173 [1/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 173 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 5" [c_src/aes.c:192]   --->   Operation 174 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (2.77ns)   --->   "store i8 %Key_load_5, i8* %RoundKey_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%Key_addr_6 = getelementptr [16 x i8]* %Key, i64 0, i64 6" [c_src/aes.c:193]   --->   Operation 176 'getelementptr' 'Key_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 177 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 178 [1/1] (0.79ns)   --->   "%xor_ln247_1 = xor i8 %Key_load_5, %xor_ln247" [c_src/aes.c:247]   --->   Operation 178 'xor' 'xor_ln247_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%RoundKey_addr_21 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 21" [c_src/aes.c:247]   --->   Operation 179 'getelementptr' 'RoundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_1, i8* %RoundKey_addr_21, align 1" [c_src/aes.c:247]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 5.33>
ST_12 : Operation 181 [1/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 181 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%RoundKey_addr_6 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 6" [c_src/aes.c:193]   --->   Operation 182 'getelementptr' 'RoundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (2.77ns)   --->   "store i8 %Key_load_6, i8* %RoundKey_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 183 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%Key_addr_7 = getelementptr [16 x i8]* %Key, i64 0, i64 7" [c_src/aes.c:194]   --->   Operation 184 'getelementptr' 'Key_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 185 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 186 [1/1] (0.79ns)   --->   "%xor_ln248_1 = xor i8 %Key_load_6, %xor_ln248" [c_src/aes.c:248]   --->   Operation 186 'xor' 'xor_ln248_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%RoundKey_addr_22 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 22" [c_src/aes.c:248]   --->   Operation 187 'getelementptr' 'RoundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_1, i8* %RoundKey_addr_22, align 1" [c_src/aes.c:248]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 12> <Delay = 5.33>
ST_13 : Operation 189 [1/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 189 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%RoundKey_addr_7 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 7" [c_src/aes.c:194]   --->   Operation 190 'getelementptr' 'RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (2.77ns)   --->   "store i8 %Key_load_7, i8* %RoundKey_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%Key_addr_8 = getelementptr [16 x i8]* %Key, i64 0, i64 8" [c_src/aes.c:191]   --->   Operation 192 'getelementptr' 'Key_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [2/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 193 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 194 [1/1] (0.79ns)   --->   "%xor_ln249_1 = xor i8 %Key_load_7, %xor_ln249" [c_src/aes.c:249]   --->   Operation 194 'xor' 'xor_ln249_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%RoundKey_addr_23 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 23" [c_src/aes.c:249]   --->   Operation 195 'getelementptr' 'RoundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_1, i8* %RoundKey_addr_23, align 1" [c_src/aes.c:249]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 13> <Delay = 6.13>
ST_14 : Operation 197 [1/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 197 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%RoundKey_addr_8 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 8" [c_src/aes.c:191]   --->   Operation 198 'getelementptr' 'RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (2.77ns)   --->   "store i8 %Key_load_8, i8* %RoundKey_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%Key_addr_9 = getelementptr [16 x i8]* %Key, i64 0, i64 9" [c_src/aes.c:192]   --->   Operation 200 'getelementptr' 'Key_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [2/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 201 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 202 [1/1] (0.79ns)   --->   "%xor_ln246_2 = xor i8 %Key_load_8, %xor_ln246_1" [c_src/aes.c:246]   --->   Operation 202 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%RoundKey_addr_24 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 24" [c_src/aes.c:246]   --->   Operation 203 'getelementptr' 'RoundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_2, i8* %RoundKey_addr_24, align 1" [c_src/aes.c:246]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 205 [1/1] (0.79ns)   --->   "%xor_ln246_3 = xor i8 %Key_load_12, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 205 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i8 %xor_ln246_3 to i64" [c_src/aes.c:228]   --->   Operation 206 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_1" [c_src/aes.c:228]   --->   Operation 207 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [2/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228]   --->   Operation 208 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 6.13>
ST_15 : Operation 209 [1/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 209 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%RoundKey_addr_9 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 9" [c_src/aes.c:192]   --->   Operation 210 'getelementptr' 'RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (2.77ns)   --->   "store i8 %Key_load_9, i8* %RoundKey_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%Key_addr_10 = getelementptr [16 x i8]* %Key, i64 0, i64 10" [c_src/aes.c:193]   --->   Operation 212 'getelementptr' 'Key_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [2/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 213 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 214 [1/1] (0.79ns)   --->   "%xor_ln247_2 = xor i8 %Key_load_9, %xor_ln247_1" [c_src/aes.c:247]   --->   Operation 214 'xor' 'xor_ln247_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%RoundKey_addr_25 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 25" [c_src/aes.c:247]   --->   Operation 215 'getelementptr' 'RoundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_2, i8* %RoundKey_addr_25, align 1" [c_src/aes.c:247]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 217 [1/1] (0.79ns)   --->   "%xor_ln247_3 = xor i8 %Key_load_13, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 217 'xor' 'xor_ln247_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i8 %xor_ln247_3 to i64" [c_src/aes.c:225]   --->   Operation 218 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_1" [c_src/aes.c:225]   --->   Operation 219 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [2/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225]   --->   Operation 220 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 221 [1/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228]   --->   Operation 221 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 222 [1/1] (0.79ns)   --->   "%xor_ln249_4 = xor i8 %sbox_load_23, %xor_ln249" [c_src/aes.c:249]   --->   Operation 222 'xor' 'xor_ln249_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.79ns)   --->   "%xor_ln249_5 = xor i8 %sbox_load_23, %Key_load_7" [c_src/aes.c:249]   --->   Operation 223 'xor' 'xor_ln249_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.13>
ST_16 : Operation 224 [1/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 224 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%RoundKey_addr_10 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 10" [c_src/aes.c:193]   --->   Operation 225 'getelementptr' 'RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (2.77ns)   --->   "store i8 %Key_load_10, i8* %RoundKey_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%Key_addr_11 = getelementptr [16 x i8]* %Key, i64 0, i64 11" [c_src/aes.c:194]   --->   Operation 227 'getelementptr' 'Key_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [2/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 228 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 229 [1/1] (0.79ns)   --->   "%xor_ln248_2 = xor i8 %Key_load_10, %xor_ln248_1" [c_src/aes.c:248]   --->   Operation 229 'xor' 'xor_ln248_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%RoundKey_addr_26 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 26" [c_src/aes.c:248]   --->   Operation 230 'getelementptr' 'RoundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_2, i8* %RoundKey_addr_26, align 1" [c_src/aes.c:248]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 232 [1/1] (0.79ns)   --->   "%xor_ln248_3 = xor i8 %Key_load_14, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 232 'xor' 'xor_ln248_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225]   --->   Operation 233 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i8 %xor_ln248_3 to i64" [c_src/aes.c:226]   --->   Operation 234 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_1" [c_src/aes.c:226]   --->   Operation 235 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [2/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226]   --->   Operation 236 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 237 [1/1] (0.79ns)   --->   "%xor_ln231 = xor i8 %sbox_load_4, 2" [c_src/aes.c:231]   --->   Operation 237 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.79ns)   --->   "%xor_ln246_4 = xor i8 %xor_ln231, %xor_ln246" [c_src/aes.c:246]   --->   Operation 238 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.79ns)   --->   "%xor_ln246_5 = xor i8 %Key_load_4, %xor_ln231" [c_src/aes.c:246]   --->   Operation 239 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.13>
ST_17 : Operation 240 [1/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 240 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%RoundKey_addr_11 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 11" [c_src/aes.c:194]   --->   Operation 241 'getelementptr' 'RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (2.77ns)   --->   "store i8 %Key_load_11, i8* %RoundKey_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 243 [1/1] (0.79ns)   --->   "%xor_ln249_2 = xor i8 %Key_load_11, %xor_ln249_1" [c_src/aes.c:249]   --->   Operation 243 'xor' 'xor_ln249_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%RoundKey_addr_27 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 27" [c_src/aes.c:249]   --->   Operation 244 'getelementptr' 'RoundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_2, i8* %RoundKey_addr_27, align 1" [c_src/aes.c:249]   --->   Operation 245 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 246 [1/1] (0.79ns)   --->   "%xor_ln249_3 = xor i8 %Key_load_15, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 246 'xor' 'xor_ln249_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226]   --->   Operation 247 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i8 %xor_ln249_3 to i64" [c_src/aes.c:227]   --->   Operation 248 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_1" [c_src/aes.c:227]   --->   Operation 249 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227]   --->   Operation 250 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 251 [1/1] (0.79ns)   --->   "%xor_ln247_4 = xor i8 %sbox_load_21, %xor_ln247" [c_src/aes.c:247]   --->   Operation 251 'xor' 'xor_ln247_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.79ns)   --->   "%xor_ln247_5 = xor i8 %sbox_load_21, %Key_load_5" [c_src/aes.c:247]   --->   Operation 252 'xor' 'xor_ln247_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%RoundKey_addr_28 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 28" [c_src/aes.c:246]   --->   Operation 253 'getelementptr' 'RoundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_3, i8* %RoundKey_addr_28, align 1" [c_src/aes.c:246]   --->   Operation 254 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%RoundKey_addr_29 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 29" [c_src/aes.c:247]   --->   Operation 255 'getelementptr' 'RoundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_3, i8* %RoundKey_addr_29, align 1" [c_src/aes.c:247]   --->   Operation 256 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 257 [1/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227]   --->   Operation 257 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 258 [1/1] (0.79ns)   --->   "%xor_ln248_4 = xor i8 %sbox_load_22, %xor_ln248" [c_src/aes.c:248]   --->   Operation 258 'xor' 'xor_ln248_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.79ns)   --->   "%xor_ln248_5 = xor i8 %sbox_load_22, %Key_load_6" [c_src/aes.c:248]   --->   Operation 259 'xor' 'xor_ln248_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.79ns)   --->   "%xor_ln247_7 = xor i8 %Key_load_13, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 260 'xor' 'xor_ln247_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i8 %xor_ln247_7 to i64" [c_src/aes.c:225]   --->   Operation 261 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_2" [c_src/aes.c:225]   --->   Operation 262 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [2/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225]   --->   Operation 263 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%RoundKey_addr_30 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 30" [c_src/aes.c:248]   --->   Operation 264 'getelementptr' 'RoundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_3, i8* %RoundKey_addr_30, align 1" [c_src/aes.c:248]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%RoundKey_addr_31 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 31" [c_src/aes.c:249]   --->   Operation 266 'getelementptr' 'RoundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_3, i8* %RoundKey_addr_31, align 1" [c_src/aes.c:249]   --->   Operation 267 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 268 [1/1] (0.79ns)   --->   "%xor_ln248_7 = xor i8 %Key_load_14, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 268 'xor' 'xor_ln248_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225]   --->   Operation 269 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln226_2 = zext i8 %xor_ln248_7 to i64" [c_src/aes.c:226]   --->   Operation 270 'zext' 'zext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_2" [c_src/aes.c:226]   --->   Operation 271 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [2/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226]   --->   Operation 272 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 20 <SV = 19> <Delay = 3.56>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%RoundKey_addr_32 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 32" [c_src/aes.c:246]   --->   Operation 273 'getelementptr' 'RoundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_4, i8* %RoundKey_addr_32, align 1" [c_src/aes.c:246]   --->   Operation 274 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%RoundKey_addr_33 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 33" [c_src/aes.c:247]   --->   Operation 275 'getelementptr' 'RoundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_4, i8* %RoundKey_addr_33, align 1" [c_src/aes.c:247]   --->   Operation 276 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 277 [1/1] (0.79ns)   --->   "%xor_ln249_7 = xor i8 %Key_load_15, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 277 'xor' 'xor_ln249_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226]   --->   Operation 278 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i8 %xor_ln249_7 to i64" [c_src/aes.c:227]   --->   Operation 279 'zext' 'zext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_2" [c_src/aes.c:227]   --->   Operation 280 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [2/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227]   --->   Operation 281 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_41 = xor i8 %xor_ln246_4, 4" [c_src/aes.c:246]   --->   Operation 282 'xor' 'xor_ln246_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_8 = xor i8 %xor_ln246_41, %sbox_load_8" [c_src/aes.c:246]   --->   Operation 283 'xor' 'xor_ln246_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.79ns)   --->   "%xor_ln247_8 = xor i8 %sbox_load_25, %xor_ln247_4" [c_src/aes.c:247]   --->   Operation 284 'xor' 'xor_ln247_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%RoundKey_addr_34 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 34" [c_src/aes.c:248]   --->   Operation 285 'getelementptr' 'RoundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_4, i8* %RoundKey_addr_34, align 1" [c_src/aes.c:248]   --->   Operation 286 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%RoundKey_addr_35 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 35" [c_src/aes.c:249]   --->   Operation 287 'getelementptr' 'RoundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_4, i8* %RoundKey_addr_35, align 1" [c_src/aes.c:249]   --->   Operation 288 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 289 [1/1] (0.79ns)   --->   "%xor_ln246_7 = xor i8 %Key_load_12, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 289 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227]   --->   Operation 290 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln228_2 = zext i8 %xor_ln246_7 to i64" [c_src/aes.c:228]   --->   Operation 291 'zext' 'zext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_2" [c_src/aes.c:228]   --->   Operation 292 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [2/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228]   --->   Operation 293 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 294 [1/1] (0.79ns)   --->   "%xor_ln248_8 = xor i8 %sbox_load_26, %xor_ln248_4" [c_src/aes.c:248]   --->   Operation 294 'xor' 'xor_ln248_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.36>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%RoundKey_addr_36 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 36" [c_src/aes.c:246]   --->   Operation 295 'getelementptr' 'RoundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_5, i8* %RoundKey_addr_36, align 1" [c_src/aes.c:246]   --->   Operation 296 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%RoundKey_addr_37 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 37" [c_src/aes.c:247]   --->   Operation 297 'getelementptr' 'RoundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_5, i8* %RoundKey_addr_37, align 1" [c_src/aes.c:247]   --->   Operation 298 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_22 : Operation 299 [1/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228]   --->   Operation 299 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 300 [1/1] (0.79ns)   --->   "%xor_ln249_8 = xor i8 %sbox_load_27, %xor_ln249_4" [c_src/aes.c:249]   --->   Operation 300 'xor' 'xor_ln249_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.79ns)   --->   "%xor_ln247_10 = xor i8 %xor_ln247_8, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 301 'xor' 'xor_ln247_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.79ns)   --->   "%xor_ln247_11 = xor i8 %xor_ln247_10, %xor_ln247_7" [c_src/aes.c:247]   --->   Operation 302 'xor' 'xor_ln247_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i8 %xor_ln247_11 to i64" [c_src/aes.c:225]   --->   Operation 303 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_3" [c_src/aes.c:225]   --->   Operation 304 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [2/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225]   --->   Operation 305 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 23 <SV = 22> <Delay = 4.36>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%RoundKey_addr_38 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 38" [c_src/aes.c:248]   --->   Operation 306 'getelementptr' 'RoundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_5, i8* %RoundKey_addr_38, align 1" [c_src/aes.c:248]   --->   Operation 307 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%RoundKey_addr_39 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 39" [c_src/aes.c:249]   --->   Operation 308 'getelementptr' 'RoundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_5, i8* %RoundKey_addr_39, align 1" [c_src/aes.c:249]   --->   Operation 309 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_23 : Operation 310 [1/1] (0.79ns)   --->   "%xor_ln248_10 = xor i8 %xor_ln248_8, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 310 'xor' 'xor_ln248_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.79ns)   --->   "%xor_ln248_11 = xor i8 %xor_ln248_10, %xor_ln248_7" [c_src/aes.c:248]   --->   Operation 311 'xor' 'xor_ln248_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225]   --->   Operation 312 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln226_3 = zext i8 %xor_ln248_11 to i64" [c_src/aes.c:226]   --->   Operation 313 'zext' 'zext_ln226_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_3" [c_src/aes.c:226]   --->   Operation 314 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [2/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226]   --->   Operation 315 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 24 <SV = 23> <Delay = 4.36>
ST_24 : Operation 316 [1/1] (0.79ns)   --->   "%xor_ln246_6 = xor i8 %xor_ln246_5, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 316 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%RoundKey_addr_40 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 40" [c_src/aes.c:246]   --->   Operation 317 'getelementptr' 'RoundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_6, i8* %RoundKey_addr_40, align 1" [c_src/aes.c:246]   --->   Operation 318 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_24 : Operation 319 [1/1] (0.79ns)   --->   "%xor_ln247_6 = xor i8 %xor_ln247_5, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 319 'xor' 'xor_ln247_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%RoundKey_addr_41 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 41" [c_src/aes.c:247]   --->   Operation 320 'getelementptr' 'RoundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_6, i8* %RoundKey_addr_41, align 1" [c_src/aes.c:247]   --->   Operation 321 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_24 : Operation 322 [1/1] (0.79ns)   --->   "%xor_ln249_10 = xor i8 %xor_ln249_8, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 322 'xor' 'xor_ln249_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.79ns)   --->   "%xor_ln249_11 = xor i8 %xor_ln249_10, %xor_ln249_7" [c_src/aes.c:249]   --->   Operation 323 'xor' 'xor_ln249_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226]   --->   Operation 324 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i8 %xor_ln249_11 to i64" [c_src/aes.c:227]   --->   Operation 325 'zext' 'zext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_3" [c_src/aes.c:227]   --->   Operation 326 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [2/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227]   --->   Operation 327 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 25 <SV = 24> <Delay = 4.36>
ST_25 : Operation 328 [1/1] (0.79ns)   --->   "%xor_ln248_6 = xor i8 %xor_ln248_5, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 328 'xor' 'xor_ln248_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%RoundKey_addr_42 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 42" [c_src/aes.c:248]   --->   Operation 329 'getelementptr' 'RoundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_6, i8* %RoundKey_addr_42, align 1" [c_src/aes.c:248]   --->   Operation 330 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 331 [1/1] (0.79ns)   --->   "%xor_ln249_6 = xor i8 %xor_ln249_5, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 331 'xor' 'xor_ln249_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%RoundKey_addr_43 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 43" [c_src/aes.c:249]   --->   Operation 332 'getelementptr' 'RoundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_6, i8* %RoundKey_addr_43, align 1" [c_src/aes.c:249]   --->   Operation 333 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 334 [1/1] (0.79ns)   --->   "%xor_ln246_10 = xor i8 %xor_ln246_8, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 334 'xor' 'xor_ln246_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [1/1] (0.79ns)   --->   "%xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_7" [c_src/aes.c:246]   --->   Operation 335 'xor' 'xor_ln246_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [1/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227]   --->   Operation 336 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln228_3 = zext i8 %xor_ln246_11 to i64" [c_src/aes.c:228]   --->   Operation 337 'zext' 'zext_ln228_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_3" [c_src/aes.c:228]   --->   Operation 338 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 339 [2/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228]   --->   Operation 339 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 26 <SV = 25> <Delay = 3.56>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%RoundKey_addr_44 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 44" [c_src/aes.c:246]   --->   Operation 340 'getelementptr' 'RoundKey_addr_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_7, i8* %RoundKey_addr_44, align 1" [c_src/aes.c:246]   --->   Operation 341 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%RoundKey_addr_45 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 45" [c_src/aes.c:247]   --->   Operation 342 'getelementptr' 'RoundKey_addr_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_7, i8* %RoundKey_addr_45, align 1" [c_src/aes.c:247]   --->   Operation 343 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 344 [1/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228]   --->   Operation 344 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 345 [1/1] (0.79ns)   --->   "%xor_ln247_15 = xor i8 %sbox_load_29, %Key_load_13" [c_src/aes.c:247]   --->   Operation 345 'xor' 'xor_ln247_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i8 %xor_ln247_15 to i64" [c_src/aes.c:225]   --->   Operation 346 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_4" [c_src/aes.c:225]   --->   Operation 347 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [2/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225]   --->   Operation 348 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 27 <SV = 26> <Delay = 3.56>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%RoundKey_addr_46 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 46" [c_src/aes.c:248]   --->   Operation 349 'getelementptr' 'RoundKey_addr_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_7, i8* %RoundKey_addr_46, align 1" [c_src/aes.c:248]   --->   Operation 350 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%RoundKey_addr_47 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 47" [c_src/aes.c:249]   --->   Operation 351 'getelementptr' 'RoundKey_addr_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_7, i8* %RoundKey_addr_47, align 1" [c_src/aes.c:249]   --->   Operation 352 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 353 [1/1] (0.79ns)   --->   "%xor_ln248_15 = xor i8 %sbox_load_30, %Key_load_14" [c_src/aes.c:248]   --->   Operation 353 'xor' 'xor_ln248_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 354 [1/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225]   --->   Operation 354 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln226_4 = zext i8 %xor_ln248_15 to i64" [c_src/aes.c:226]   --->   Operation 355 'zext' 'zext_ln226_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_4" [c_src/aes.c:226]   --->   Operation 356 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [2/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226]   --->   Operation 357 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 28 <SV = 27> <Delay = 3.56>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%RoundKey_addr_48 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 48" [c_src/aes.c:246]   --->   Operation 358 'getelementptr' 'RoundKey_addr_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_8, i8* %RoundKey_addr_48, align 1" [c_src/aes.c:246]   --->   Operation 359 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%RoundKey_addr_49 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 49" [c_src/aes.c:247]   --->   Operation 360 'getelementptr' 'RoundKey_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_8, i8* %RoundKey_addr_49, align 1" [c_src/aes.c:247]   --->   Operation 361 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_28 : Operation 362 [1/1] (0.79ns)   --->   "%xor_ln249_15 = xor i8 %sbox_load_31, %Key_load_15" [c_src/aes.c:249]   --->   Operation 362 'xor' 'xor_ln249_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [1/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226]   --->   Operation 363 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln227_4 = zext i8 %xor_ln249_15 to i64" [c_src/aes.c:227]   --->   Operation 364 'zext' 'zext_ln227_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_4" [c_src/aes.c:227]   --->   Operation 365 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [2/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227]   --->   Operation 366 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 29 <SV = 28> <Delay = 4.36>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%RoundKey_addr_50 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 50" [c_src/aes.c:248]   --->   Operation 367 'getelementptr' 'RoundKey_addr_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 368 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_8, i8* %RoundKey_addr_50, align 1" [c_src/aes.c:248]   --->   Operation 368 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%RoundKey_addr_51 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 51" [c_src/aes.c:249]   --->   Operation 369 'getelementptr' 'RoundKey_addr_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_8, i8* %RoundKey_addr_51, align 1" [c_src/aes.c:249]   --->   Operation 370 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_29 : Operation 371 [1/1] (0.79ns)   --->   "%xor_ln231_1 = xor i8 %sbox_load_12, 8" [c_src/aes.c:231]   --->   Operation 371 'xor' 'xor_ln231_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.79ns)   --->   "%xor_ln246_15 = xor i8 %Key_load_12, %xor_ln231_1" [c_src/aes.c:246]   --->   Operation 372 'xor' 'xor_ln246_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 373 [1/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227]   --->   Operation 373 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln228_4 = zext i8 %xor_ln246_15 to i64" [c_src/aes.c:228]   --->   Operation 374 'zext' 'zext_ln228_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_4" [c_src/aes.c:228]   --->   Operation 375 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 376 [2/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228]   --->   Operation 376 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 30 <SV = 29> <Delay = 5.95>
ST_30 : Operation 377 [1/1] (0.79ns)   --->   "%xor_ln246_9 = xor i8 %xor_ln246_8, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 377 'xor' 'xor_ln246_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 378 [1/1] (0.00ns)   --->   "%RoundKey_addr_52 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 52" [c_src/aes.c:246]   --->   Operation 378 'getelementptr' 'RoundKey_addr_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 379 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_9, i8* %RoundKey_addr_52, align 1" [c_src/aes.c:246]   --->   Operation 379 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_30 : Operation 380 [1/1] (0.79ns)   --->   "%xor_ln247_9 = xor i8 %xor_ln247_8, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 380 'xor' 'xor_ln247_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 381 [1/1] (0.00ns)   --->   "%RoundKey_addr_53 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 53" [c_src/aes.c:247]   --->   Operation 381 'getelementptr' 'RoundKey_addr_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 382 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_9, i8* %RoundKey_addr_53, align 1" [c_src/aes.c:247]   --->   Operation 382 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_30 : Operation 383 [1/1] (0.79ns)   --->   "%xor_ln246_12 = xor i8 %xor_ln231_1, %xor_ln246_8" [c_src/aes.c:246]   --->   Operation 383 'xor' 'xor_ln246_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 384 [1/1] (0.79ns)   --->   "%xor_ln247_12 = xor i8 %sbox_load_29, %xor_ln247_8" [c_src/aes.c:247]   --->   Operation 384 'xor' 'xor_ln247_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 385 [1/1] (0.79ns)   --->   "%xor_ln246_13 = xor i8 %xor_ln231_1, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 385 'xor' 'xor_ln246_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [1/1] (0.79ns)   --->   "%xor_ln247_13 = xor i8 %sbox_load_29, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 386 'xor' 'xor_ln247_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 387 [1/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228]   --->   Operation 387 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 388 [1/1] (0.79ns)   --->   "%xor_ln247_16 = xor i8 %sbox_load_33, %xor_ln247_12" [c_src/aes.c:247]   --->   Operation 388 'xor' 'xor_ln247_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 389 [1/1] (0.79ns)   --->   "%xor_ln247_18 = xor i8 %xor_ln247_16, %xor_ln247_10" [c_src/aes.c:247]   --->   Operation 389 'xor' 'xor_ln247_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 390 [1/1] (0.79ns)   --->   "%xor_ln247_19 = xor i8 %xor_ln247_18, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 390 'xor' 'xor_ln247_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i8 %xor_ln247_19 to i64" [c_src/aes.c:225]   --->   Operation 391 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 392 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_5" [c_src/aes.c:225]   --->   Operation 392 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 393 [2/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225]   --->   Operation 393 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 31 <SV = 30> <Delay = 5.95>
ST_31 : Operation 394 [1/1] (0.79ns)   --->   "%xor_ln248_9 = xor i8 %xor_ln248_8, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 394 'xor' 'xor_ln248_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%RoundKey_addr_54 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 54" [c_src/aes.c:248]   --->   Operation 395 'getelementptr' 'RoundKey_addr_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_9, i8* %RoundKey_addr_54, align 1" [c_src/aes.c:248]   --->   Operation 396 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_31 : Operation 397 [1/1] (0.79ns)   --->   "%xor_ln249_9 = xor i8 %xor_ln249_8, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 397 'xor' 'xor_ln249_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "%RoundKey_addr_55 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 55" [c_src/aes.c:249]   --->   Operation 398 'getelementptr' 'RoundKey_addr_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_9, i8* %RoundKey_addr_55, align 1" [c_src/aes.c:249]   --->   Operation 399 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_31 : Operation 400 [1/1] (0.79ns)   --->   "%xor_ln248_12 = xor i8 %sbox_load_30, %xor_ln248_8" [c_src/aes.c:248]   --->   Operation 400 'xor' 'xor_ln248_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 401 [1/1] (0.79ns)   --->   "%xor_ln249_12 = xor i8 %sbox_load_31, %xor_ln249_8" [c_src/aes.c:249]   --->   Operation 401 'xor' 'xor_ln249_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 402 [1/1] (0.79ns)   --->   "%xor_ln248_13 = xor i8 %sbox_load_30, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 402 'xor' 'xor_ln248_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.79ns)   --->   "%xor_ln249_13 = xor i8 %sbox_load_31, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 403 'xor' 'xor_ln249_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 404 [1/1] (0.79ns)   --->   "%xor_ln248_16 = xor i8 %sbox_load_34, %xor_ln248_12" [c_src/aes.c:248]   --->   Operation 404 'xor' 'xor_ln248_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [1/1] (0.79ns)   --->   "%xor_ln248_18 = xor i8 %xor_ln248_16, %xor_ln248_10" [c_src/aes.c:248]   --->   Operation 405 'xor' 'xor_ln248_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [1/1] (0.79ns)   --->   "%xor_ln248_19 = xor i8 %xor_ln248_18, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 406 'xor' 'xor_ln248_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 407 [1/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225]   --->   Operation 407 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln226_5 = zext i8 %xor_ln248_19 to i64" [c_src/aes.c:226]   --->   Operation 408 'zext' 'zext_ln226_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_5" [c_src/aes.c:226]   --->   Operation 409 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [2/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226]   --->   Operation 410 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 32 <SV = 31> <Delay = 5.15>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%RoundKey_addr_56 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 56" [c_src/aes.c:246]   --->   Operation 411 'getelementptr' 'RoundKey_addr_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_10, i8* %RoundKey_addr_56, align 1" [c_src/aes.c:246]   --->   Operation 412 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%RoundKey_addr_57 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 57" [c_src/aes.c:247]   --->   Operation 413 'getelementptr' 'RoundKey_addr_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_10, i8* %RoundKey_addr_57, align 1" [c_src/aes.c:247]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 415 [1/1] (0.79ns)   --->   "%xor_ln249_16 = xor i8 %sbox_load_35, %xor_ln249_12" [c_src/aes.c:249]   --->   Operation 415 'xor' 'xor_ln249_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 416 [1/1] (0.79ns)   --->   "%xor_ln249_18 = xor i8 %xor_ln249_16, %xor_ln249_10" [c_src/aes.c:249]   --->   Operation 416 'xor' 'xor_ln249_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 417 [1/1] (0.79ns)   --->   "%xor_ln249_19 = xor i8 %xor_ln249_18, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 417 'xor' 'xor_ln249_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [1/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226]   --->   Operation 418 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln227_5 = zext i8 %xor_ln249_19 to i64" [c_src/aes.c:227]   --->   Operation 419 'zext' 'zext_ln227_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_5" [c_src/aes.c:227]   --->   Operation 420 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [2/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227]   --->   Operation 421 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 33 <SV = 32> <Delay = 5.15>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%RoundKey_addr_58 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 58" [c_src/aes.c:248]   --->   Operation 422 'getelementptr' 'RoundKey_addr_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_10, i8* %RoundKey_addr_58, align 1" [c_src/aes.c:248]   --->   Operation 423 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%RoundKey_addr_59 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 59" [c_src/aes.c:249]   --->   Operation 424 'getelementptr' 'RoundKey_addr_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_10, i8* %RoundKey_addr_59, align 1" [c_src/aes.c:249]   --->   Operation 425 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_16)   --->   "%xor_ln246_42 = xor i8 %xor_ln246_12, 16" [c_src/aes.c:246]   --->   Operation 426 'xor' 'xor_ln246_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 427 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_16 = xor i8 %xor_ln246_42, %sbox_load_16" [c_src/aes.c:246]   --->   Operation 427 'xor' 'xor_ln246_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 428 [1/1] (0.79ns)   --->   "%xor_ln246_18 = xor i8 %xor_ln246_16, %xor_ln246_10" [c_src/aes.c:246]   --->   Operation 428 'xor' 'xor_ln246_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [1/1] (0.79ns)   --->   "%xor_ln246_19 = xor i8 %xor_ln246_18, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 429 'xor' 'xor_ln246_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [1/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227]   --->   Operation 430 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln228_5 = zext i8 %xor_ln246_19 to i64" [c_src/aes.c:228]   --->   Operation 431 'zext' 'zext_ln228_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_5" [c_src/aes.c:228]   --->   Operation 432 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 433 [2/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228]   --->   Operation 433 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 34 <SV = 33> <Delay = 4.36>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%RoundKey_addr_60 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 60" [c_src/aes.c:246]   --->   Operation 434 'getelementptr' 'RoundKey_addr_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_11, i8* %RoundKey_addr_60, align 1" [c_src/aes.c:246]   --->   Operation 435 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%RoundKey_addr_61 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 61" [c_src/aes.c:247]   --->   Operation 436 'getelementptr' 'RoundKey_addr_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_11, i8* %RoundKey_addr_61, align 1" [c_src/aes.c:247]   --->   Operation 437 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 438 [1/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228]   --->   Operation 438 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 439 [1/1] (0.79ns)   --->   "%xor_ln247_21 = xor i8 %sbox_load_37, %xor_ln247_13" [c_src/aes.c:247]   --->   Operation 439 'xor' 'xor_ln247_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [1/1] (0.79ns)   --->   "%xor_ln247_23 = xor i8 %xor_ln247_21, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 440 'xor' 'xor_ln247_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i8 %xor_ln247_23 to i64" [c_src/aes.c:225]   --->   Operation 441 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_6" [c_src/aes.c:225]   --->   Operation 442 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 443 [2/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225]   --->   Operation 443 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 35 <SV = 34> <Delay = 4.36>
ST_35 : Operation 444 [1/1] (0.00ns)   --->   "%RoundKey_addr_62 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 62" [c_src/aes.c:248]   --->   Operation 444 'getelementptr' 'RoundKey_addr_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 445 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_11, i8* %RoundKey_addr_62, align 1" [c_src/aes.c:248]   --->   Operation 445 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%RoundKey_addr_63 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 63" [c_src/aes.c:249]   --->   Operation 446 'getelementptr' 'RoundKey_addr_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_11, i8* %RoundKey_addr_63, align 1" [c_src/aes.c:249]   --->   Operation 447 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 448 [1/1] (0.79ns)   --->   "%xor_ln248_21 = xor i8 %sbox_load_38, %xor_ln248_13" [c_src/aes.c:248]   --->   Operation 448 'xor' 'xor_ln248_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [1/1] (0.79ns)   --->   "%xor_ln248_23 = xor i8 %xor_ln248_21, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 449 'xor' 'xor_ln248_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [1/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225]   --->   Operation 450 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln226_6 = zext i8 %xor_ln248_23 to i64" [c_src/aes.c:226]   --->   Operation 451 'zext' 'zext_ln226_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%sbox_addr_40 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_6" [c_src/aes.c:226]   --->   Operation 452 'getelementptr' 'sbox_addr_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 453 [2/2] (2.77ns)   --->   "%sbox_load_40 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:226]   --->   Operation 453 'load' 'sbox_load_40' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 36 <SV = 35> <Delay = 4.36>
ST_36 : Operation 454 [1/1] (0.00ns)   --->   "%RoundKey_addr_64 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 64" [c_src/aes.c:246]   --->   Operation 454 'getelementptr' 'RoundKey_addr_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 455 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_12, i8* %RoundKey_addr_64, align 1" [c_src/aes.c:246]   --->   Operation 455 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "%RoundKey_addr_65 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 65" [c_src/aes.c:247]   --->   Operation 456 'getelementptr' 'RoundKey_addr_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 457 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_12, i8* %RoundKey_addr_65, align 1" [c_src/aes.c:247]   --->   Operation 457 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 458 [1/1] (0.79ns)   --->   "%xor_ln249_21 = xor i8 %sbox_load_39, %xor_ln249_13" [c_src/aes.c:249]   --->   Operation 458 'xor' 'xor_ln249_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 459 [1/1] (0.79ns)   --->   "%xor_ln249_23 = xor i8 %xor_ln249_21, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 459 'xor' 'xor_ln249_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 460 [1/2] (2.77ns)   --->   "%sbox_load_40 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:226]   --->   Operation 460 'load' 'sbox_load_40' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln227_6 = zext i8 %xor_ln249_23 to i64" [c_src/aes.c:227]   --->   Operation 461 'zext' 'zext_ln227_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 462 [1/1] (0.00ns)   --->   "%sbox_addr_41 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_6" [c_src/aes.c:227]   --->   Operation 462 'getelementptr' 'sbox_addr_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 463 [2/2] (2.77ns)   --->   "%sbox_load_41 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:227]   --->   Operation 463 'load' 'sbox_load_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 37 <SV = 36> <Delay = 5.15>
ST_37 : Operation 464 [1/1] (0.00ns)   --->   "%RoundKey_addr_66 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 66" [c_src/aes.c:248]   --->   Operation 464 'getelementptr' 'RoundKey_addr_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 465 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_12, i8* %RoundKey_addr_66, align 1" [c_src/aes.c:248]   --->   Operation 465 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_37 : Operation 466 [1/1] (0.00ns)   --->   "%RoundKey_addr_67 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 67" [c_src/aes.c:249]   --->   Operation 466 'getelementptr' 'RoundKey_addr_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 467 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_12, i8* %RoundKey_addr_67, align 1" [c_src/aes.c:249]   --->   Operation 467 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_37 : Operation 468 [1/1] (0.79ns)   --->   "%xor_ln231_2 = xor i8 %sbox_load_20, 32" [c_src/aes.c:231]   --->   Operation 468 'xor' 'xor_ln231_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 469 [1/1] (0.79ns)   --->   "%xor_ln246_21 = xor i8 %xor_ln231_2, %xor_ln246_13" [c_src/aes.c:246]   --->   Operation 469 'xor' 'xor_ln246_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 470 [1/1] (0.79ns)   --->   "%xor_ln246_23 = xor i8 %xor_ln246_21, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 470 'xor' 'xor_ln246_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 471 [1/2] (2.77ns)   --->   "%sbox_load_41 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:227]   --->   Operation 471 'load' 'sbox_load_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln228_6 = zext i8 %xor_ln246_23 to i64" [c_src/aes.c:228]   --->   Operation 472 'zext' 'zext_ln228_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "%sbox_addr_42 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_6" [c_src/aes.c:228]   --->   Operation 473 'getelementptr' 'sbox_addr_42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 474 [2/2] (2.77ns)   --->   "%sbox_load_42 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:228]   --->   Operation 474 'load' 'sbox_load_42' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 38 <SV = 37> <Delay = 5.95>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%RoundKey_addr_68 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 68" [c_src/aes.c:246]   --->   Operation 475 'getelementptr' 'RoundKey_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 476 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_13, i8* %RoundKey_addr_68, align 1" [c_src/aes.c:246]   --->   Operation 476 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%RoundKey_addr_69 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 69" [c_src/aes.c:247]   --->   Operation 477 'getelementptr' 'RoundKey_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_13, i8* %RoundKey_addr_69, align 1" [c_src/aes.c:247]   --->   Operation 478 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_38 : Operation 479 [1/1] (0.79ns)   --->   "%xor_ln247_20 = xor i8 %sbox_load_37, %xor_ln247_16" [c_src/aes.c:247]   --->   Operation 479 'xor' 'xor_ln247_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 480 [1/2] (2.77ns)   --->   "%sbox_load_42 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:228]   --->   Operation 480 'load' 'sbox_load_42' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 481 [1/1] (0.79ns)   --->   "%xor_ln247_24 = xor i8 %sbox_load_40, %xor_ln247_20" [c_src/aes.c:247]   --->   Operation 481 'xor' 'xor_ln247_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 482 [1/1] (0.79ns)   --->   "%xor_ln247_26 = xor i8 %xor_ln247_24, %xor_ln247_18" [c_src/aes.c:247]   --->   Operation 482 'xor' 'xor_ln247_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 483 [1/1] (0.79ns)   --->   "%xor_ln247_27 = xor i8 %xor_ln247_26, %xor_ln247_23" [c_src/aes.c:247]   --->   Operation 483 'xor' 'xor_ln247_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i8 %xor_ln247_27 to i64" [c_src/aes.c:225]   --->   Operation 484 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 485 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_7" [c_src/aes.c:225]   --->   Operation 485 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 486 [2/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225]   --->   Operation 486 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 39 <SV = 38> <Delay = 5.95>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "%RoundKey_addr_70 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 70" [c_src/aes.c:248]   --->   Operation 487 'getelementptr' 'RoundKey_addr_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 488 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_13, i8* %RoundKey_addr_70, align 1" [c_src/aes.c:248]   --->   Operation 488 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_39 : Operation 489 [1/1] (0.00ns)   --->   "%RoundKey_addr_71 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 71" [c_src/aes.c:249]   --->   Operation 489 'getelementptr' 'RoundKey_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 490 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_13, i8* %RoundKey_addr_71, align 1" [c_src/aes.c:249]   --->   Operation 490 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_39 : Operation 491 [1/1] (0.79ns)   --->   "%xor_ln248_20 = xor i8 %sbox_load_38, %xor_ln248_16" [c_src/aes.c:248]   --->   Operation 491 'xor' 'xor_ln248_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 492 [1/1] (0.79ns)   --->   "%xor_ln248_24 = xor i8 %sbox_load_41, %xor_ln248_20" [c_src/aes.c:248]   --->   Operation 492 'xor' 'xor_ln248_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 493 [1/1] (0.79ns)   --->   "%xor_ln248_26 = xor i8 %xor_ln248_24, %xor_ln248_18" [c_src/aes.c:248]   --->   Operation 493 'xor' 'xor_ln248_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 494 [1/1] (0.79ns)   --->   "%xor_ln248_27 = xor i8 %xor_ln248_26, %xor_ln248_23" [c_src/aes.c:248]   --->   Operation 494 'xor' 'xor_ln248_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 495 [1/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225]   --->   Operation 495 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln226_7 = zext i8 %xor_ln248_27 to i64" [c_src/aes.c:226]   --->   Operation 496 'zext' 'zext_ln226_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 497 [1/1] (0.00ns)   --->   "%sbox_addr_43 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_7" [c_src/aes.c:226]   --->   Operation 497 'getelementptr' 'sbox_addr_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 498 [2/2] (2.77ns)   --->   "%sbox_load_43 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:226]   --->   Operation 498 'load' 'sbox_load_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 40 <SV = 39> <Delay = 5.95>
ST_40 : Operation 499 [1/1] (0.79ns)   --->   "%xor_ln246_14 = xor i8 %xor_ln246_13, %xor_ln246_10" [c_src/aes.c:246]   --->   Operation 499 'xor' 'xor_ln246_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 500 [1/1] (0.00ns)   --->   "%RoundKey_addr_72 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 72" [c_src/aes.c:246]   --->   Operation 500 'getelementptr' 'RoundKey_addr_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 501 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_14, i8* %RoundKey_addr_72, align 1" [c_src/aes.c:246]   --->   Operation 501 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_40 : Operation 502 [1/1] (0.79ns)   --->   "%xor_ln247_14 = xor i8 %xor_ln247_13, %xor_ln247_10" [c_src/aes.c:247]   --->   Operation 502 'xor' 'xor_ln247_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 503 [1/1] (0.00ns)   --->   "%RoundKey_addr_73 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 73" [c_src/aes.c:247]   --->   Operation 503 'getelementptr' 'RoundKey_addr_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 504 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_14, i8* %RoundKey_addr_73, align 1" [c_src/aes.c:247]   --->   Operation 504 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_40 : Operation 505 [1/1] (0.79ns)   --->   "%xor_ln249_20 = xor i8 %sbox_load_39, %xor_ln249_16" [c_src/aes.c:249]   --->   Operation 505 'xor' 'xor_ln249_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 506 [1/1] (0.79ns)   --->   "%xor_ln249_24 = xor i8 %sbox_load_42, %xor_ln249_20" [c_src/aes.c:249]   --->   Operation 506 'xor' 'xor_ln249_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 507 [1/1] (0.79ns)   --->   "%xor_ln249_26 = xor i8 %xor_ln249_24, %xor_ln249_18" [c_src/aes.c:249]   --->   Operation 507 'xor' 'xor_ln249_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 508 [1/1] (0.79ns)   --->   "%xor_ln249_27 = xor i8 %xor_ln249_26, %xor_ln249_23" [c_src/aes.c:249]   --->   Operation 508 'xor' 'xor_ln249_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 509 [1/2] (2.77ns)   --->   "%sbox_load_43 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:226]   --->   Operation 509 'load' 'sbox_load_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln227_7 = zext i8 %xor_ln249_27 to i64" [c_src/aes.c:227]   --->   Operation 510 'zext' 'zext_ln227_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 511 [1/1] (0.00ns)   --->   "%sbox_addr_44 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_7" [c_src/aes.c:227]   --->   Operation 511 'getelementptr' 'sbox_addr_44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 512 [2/2] (2.77ns)   --->   "%sbox_load_44 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:227]   --->   Operation 512 'load' 'sbox_load_44' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 41 <SV = 40> <Delay = 5.95>
ST_41 : Operation 513 [1/1] (0.79ns)   --->   "%xor_ln248_14 = xor i8 %xor_ln248_13, %xor_ln248_10" [c_src/aes.c:248]   --->   Operation 513 'xor' 'xor_ln248_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%RoundKey_addr_74 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 74" [c_src/aes.c:248]   --->   Operation 514 'getelementptr' 'RoundKey_addr_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_14, i8* %RoundKey_addr_74, align 1" [c_src/aes.c:248]   --->   Operation 515 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 516 [1/1] (0.79ns)   --->   "%xor_ln249_14 = xor i8 %xor_ln249_13, %xor_ln249_10" [c_src/aes.c:249]   --->   Operation 516 'xor' 'xor_ln249_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 517 [1/1] (0.00ns)   --->   "%RoundKey_addr_75 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 75" [c_src/aes.c:249]   --->   Operation 517 'getelementptr' 'RoundKey_addr_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 518 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_14, i8* %RoundKey_addr_75, align 1" [c_src/aes.c:249]   --->   Operation 518 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 519 [1/1] (0.79ns)   --->   "%xor_ln246_20 = xor i8 %xor_ln231_2, %xor_ln246_16" [c_src/aes.c:246]   --->   Operation 519 'xor' 'xor_ln246_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_24)   --->   "%xor_ln246_43 = xor i8 %xor_ln246_20, 64" [c_src/aes.c:246]   --->   Operation 520 'xor' 'xor_ln246_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 521 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_24 = xor i8 %xor_ln246_43, %sbox_load_24" [c_src/aes.c:246]   --->   Operation 521 'xor' 'xor_ln246_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 522 [1/1] (0.79ns)   --->   "%xor_ln246_26 = xor i8 %xor_ln246_24, %xor_ln246_18" [c_src/aes.c:246]   --->   Operation 522 'xor' 'xor_ln246_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 523 [1/1] (0.79ns)   --->   "%xor_ln246_27 = xor i8 %xor_ln246_26, %xor_ln246_23" [c_src/aes.c:246]   --->   Operation 523 'xor' 'xor_ln246_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 524 [1/2] (2.77ns)   --->   "%sbox_load_44 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:227]   --->   Operation 524 'load' 'sbox_load_44' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln228_7 = zext i8 %xor_ln246_27 to i64" [c_src/aes.c:228]   --->   Operation 525 'zext' 'zext_ln228_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 526 [1/1] (0.00ns)   --->   "%sbox_addr_45 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_7" [c_src/aes.c:228]   --->   Operation 526 'getelementptr' 'sbox_addr_45' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 527 [2/2] (2.77ns)   --->   "%sbox_load_45 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:228]   --->   Operation 527 'load' 'sbox_load_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 42 <SV = 41> <Delay = 3.56>
ST_42 : Operation 528 [1/1] (0.00ns)   --->   "%RoundKey_addr_76 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 76" [c_src/aes.c:246]   --->   Operation 528 'getelementptr' 'RoundKey_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 529 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_15, i8* %RoundKey_addr_76, align 1" [c_src/aes.c:246]   --->   Operation 529 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%RoundKey_addr_77 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 77" [c_src/aes.c:247]   --->   Operation 530 'getelementptr' 'RoundKey_addr_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 531 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_15, i8* %RoundKey_addr_77, align 1" [c_src/aes.c:247]   --->   Operation 531 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_42 : Operation 532 [1/2] (2.77ns)   --->   "%sbox_load_45 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:228]   --->   Operation 532 'load' 'sbox_load_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 533 [1/1] (0.79ns)   --->   "%xor_ln247_31 = xor i8 %sbox_load_43, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 533 'xor' 'xor_ln247_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i8 %xor_ln247_31 to i64" [c_src/aes.c:225]   --->   Operation 534 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 535 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_8" [c_src/aes.c:225]   --->   Operation 535 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 536 [2/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225]   --->   Operation 536 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 43 <SV = 42> <Delay = 3.56>
ST_43 : Operation 537 [1/1] (0.00ns)   --->   "%RoundKey_addr_78 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 78" [c_src/aes.c:248]   --->   Operation 537 'getelementptr' 'RoundKey_addr_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 538 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_15, i8* %RoundKey_addr_78, align 1" [c_src/aes.c:248]   --->   Operation 538 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 539 [1/1] (0.00ns)   --->   "%RoundKey_addr_79 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 79" [c_src/aes.c:249]   --->   Operation 539 'getelementptr' 'RoundKey_addr_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 540 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_15, i8* %RoundKey_addr_79, align 1" [c_src/aes.c:249]   --->   Operation 540 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 541 [1/1] (0.79ns)   --->   "%xor_ln248_31 = xor i8 %sbox_load_44, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 541 'xor' 'xor_ln248_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 542 [1/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225]   --->   Operation 542 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln226_8 = zext i8 %xor_ln248_31 to i64" [c_src/aes.c:226]   --->   Operation 543 'zext' 'zext_ln226_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 544 [1/1] (0.00ns)   --->   "%sbox_addr_46 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_8" [c_src/aes.c:226]   --->   Operation 544 'getelementptr' 'sbox_addr_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 545 [2/2] (2.77ns)   --->   "%sbox_load_46 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:226]   --->   Operation 545 'load' 'sbox_load_46' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 44 <SV = 43> <Delay = 3.56>
ST_44 : Operation 546 [1/1] (0.00ns)   --->   "%RoundKey_addr_80 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 80" [c_src/aes.c:246]   --->   Operation 546 'getelementptr' 'RoundKey_addr_80' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 547 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_16, i8* %RoundKey_addr_80, align 1" [c_src/aes.c:246]   --->   Operation 547 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_44 : Operation 548 [1/1] (0.00ns)   --->   "%RoundKey_addr_81 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 81" [c_src/aes.c:247]   --->   Operation 548 'getelementptr' 'RoundKey_addr_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 549 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_16, i8* %RoundKey_addr_81, align 1" [c_src/aes.c:247]   --->   Operation 549 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_44 : Operation 550 [1/1] (0.79ns)   --->   "%xor_ln246_17 = xor i8 %xor_ln246_16, %xor_ln246_13" [c_src/aes.c:246]   --->   Operation 550 'xor' 'xor_ln246_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 551 [1/1] (0.79ns)   --->   "%xor_ln247_17 = xor i8 %xor_ln247_16, %xor_ln247_13" [c_src/aes.c:247]   --->   Operation 551 'xor' 'xor_ln247_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 552 [1/1] (0.79ns)   --->   "%xor_ln249_31 = xor i8 %sbox_load_45, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 552 'xor' 'xor_ln249_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 553 [1/2] (2.77ns)   --->   "%sbox_load_46 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:226]   --->   Operation 553 'load' 'sbox_load_46' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln227_8 = zext i8 %xor_ln249_31 to i64" [c_src/aes.c:227]   --->   Operation 554 'zext' 'zext_ln227_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 555 [1/1] (0.00ns)   --->   "%sbox_addr_47 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_8" [c_src/aes.c:227]   --->   Operation 555 'getelementptr' 'sbox_addr_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 556 [2/2] (2.77ns)   --->   "%sbox_load_47 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:227]   --->   Operation 556 'load' 'sbox_load_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 45 <SV = 44> <Delay = 4.36>
ST_45 : Operation 557 [1/1] (0.00ns)   --->   "%RoundKey_addr_82 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 82" [c_src/aes.c:248]   --->   Operation 557 'getelementptr' 'RoundKey_addr_82' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 558 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_16, i8* %RoundKey_addr_82, align 1" [c_src/aes.c:248]   --->   Operation 558 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_45 : Operation 559 [1/1] (0.00ns)   --->   "%RoundKey_addr_83 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 83" [c_src/aes.c:249]   --->   Operation 559 'getelementptr' 'RoundKey_addr_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 560 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_16, i8* %RoundKey_addr_83, align 1" [c_src/aes.c:249]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_45 : Operation 561 [1/1] (0.79ns)   --->   "%xor_ln248_17 = xor i8 %xor_ln248_16, %xor_ln248_13" [c_src/aes.c:248]   --->   Operation 561 'xor' 'xor_ln248_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 562 [1/1] (0.79ns)   --->   "%xor_ln249_17 = xor i8 %xor_ln249_16, %xor_ln249_13" [c_src/aes.c:249]   --->   Operation 562 'xor' 'xor_ln249_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 563 [1/1] (0.79ns)   --->   "%xor_ln231_3 = xor i8 %sbox_load_28, -128" [c_src/aes.c:231]   --->   Operation 563 'xor' 'xor_ln231_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 564 [1/1] (0.79ns)   --->   "%xor_ln246_31 = xor i8 %xor_ln231_3, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 564 'xor' 'xor_ln246_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 565 [1/2] (2.77ns)   --->   "%sbox_load_47 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:227]   --->   Operation 565 'load' 'sbox_load_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln228_8 = zext i8 %xor_ln246_31 to i64" [c_src/aes.c:228]   --->   Operation 566 'zext' 'zext_ln228_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 567 [1/1] (0.00ns)   --->   "%sbox_addr_48 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_8" [c_src/aes.c:228]   --->   Operation 567 'getelementptr' 'sbox_addr_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 568 [2/2] (2.77ns)   --->   "%sbox_load_48 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:228]   --->   Operation 568 'load' 'sbox_load_48' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 46 <SV = 45> <Delay = 5.95>
ST_46 : Operation 569 [1/1] (0.00ns)   --->   "%RoundKey_addr_84 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 84" [c_src/aes.c:246]   --->   Operation 569 'getelementptr' 'RoundKey_addr_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 570 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_17, i8* %RoundKey_addr_84, align 1" [c_src/aes.c:246]   --->   Operation 570 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_46 : Operation 571 [1/1] (0.00ns)   --->   "%RoundKey_addr_85 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 85" [c_src/aes.c:247]   --->   Operation 571 'getelementptr' 'RoundKey_addr_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 572 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_17, i8* %RoundKey_addr_85, align 1" [c_src/aes.c:247]   --->   Operation 572 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_46 : Operation 573 [1/1] (0.79ns)   --->   "%xor_ln247_28 = xor i8 %sbox_load_43, %xor_ln247_24" [c_src/aes.c:247]   --->   Operation 573 'xor' 'xor_ln247_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 574 [1/2] (2.77ns)   --->   "%sbox_load_48 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:228]   --->   Operation 574 'load' 'sbox_load_48' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 575 [1/1] (0.79ns)   --->   "%xor_ln247_32 = xor i8 %sbox_load_46, %xor_ln247_28" [c_src/aes.c:247]   --->   Operation 575 'xor' 'xor_ln247_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 576 [1/1] (0.79ns)   --->   "%xor_ln247_34 = xor i8 %xor_ln247_32, %xor_ln247_26" [c_src/aes.c:247]   --->   Operation 576 'xor' 'xor_ln247_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 577 [1/1] (0.79ns)   --->   "%xor_ln247_35 = xor i8 %xor_ln247_34, %xor_ln247_31" [c_src/aes.c:247]   --->   Operation 577 'xor' 'xor_ln247_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i8 %xor_ln247_35 to i64" [c_src/aes.c:225]   --->   Operation 578 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 579 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_9" [c_src/aes.c:225]   --->   Operation 579 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 580 [2/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225]   --->   Operation 580 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 47 <SV = 46> <Delay = 5.95>
ST_47 : Operation 581 [1/1] (0.00ns)   --->   "%RoundKey_addr_86 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 86" [c_src/aes.c:248]   --->   Operation 581 'getelementptr' 'RoundKey_addr_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 582 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_17, i8* %RoundKey_addr_86, align 1" [c_src/aes.c:248]   --->   Operation 582 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_47 : Operation 583 [1/1] (0.00ns)   --->   "%RoundKey_addr_87 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 87" [c_src/aes.c:249]   --->   Operation 583 'getelementptr' 'RoundKey_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 584 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_17, i8* %RoundKey_addr_87, align 1" [c_src/aes.c:249]   --->   Operation 584 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_47 : Operation 585 [1/1] (0.79ns)   --->   "%xor_ln248_28 = xor i8 %sbox_load_44, %xor_ln248_24" [c_src/aes.c:248]   --->   Operation 585 'xor' 'xor_ln248_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 586 [1/1] (0.79ns)   --->   "%xor_ln248_32 = xor i8 %sbox_load_47, %xor_ln248_28" [c_src/aes.c:248]   --->   Operation 586 'xor' 'xor_ln248_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 587 [1/1] (0.79ns)   --->   "%xor_ln248_34 = xor i8 %xor_ln248_32, %xor_ln248_26" [c_src/aes.c:248]   --->   Operation 587 'xor' 'xor_ln248_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 588 [1/1] (0.79ns)   --->   "%xor_ln248_35 = xor i8 %xor_ln248_34, %xor_ln248_31" [c_src/aes.c:248]   --->   Operation 588 'xor' 'xor_ln248_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 589 [1/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225]   --->   Operation 589 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln226_9 = zext i8 %xor_ln248_35 to i64" [c_src/aes.c:226]   --->   Operation 590 'zext' 'zext_ln226_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 591 [1/1] (0.00ns)   --->   "%sbox_addr_49 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_9" [c_src/aes.c:226]   --->   Operation 591 'getelementptr' 'sbox_addr_49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 592 [2/2] (2.77ns)   --->   "%sbox_load_49 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:226]   --->   Operation 592 'load' 'sbox_load_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 48 <SV = 47> <Delay = 5.95>
ST_48 : Operation 593 [1/1] (0.00ns)   --->   "%RoundKey_addr_88 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 88" [c_src/aes.c:246]   --->   Operation 593 'getelementptr' 'RoundKey_addr_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 594 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_18, i8* %RoundKey_addr_88, align 1" [c_src/aes.c:246]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 595 [1/1] (0.00ns)   --->   "%RoundKey_addr_89 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 89" [c_src/aes.c:247]   --->   Operation 595 'getelementptr' 'RoundKey_addr_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 596 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_18, i8* %RoundKey_addr_89, align 1" [c_src/aes.c:247]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 597 [1/1] (0.79ns)   --->   "%xor_ln249_28 = xor i8 %sbox_load_45, %xor_ln249_24" [c_src/aes.c:249]   --->   Operation 597 'xor' 'xor_ln249_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 598 [1/1] (0.79ns)   --->   "%xor_ln249_32 = xor i8 %sbox_load_48, %xor_ln249_28" [c_src/aes.c:249]   --->   Operation 598 'xor' 'xor_ln249_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 599 [1/1] (0.79ns)   --->   "%xor_ln249_34 = xor i8 %xor_ln249_32, %xor_ln249_26" [c_src/aes.c:249]   --->   Operation 599 'xor' 'xor_ln249_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 600 [1/1] (0.79ns)   --->   "%xor_ln249_35 = xor i8 %xor_ln249_34, %xor_ln249_31" [c_src/aes.c:249]   --->   Operation 600 'xor' 'xor_ln249_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 601 [1/2] (2.77ns)   --->   "%sbox_load_49 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:226]   --->   Operation 601 'load' 'sbox_load_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln227_9 = zext i8 %xor_ln249_35 to i64" [c_src/aes.c:227]   --->   Operation 602 'zext' 'zext_ln227_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 603 [1/1] (0.00ns)   --->   "%sbox_addr_50 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_9" [c_src/aes.c:227]   --->   Operation 603 'getelementptr' 'sbox_addr_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 604 [2/2] (2.77ns)   --->   "%sbox_load_50 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:227]   --->   Operation 604 'load' 'sbox_load_50' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 49 <SV = 48> <Delay = 5.95>
ST_49 : Operation 605 [1/1] (0.00ns)   --->   "%RoundKey_addr_90 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 90" [c_src/aes.c:248]   --->   Operation 605 'getelementptr' 'RoundKey_addr_90' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 606 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_18, i8* %RoundKey_addr_90, align 1" [c_src/aes.c:248]   --->   Operation 606 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 607 [1/1] (0.00ns)   --->   "%RoundKey_addr_91 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 91" [c_src/aes.c:249]   --->   Operation 607 'getelementptr' 'RoundKey_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 608 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_18, i8* %RoundKey_addr_91, align 1" [c_src/aes.c:249]   --->   Operation 608 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 609 [1/1] (0.79ns)   --->   "%xor_ln246_28 = xor i8 %xor_ln231_3, %xor_ln246_24" [c_src/aes.c:246]   --->   Operation 609 'xor' 'xor_ln246_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_32)   --->   "%xor_ln246_44 = xor i8 %xor_ln246_28, 27" [c_src/aes.c:246]   --->   Operation 610 'xor' 'xor_ln246_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 611 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_32 = xor i8 %xor_ln246_44, %sbox_load_32" [c_src/aes.c:246]   --->   Operation 611 'xor' 'xor_ln246_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 612 [1/1] (0.79ns)   --->   "%xor_ln246_34 = xor i8 %xor_ln246_32, %xor_ln246_26" [c_src/aes.c:246]   --->   Operation 612 'xor' 'xor_ln246_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 613 [1/1] (0.79ns)   --->   "%xor_ln246_35 = xor i8 %xor_ln246_34, %xor_ln246_31" [c_src/aes.c:246]   --->   Operation 613 'xor' 'xor_ln246_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 614 [1/2] (2.77ns)   --->   "%sbox_load_50 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:227]   --->   Operation 614 'load' 'sbox_load_50' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln228_9 = zext i8 %xor_ln246_35 to i64" [c_src/aes.c:228]   --->   Operation 615 'zext' 'zext_ln228_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 616 [1/1] (0.00ns)   --->   "%sbox_addr_51 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_9" [c_src/aes.c:228]   --->   Operation 616 'getelementptr' 'sbox_addr_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 617 [2/2] (2.77ns)   --->   "%sbox_load_51 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:228]   --->   Operation 617 'load' 'sbox_load_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 50 <SV = 49> <Delay = 2.77>
ST_50 : Operation 618 [1/1] (0.00ns)   --->   "%RoundKey_addr_92 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 92" [c_src/aes.c:246]   --->   Operation 618 'getelementptr' 'RoundKey_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 619 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_19, i8* %RoundKey_addr_92, align 1" [c_src/aes.c:246]   --->   Operation 619 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 620 [1/1] (0.00ns)   --->   "%RoundKey_addr_93 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 93" [c_src/aes.c:247]   --->   Operation 620 'getelementptr' 'RoundKey_addr_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 621 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_19, i8* %RoundKey_addr_93, align 1" [c_src/aes.c:247]   --->   Operation 621 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 622 [1/2] (2.77ns)   --->   "%sbox_load_51 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:228]   --->   Operation 622 'load' 'sbox_load_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 51 <SV = 50> <Delay = 2.77>
ST_51 : Operation 623 [1/1] (0.00ns)   --->   "%RoundKey_addr_94 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 94" [c_src/aes.c:248]   --->   Operation 623 'getelementptr' 'RoundKey_addr_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 624 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_19, i8* %RoundKey_addr_94, align 1" [c_src/aes.c:248]   --->   Operation 624 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_51 : Operation 625 [1/1] (0.00ns)   --->   "%RoundKey_addr_95 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 95" [c_src/aes.c:249]   --->   Operation 625 'getelementptr' 'RoundKey_addr_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 626 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_19, i8* %RoundKey_addr_95, align 1" [c_src/aes.c:249]   --->   Operation 626 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 52 <SV = 51> <Delay = 2.77>
ST_52 : Operation 627 [1/1] (0.00ns)   --->   "%RoundKey_addr_96 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 96" [c_src/aes.c:246]   --->   Operation 627 'getelementptr' 'RoundKey_addr_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 628 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_20, i8* %RoundKey_addr_96, align 1" [c_src/aes.c:246]   --->   Operation 628 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_52 : Operation 629 [1/1] (0.00ns)   --->   "%RoundKey_addr_97 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 97" [c_src/aes.c:247]   --->   Operation 629 'getelementptr' 'RoundKey_addr_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 630 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_20, i8* %RoundKey_addr_97, align 1" [c_src/aes.c:247]   --->   Operation 630 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 53 <SV = 52> <Delay = 2.77>
ST_53 : Operation 631 [1/1] (0.00ns)   --->   "%RoundKey_addr_98 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 98" [c_src/aes.c:248]   --->   Operation 631 'getelementptr' 'RoundKey_addr_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 632 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_20, i8* %RoundKey_addr_98, align 1" [c_src/aes.c:248]   --->   Operation 632 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_53 : Operation 633 [1/1] (0.00ns)   --->   "%RoundKey_addr_99 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 99" [c_src/aes.c:249]   --->   Operation 633 'getelementptr' 'RoundKey_addr_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 634 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_20, i8* %RoundKey_addr_99, align 1" [c_src/aes.c:249]   --->   Operation 634 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 54 <SV = 53> <Delay = 2.77>
ST_54 : Operation 635 [1/1] (0.00ns)   --->   "%RoundKey_addr_100 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 100" [c_src/aes.c:246]   --->   Operation 635 'getelementptr' 'RoundKey_addr_100' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 636 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_21, i8* %RoundKey_addr_100, align 1" [c_src/aes.c:246]   --->   Operation 636 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_54 : Operation 637 [1/1] (0.00ns)   --->   "%RoundKey_addr_101 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 101" [c_src/aes.c:247]   --->   Operation 637 'getelementptr' 'RoundKey_addr_101' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 638 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_21, i8* %RoundKey_addr_101, align 1" [c_src/aes.c:247]   --->   Operation 638 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 55 <SV = 54> <Delay = 2.77>
ST_55 : Operation 639 [1/1] (0.00ns)   --->   "%RoundKey_addr_102 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 102" [c_src/aes.c:248]   --->   Operation 639 'getelementptr' 'RoundKey_addr_102' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 640 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_21, i8* %RoundKey_addr_102, align 1" [c_src/aes.c:248]   --->   Operation 640 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_55 : Operation 641 [1/1] (0.00ns)   --->   "%RoundKey_addr_103 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 103" [c_src/aes.c:249]   --->   Operation 641 'getelementptr' 'RoundKey_addr_103' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 642 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_21, i8* %RoundKey_addr_103, align 1" [c_src/aes.c:249]   --->   Operation 642 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 56 <SV = 55> <Delay = 3.56>
ST_56 : Operation 643 [1/1] (0.79ns)   --->   "%xor_ln246_22 = xor i8 %xor_ln246_21, %xor_ln246_18" [c_src/aes.c:246]   --->   Operation 643 'xor' 'xor_ln246_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 644 [1/1] (0.00ns)   --->   "%RoundKey_addr_104 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 104" [c_src/aes.c:246]   --->   Operation 644 'getelementptr' 'RoundKey_addr_104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 645 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_22, i8* %RoundKey_addr_104, align 1" [c_src/aes.c:246]   --->   Operation 645 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_56 : Operation 646 [1/1] (0.79ns)   --->   "%xor_ln247_22 = xor i8 %xor_ln247_21, %xor_ln247_18" [c_src/aes.c:247]   --->   Operation 646 'xor' 'xor_ln247_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 647 [1/1] (0.00ns)   --->   "%RoundKey_addr_105 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 105" [c_src/aes.c:247]   --->   Operation 647 'getelementptr' 'RoundKey_addr_105' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 648 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_22, i8* %RoundKey_addr_105, align 1" [c_src/aes.c:247]   --->   Operation 648 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 57 <SV = 56> <Delay = 3.56>
ST_57 : Operation 649 [1/1] (0.79ns)   --->   "%xor_ln248_22 = xor i8 %xor_ln248_21, %xor_ln248_18" [c_src/aes.c:248]   --->   Operation 649 'xor' 'xor_ln248_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 650 [1/1] (0.00ns)   --->   "%RoundKey_addr_106 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 106" [c_src/aes.c:248]   --->   Operation 650 'getelementptr' 'RoundKey_addr_106' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 651 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_22, i8* %RoundKey_addr_106, align 1" [c_src/aes.c:248]   --->   Operation 651 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 652 [1/1] (0.79ns)   --->   "%xor_ln249_22 = xor i8 %xor_ln249_21, %xor_ln249_18" [c_src/aes.c:249]   --->   Operation 652 'xor' 'xor_ln249_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 653 [1/1] (0.00ns)   --->   "%RoundKey_addr_107 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 107" [c_src/aes.c:249]   --->   Operation 653 'getelementptr' 'RoundKey_addr_107' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 654 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_22, i8* %RoundKey_addr_107, align 1" [c_src/aes.c:249]   --->   Operation 654 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 58 <SV = 57> <Delay = 2.77>
ST_58 : Operation 655 [1/1] (0.00ns)   --->   "%RoundKey_addr_108 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 108" [c_src/aes.c:246]   --->   Operation 655 'getelementptr' 'RoundKey_addr_108' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 656 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_23, i8* %RoundKey_addr_108, align 1" [c_src/aes.c:246]   --->   Operation 656 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_58 : Operation 657 [1/1] (0.00ns)   --->   "%RoundKey_addr_109 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 109" [c_src/aes.c:247]   --->   Operation 657 'getelementptr' 'RoundKey_addr_109' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 658 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_23, i8* %RoundKey_addr_109, align 1" [c_src/aes.c:247]   --->   Operation 658 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 59 <SV = 58> <Delay = 2.77>
ST_59 : Operation 659 [1/1] (0.00ns)   --->   "%RoundKey_addr_110 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 110" [c_src/aes.c:248]   --->   Operation 659 'getelementptr' 'RoundKey_addr_110' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 660 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_23, i8* %RoundKey_addr_110, align 1" [c_src/aes.c:248]   --->   Operation 660 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_59 : Operation 661 [1/1] (0.00ns)   --->   "%RoundKey_addr_111 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 111" [c_src/aes.c:249]   --->   Operation 661 'getelementptr' 'RoundKey_addr_111' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 662 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_23, i8* %RoundKey_addr_111, align 1" [c_src/aes.c:249]   --->   Operation 662 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 60 <SV = 59> <Delay = 2.77>
ST_60 : Operation 663 [1/1] (0.00ns)   --->   "%RoundKey_addr_112 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 112" [c_src/aes.c:246]   --->   Operation 663 'getelementptr' 'RoundKey_addr_112' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 664 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_24, i8* %RoundKey_addr_112, align 1" [c_src/aes.c:246]   --->   Operation 664 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_60 : Operation 665 [1/1] (0.00ns)   --->   "%RoundKey_addr_113 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 113" [c_src/aes.c:247]   --->   Operation 665 'getelementptr' 'RoundKey_addr_113' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 666 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_24, i8* %RoundKey_addr_113, align 1" [c_src/aes.c:247]   --->   Operation 666 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_60 : Operation 667 [1/1] (0.79ns)   --->   "%xor_ln246_25 = xor i8 %xor_ln246_24, %xor_ln246_21" [c_src/aes.c:246]   --->   Operation 667 'xor' 'xor_ln246_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 668 [1/1] (0.79ns)   --->   "%xor_ln247_25 = xor i8 %xor_ln247_24, %xor_ln247_21" [c_src/aes.c:247]   --->   Operation 668 'xor' 'xor_ln247_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 669 [1/1] (0.79ns)   --->   "%xor_ln246_29 = xor i8 %xor_ln231_3, %xor_ln246_21" [c_src/aes.c:246]   --->   Operation 669 'xor' 'xor_ln246_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 670 [1/1] (0.79ns)   --->   "%xor_ln247_29 = xor i8 %sbox_load_43, %xor_ln247_21" [c_src/aes.c:247]   --->   Operation 670 'xor' 'xor_ln247_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.77>
ST_61 : Operation 671 [1/1] (0.00ns)   --->   "%RoundKey_addr_114 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 114" [c_src/aes.c:248]   --->   Operation 671 'getelementptr' 'RoundKey_addr_114' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 672 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_24, i8* %RoundKey_addr_114, align 1" [c_src/aes.c:248]   --->   Operation 672 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_61 : Operation 673 [1/1] (0.00ns)   --->   "%RoundKey_addr_115 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 115" [c_src/aes.c:249]   --->   Operation 673 'getelementptr' 'RoundKey_addr_115' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 674 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_24, i8* %RoundKey_addr_115, align 1" [c_src/aes.c:249]   --->   Operation 674 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_61 : Operation 675 [1/1] (0.79ns)   --->   "%xor_ln248_25 = xor i8 %xor_ln248_24, %xor_ln248_21" [c_src/aes.c:248]   --->   Operation 675 'xor' 'xor_ln248_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 676 [1/1] (0.79ns)   --->   "%xor_ln249_25 = xor i8 %xor_ln249_24, %xor_ln249_21" [c_src/aes.c:249]   --->   Operation 676 'xor' 'xor_ln249_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 677 [1/1] (0.79ns)   --->   "%xor_ln248_29 = xor i8 %sbox_load_44, %xor_ln248_21" [c_src/aes.c:248]   --->   Operation 677 'xor' 'xor_ln248_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 678 [1/1] (0.79ns)   --->   "%xor_ln249_29 = xor i8 %sbox_load_45, %xor_ln249_21" [c_src/aes.c:249]   --->   Operation 678 'xor' 'xor_ln249_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.77>
ST_62 : Operation 679 [1/1] (0.00ns)   --->   "%RoundKey_addr_116 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 116" [c_src/aes.c:246]   --->   Operation 679 'getelementptr' 'RoundKey_addr_116' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 680 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_25, i8* %RoundKey_addr_116, align 1" [c_src/aes.c:246]   --->   Operation 680 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_62 : Operation 681 [1/1] (0.00ns)   --->   "%RoundKey_addr_117 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 117" [c_src/aes.c:247]   --->   Operation 681 'getelementptr' 'RoundKey_addr_117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 682 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_25, i8* %RoundKey_addr_117, align 1" [c_src/aes.c:247]   --->   Operation 682 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 63 <SV = 62> <Delay = 2.77>
ST_63 : Operation 683 [1/1] (0.00ns)   --->   "%RoundKey_addr_118 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 118" [c_src/aes.c:248]   --->   Operation 683 'getelementptr' 'RoundKey_addr_118' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 684 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_25, i8* %RoundKey_addr_118, align 1" [c_src/aes.c:248]   --->   Operation 684 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_63 : Operation 685 [1/1] (0.00ns)   --->   "%RoundKey_addr_119 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 119" [c_src/aes.c:249]   --->   Operation 685 'getelementptr' 'RoundKey_addr_119' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 686 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_25, i8* %RoundKey_addr_119, align 1" [c_src/aes.c:249]   --->   Operation 686 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 64 <SV = 63> <Delay = 2.77>
ST_64 : Operation 687 [1/1] (0.00ns)   --->   "%RoundKey_addr_120 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 120" [c_src/aes.c:246]   --->   Operation 687 'getelementptr' 'RoundKey_addr_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 688 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_26, i8* %RoundKey_addr_120, align 1" [c_src/aes.c:246]   --->   Operation 688 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 689 [1/1] (0.00ns)   --->   "%RoundKey_addr_121 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 121" [c_src/aes.c:247]   --->   Operation 689 'getelementptr' 'RoundKey_addr_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 690 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_26, i8* %RoundKey_addr_121, align 1" [c_src/aes.c:247]   --->   Operation 690 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 65 <SV = 64> <Delay = 2.77>
ST_65 : Operation 691 [1/1] (0.00ns)   --->   "%RoundKey_addr_122 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 122" [c_src/aes.c:248]   --->   Operation 691 'getelementptr' 'RoundKey_addr_122' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 692 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_26, i8* %RoundKey_addr_122, align 1" [c_src/aes.c:248]   --->   Operation 692 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 693 [1/1] (0.00ns)   --->   "%RoundKey_addr_123 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 123" [c_src/aes.c:249]   --->   Operation 693 'getelementptr' 'RoundKey_addr_123' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 694 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_26, i8* %RoundKey_addr_123, align 1" [c_src/aes.c:249]   --->   Operation 694 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 66 <SV = 65> <Delay = 2.77>
ST_66 : Operation 695 [1/1] (0.00ns)   --->   "%RoundKey_addr_124 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 124" [c_src/aes.c:246]   --->   Operation 695 'getelementptr' 'RoundKey_addr_124' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 696 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_27, i8* %RoundKey_addr_124, align 1" [c_src/aes.c:246]   --->   Operation 696 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 697 [1/1] (0.00ns)   --->   "%RoundKey_addr_125 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 125" [c_src/aes.c:247]   --->   Operation 697 'getelementptr' 'RoundKey_addr_125' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 698 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_27, i8* %RoundKey_addr_125, align 1" [c_src/aes.c:247]   --->   Operation 698 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 67 <SV = 66> <Delay = 2.77>
ST_67 : Operation 699 [1/1] (0.00ns)   --->   "%RoundKey_addr_126 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 126" [c_src/aes.c:248]   --->   Operation 699 'getelementptr' 'RoundKey_addr_126' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 700 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_27, i8* %RoundKey_addr_126, align 1" [c_src/aes.c:248]   --->   Operation 700 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_67 : Operation 701 [1/1] (0.00ns)   --->   "%RoundKey_addr_127 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 127" [c_src/aes.c:249]   --->   Operation 701 'getelementptr' 'RoundKey_addr_127' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 702 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_27, i8* %RoundKey_addr_127, align 1" [c_src/aes.c:249]   --->   Operation 702 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 68 <SV = 67> <Delay = 2.77>
ST_68 : Operation 703 [1/1] (0.00ns)   --->   "%RoundKey_addr_128 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 128" [c_src/aes.c:246]   --->   Operation 703 'getelementptr' 'RoundKey_addr_128' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 704 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_28, i8* %RoundKey_addr_128, align 1" [c_src/aes.c:246]   --->   Operation 704 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_68 : Operation 705 [1/1] (0.00ns)   --->   "%RoundKey_addr_129 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 129" [c_src/aes.c:247]   --->   Operation 705 'getelementptr' 'RoundKey_addr_129' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 706 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_28, i8* %RoundKey_addr_129, align 1" [c_src/aes.c:247]   --->   Operation 706 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 69 <SV = 68> <Delay = 2.77>
ST_69 : Operation 707 [1/1] (0.00ns)   --->   "%RoundKey_addr_130 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 130" [c_src/aes.c:248]   --->   Operation 707 'getelementptr' 'RoundKey_addr_130' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 708 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_28, i8* %RoundKey_addr_130, align 1" [c_src/aes.c:248]   --->   Operation 708 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_69 : Operation 709 [1/1] (0.00ns)   --->   "%RoundKey_addr_131 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 131" [c_src/aes.c:249]   --->   Operation 709 'getelementptr' 'RoundKey_addr_131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 710 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_28, i8* %RoundKey_addr_131, align 1" [c_src/aes.c:249]   --->   Operation 710 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 70 <SV = 69> <Delay = 2.77>
ST_70 : Operation 711 [1/1] (0.00ns)   --->   "%RoundKey_addr_132 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 132" [c_src/aes.c:246]   --->   Operation 711 'getelementptr' 'RoundKey_addr_132' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 712 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_29, i8* %RoundKey_addr_132, align 1" [c_src/aes.c:246]   --->   Operation 712 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_70 : Operation 713 [1/1] (0.00ns)   --->   "%RoundKey_addr_133 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 133" [c_src/aes.c:247]   --->   Operation 713 'getelementptr' 'RoundKey_addr_133' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 714 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_29, i8* %RoundKey_addr_133, align 1" [c_src/aes.c:247]   --->   Operation 714 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 71 <SV = 70> <Delay = 2.77>
ST_71 : Operation 715 [1/1] (0.00ns)   --->   "%RoundKey_addr_134 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 134" [c_src/aes.c:248]   --->   Operation 715 'getelementptr' 'RoundKey_addr_134' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 716 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_29, i8* %RoundKey_addr_134, align 1" [c_src/aes.c:248]   --->   Operation 716 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_71 : Operation 717 [1/1] (0.00ns)   --->   "%RoundKey_addr_135 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 135" [c_src/aes.c:249]   --->   Operation 717 'getelementptr' 'RoundKey_addr_135' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 718 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_29, i8* %RoundKey_addr_135, align 1" [c_src/aes.c:249]   --->   Operation 718 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 72 <SV = 71> <Delay = 3.56>
ST_72 : Operation 719 [1/1] (0.79ns)   --->   "%xor_ln246_30 = xor i8 %xor_ln246_29, %xor_ln246_26" [c_src/aes.c:246]   --->   Operation 719 'xor' 'xor_ln246_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 720 [1/1] (0.00ns)   --->   "%RoundKey_addr_136 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 136" [c_src/aes.c:246]   --->   Operation 720 'getelementptr' 'RoundKey_addr_136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 721 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_30, i8* %RoundKey_addr_136, align 1" [c_src/aes.c:246]   --->   Operation 721 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_72 : Operation 722 [1/1] (0.79ns)   --->   "%xor_ln247_30 = xor i8 %xor_ln247_29, %xor_ln247_26" [c_src/aes.c:247]   --->   Operation 722 'xor' 'xor_ln247_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 723 [1/1] (0.00ns)   --->   "%RoundKey_addr_137 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 137" [c_src/aes.c:247]   --->   Operation 723 'getelementptr' 'RoundKey_addr_137' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 724 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_30, i8* %RoundKey_addr_137, align 1" [c_src/aes.c:247]   --->   Operation 724 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 73 <SV = 72> <Delay = 3.56>
ST_73 : Operation 725 [1/1] (0.79ns)   --->   "%xor_ln248_30 = xor i8 %xor_ln248_29, %xor_ln248_26" [c_src/aes.c:248]   --->   Operation 725 'xor' 'xor_ln248_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 726 [1/1] (0.00ns)   --->   "%RoundKey_addr_138 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 138" [c_src/aes.c:248]   --->   Operation 726 'getelementptr' 'RoundKey_addr_138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 727 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_30, i8* %RoundKey_addr_138, align 1" [c_src/aes.c:248]   --->   Operation 727 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 728 [1/1] (0.79ns)   --->   "%xor_ln249_30 = xor i8 %xor_ln249_29, %xor_ln249_26" [c_src/aes.c:249]   --->   Operation 728 'xor' 'xor_ln249_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 729 [1/1] (0.00ns)   --->   "%RoundKey_addr_139 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 139" [c_src/aes.c:249]   --->   Operation 729 'getelementptr' 'RoundKey_addr_139' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 730 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_30, i8* %RoundKey_addr_139, align 1" [c_src/aes.c:249]   --->   Operation 730 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 74 <SV = 73> <Delay = 2.77>
ST_74 : Operation 731 [1/1] (0.00ns)   --->   "%RoundKey_addr_140 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 140" [c_src/aes.c:246]   --->   Operation 731 'getelementptr' 'RoundKey_addr_140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 732 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_31, i8* %RoundKey_addr_140, align 1" [c_src/aes.c:246]   --->   Operation 732 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_74 : Operation 733 [1/1] (0.00ns)   --->   "%RoundKey_addr_141 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 141" [c_src/aes.c:247]   --->   Operation 733 'getelementptr' 'RoundKey_addr_141' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 734 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_31, i8* %RoundKey_addr_141, align 1" [c_src/aes.c:247]   --->   Operation 734 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 75 <SV = 74> <Delay = 2.77>
ST_75 : Operation 735 [1/1] (0.00ns)   --->   "%RoundKey_addr_142 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 142" [c_src/aes.c:248]   --->   Operation 735 'getelementptr' 'RoundKey_addr_142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 736 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_31, i8* %RoundKey_addr_142, align 1" [c_src/aes.c:248]   --->   Operation 736 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_75 : Operation 737 [1/1] (0.00ns)   --->   "%RoundKey_addr_143 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 143" [c_src/aes.c:249]   --->   Operation 737 'getelementptr' 'RoundKey_addr_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 738 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_31, i8* %RoundKey_addr_143, align 1" [c_src/aes.c:249]   --->   Operation 738 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 76 <SV = 75> <Delay = 2.77>
ST_76 : Operation 739 [1/1] (0.00ns)   --->   "%RoundKey_addr_144 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 144" [c_src/aes.c:246]   --->   Operation 739 'getelementptr' 'RoundKey_addr_144' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 740 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_32, i8* %RoundKey_addr_144, align 1" [c_src/aes.c:246]   --->   Operation 740 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_76 : Operation 741 [1/1] (0.00ns)   --->   "%RoundKey_addr_145 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 145" [c_src/aes.c:247]   --->   Operation 741 'getelementptr' 'RoundKey_addr_145' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 742 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_32, i8* %RoundKey_addr_145, align 1" [c_src/aes.c:247]   --->   Operation 742 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 77 <SV = 76> <Delay = 2.77>
ST_77 : Operation 743 [1/1] (0.00ns)   --->   "%RoundKey_addr_146 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 146" [c_src/aes.c:248]   --->   Operation 743 'getelementptr' 'RoundKey_addr_146' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 744 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_32, i8* %RoundKey_addr_146, align 1" [c_src/aes.c:248]   --->   Operation 744 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_77 : Operation 745 [1/1] (0.00ns)   --->   "%RoundKey_addr_147 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 147" [c_src/aes.c:249]   --->   Operation 745 'getelementptr' 'RoundKey_addr_147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 746 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_32, i8* %RoundKey_addr_147, align 1" [c_src/aes.c:249]   --->   Operation 746 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 78 <SV = 77> <Delay = 3.56>
ST_78 : Operation 747 [1/1] (0.79ns)   --->   "%xor_ln246_33 = xor i8 %xor_ln246_32, %xor_ln246_29" [c_src/aes.c:246]   --->   Operation 747 'xor' 'xor_ln246_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 748 [1/1] (0.00ns)   --->   "%RoundKey_addr_148 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 148" [c_src/aes.c:246]   --->   Operation 748 'getelementptr' 'RoundKey_addr_148' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 749 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_33, i8* %RoundKey_addr_148, align 1" [c_src/aes.c:246]   --->   Operation 749 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_78 : Operation 750 [1/1] (0.79ns)   --->   "%xor_ln247_33 = xor i8 %xor_ln247_32, %xor_ln247_29" [c_src/aes.c:247]   --->   Operation 750 'xor' 'xor_ln247_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 751 [1/1] (0.00ns)   --->   "%RoundKey_addr_149 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 149" [c_src/aes.c:247]   --->   Operation 751 'getelementptr' 'RoundKey_addr_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 752 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_33, i8* %RoundKey_addr_149, align 1" [c_src/aes.c:247]   --->   Operation 752 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_78 : Operation 753 [1/1] (0.79ns)   --->   "%xor_ln231_4 = xor i8 %sbox_load_36, 54" [c_src/aes.c:231]   --->   Operation 753 'xor' 'xor_ln231_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 754 [1/1] (0.79ns)   --->   "%xor_ln246_36 = xor i8 %xor_ln231_4, %xor_ln246_32" [c_src/aes.c:246]   --->   Operation 754 'xor' 'xor_ln246_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 755 [1/1] (0.79ns)   --->   "%xor_ln247_36 = xor i8 %sbox_load_49, %xor_ln247_32" [c_src/aes.c:247]   --->   Operation 755 'xor' 'xor_ln247_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 756 [1/1] (0.79ns)   --->   "%xor_ln246_37 = xor i8 %xor_ln231_4, %xor_ln246_29" [c_src/aes.c:246]   --->   Operation 756 'xor' 'xor_ln246_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 757 [1/1] (0.79ns)   --->   "%xor_ln247_37 = xor i8 %sbox_load_49, %xor_ln247_29" [c_src/aes.c:247]   --->   Operation 757 'xor' 'xor_ln247_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.56>
ST_79 : Operation 758 [1/1] (0.79ns)   --->   "%xor_ln248_33 = xor i8 %xor_ln248_32, %xor_ln248_29" [c_src/aes.c:248]   --->   Operation 758 'xor' 'xor_ln248_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 759 [1/1] (0.00ns)   --->   "%RoundKey_addr_150 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 150" [c_src/aes.c:248]   --->   Operation 759 'getelementptr' 'RoundKey_addr_150' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 760 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_33, i8* %RoundKey_addr_150, align 1" [c_src/aes.c:248]   --->   Operation 760 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_79 : Operation 761 [1/1] (0.79ns)   --->   "%xor_ln249_33 = xor i8 %xor_ln249_32, %xor_ln249_29" [c_src/aes.c:249]   --->   Operation 761 'xor' 'xor_ln249_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 762 [1/1] (0.00ns)   --->   "%RoundKey_addr_151 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 151" [c_src/aes.c:249]   --->   Operation 762 'getelementptr' 'RoundKey_addr_151' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 763 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_33, i8* %RoundKey_addr_151, align 1" [c_src/aes.c:249]   --->   Operation 763 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_79 : Operation 764 [1/1] (0.79ns)   --->   "%xor_ln248_36 = xor i8 %sbox_load_50, %xor_ln248_32" [c_src/aes.c:248]   --->   Operation 764 'xor' 'xor_ln248_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 765 [1/1] (0.79ns)   --->   "%xor_ln249_36 = xor i8 %sbox_load_51, %xor_ln249_32" [c_src/aes.c:249]   --->   Operation 765 'xor' 'xor_ln249_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 766 [1/1] (0.79ns)   --->   "%xor_ln248_37 = xor i8 %sbox_load_50, %xor_ln248_29" [c_src/aes.c:248]   --->   Operation 766 'xor' 'xor_ln248_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 767 [1/1] (0.79ns)   --->   "%xor_ln249_37 = xor i8 %sbox_load_51, %xor_ln249_29" [c_src/aes.c:249]   --->   Operation 767 'xor' 'xor_ln249_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.77>
ST_80 : Operation 768 [1/1] (0.00ns)   --->   "%RoundKey_addr_152 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 152" [c_src/aes.c:246]   --->   Operation 768 'getelementptr' 'RoundKey_addr_152' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 769 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_34, i8* %RoundKey_addr_152, align 1" [c_src/aes.c:246]   --->   Operation 769 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 770 [1/1] (0.00ns)   --->   "%RoundKey_addr_153 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 153" [c_src/aes.c:247]   --->   Operation 770 'getelementptr' 'RoundKey_addr_153' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 771 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_34, i8* %RoundKey_addr_153, align 1" [c_src/aes.c:247]   --->   Operation 771 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 81 <SV = 80> <Delay = 2.77>
ST_81 : Operation 772 [1/1] (0.00ns)   --->   "%RoundKey_addr_154 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 154" [c_src/aes.c:248]   --->   Operation 772 'getelementptr' 'RoundKey_addr_154' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 773 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_34, i8* %RoundKey_addr_154, align 1" [c_src/aes.c:248]   --->   Operation 773 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 774 [1/1] (0.00ns)   --->   "%RoundKey_addr_155 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 155" [c_src/aes.c:249]   --->   Operation 774 'getelementptr' 'RoundKey_addr_155' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 775 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_34, i8* %RoundKey_addr_155, align 1" [c_src/aes.c:249]   --->   Operation 775 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 82 <SV = 81> <Delay = 2.77>
ST_82 : Operation 776 [1/1] (0.00ns)   --->   "%RoundKey_addr_156 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 156" [c_src/aes.c:246]   --->   Operation 776 'getelementptr' 'RoundKey_addr_156' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 777 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_35, i8* %RoundKey_addr_156, align 1" [c_src/aes.c:246]   --->   Operation 777 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 778 [1/1] (0.00ns)   --->   "%RoundKey_addr_157 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 157" [c_src/aes.c:247]   --->   Operation 778 'getelementptr' 'RoundKey_addr_157' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 779 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_35, i8* %RoundKey_addr_157, align 1" [c_src/aes.c:247]   --->   Operation 779 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 83 <SV = 82> <Delay = 2.77>
ST_83 : Operation 780 [1/1] (0.00ns)   --->   "%RoundKey_addr_158 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 158" [c_src/aes.c:248]   --->   Operation 780 'getelementptr' 'RoundKey_addr_158' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 781 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_35, i8* %RoundKey_addr_158, align 1" [c_src/aes.c:248]   --->   Operation 781 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_83 : Operation 782 [1/1] (0.00ns)   --->   "%RoundKey_addr_159 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 159" [c_src/aes.c:249]   --->   Operation 782 'getelementptr' 'RoundKey_addr_159' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 783 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_35, i8* %RoundKey_addr_159, align 1" [c_src/aes.c:249]   --->   Operation 783 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 84 <SV = 83> <Delay = 2.77>
ST_84 : Operation 784 [1/1] (0.00ns)   --->   "%RoundKey_addr_160 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 160" [c_src/aes.c:246]   --->   Operation 784 'getelementptr' 'RoundKey_addr_160' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 785 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_36, i8* %RoundKey_addr_160, align 1" [c_src/aes.c:246]   --->   Operation 785 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 786 [1/1] (0.00ns)   --->   "%RoundKey_addr_161 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 161" [c_src/aes.c:247]   --->   Operation 786 'getelementptr' 'RoundKey_addr_161' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 787 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_36, i8* %RoundKey_addr_161, align 1" [c_src/aes.c:247]   --->   Operation 787 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 85 <SV = 84> <Delay = 2.77>
ST_85 : Operation 788 [1/1] (0.00ns)   --->   "%RoundKey_addr_162 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 162" [c_src/aes.c:248]   --->   Operation 788 'getelementptr' 'RoundKey_addr_162' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 789 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_36, i8* %RoundKey_addr_162, align 1" [c_src/aes.c:248]   --->   Operation 789 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 790 [1/1] (0.00ns)   --->   "%RoundKey_addr_163 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 163" [c_src/aes.c:249]   --->   Operation 790 'getelementptr' 'RoundKey_addr_163' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 791 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_36, i8* %RoundKey_addr_163, align 1" [c_src/aes.c:249]   --->   Operation 791 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 86 <SV = 85> <Delay = 2.77>
ST_86 : Operation 792 [1/1] (0.00ns)   --->   "%RoundKey_addr_164 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 164" [c_src/aes.c:246]   --->   Operation 792 'getelementptr' 'RoundKey_addr_164' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 793 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_37, i8* %RoundKey_addr_164, align 1" [c_src/aes.c:246]   --->   Operation 793 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 794 [1/1] (0.00ns)   --->   "%RoundKey_addr_165 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 165" [c_src/aes.c:247]   --->   Operation 794 'getelementptr' 'RoundKey_addr_165' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 795 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_37, i8* %RoundKey_addr_165, align 1" [c_src/aes.c:247]   --->   Operation 795 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 796 [1/1] (0.79ns)   --->   "%xor_ln246_38 = xor i8 %xor_ln246_37, %xor_ln246_34" [c_src/aes.c:246]   --->   Operation 796 'xor' 'xor_ln246_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 797 [1/1] (0.79ns)   --->   "%xor_ln247_38 = xor i8 %xor_ln247_37, %xor_ln247_34" [c_src/aes.c:247]   --->   Operation 797 'xor' 'xor_ln247_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 798 [1/1] (0.79ns)   --->   "%xor_ln246_39 = xor i8 %xor_ln246_37, %xor_ln246_31" [c_src/aes.c:246]   --->   Operation 798 'xor' 'xor_ln246_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 799 [1/1] (0.79ns)   --->   "%xor_ln247_39 = xor i8 %xor_ln247_37, %xor_ln247_31" [c_src/aes.c:247]   --->   Operation 799 'xor' 'xor_ln247_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.77>
ST_87 : Operation 800 [1/1] (0.00ns)   --->   "%RoundKey_addr_166 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 166" [c_src/aes.c:248]   --->   Operation 800 'getelementptr' 'RoundKey_addr_166' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 801 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_37, i8* %RoundKey_addr_166, align 1" [c_src/aes.c:248]   --->   Operation 801 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 802 [1/1] (0.00ns)   --->   "%RoundKey_addr_167 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 167" [c_src/aes.c:249]   --->   Operation 802 'getelementptr' 'RoundKey_addr_167' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 803 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_37, i8* %RoundKey_addr_167, align 1" [c_src/aes.c:249]   --->   Operation 803 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 804 [1/1] (0.79ns)   --->   "%xor_ln248_38 = xor i8 %xor_ln248_37, %xor_ln248_34" [c_src/aes.c:248]   --->   Operation 804 'xor' 'xor_ln248_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 805 [1/1] (0.79ns)   --->   "%xor_ln249_38 = xor i8 %xor_ln249_37, %xor_ln249_34" [c_src/aes.c:249]   --->   Operation 805 'xor' 'xor_ln249_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 806 [1/1] (0.79ns)   --->   "%xor_ln248_39 = xor i8 %xor_ln248_37, %xor_ln248_31" [c_src/aes.c:248]   --->   Operation 806 'xor' 'xor_ln248_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 807 [1/1] (0.79ns)   --->   "%xor_ln249_39 = xor i8 %xor_ln249_37, %xor_ln249_31" [c_src/aes.c:249]   --->   Operation 807 'xor' 'xor_ln249_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.77>
ST_88 : Operation 808 [1/1] (0.00ns)   --->   "%RoundKey_addr_168 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 168" [c_src/aes.c:246]   --->   Operation 808 'getelementptr' 'RoundKey_addr_168' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 809 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_38, i8* %RoundKey_addr_168, align 1" [c_src/aes.c:246]   --->   Operation 809 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_88 : Operation 810 [1/1] (0.00ns)   --->   "%RoundKey_addr_169 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 169" [c_src/aes.c:247]   --->   Operation 810 'getelementptr' 'RoundKey_addr_169' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 811 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_38, i8* %RoundKey_addr_169, align 1" [c_src/aes.c:247]   --->   Operation 811 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 89 <SV = 88> <Delay = 2.77>
ST_89 : Operation 812 [1/1] (0.00ns)   --->   "%RoundKey_addr_170 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 170" [c_src/aes.c:248]   --->   Operation 812 'getelementptr' 'RoundKey_addr_170' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 813 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_38, i8* %RoundKey_addr_170, align 1" [c_src/aes.c:248]   --->   Operation 813 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 814 [1/1] (0.00ns)   --->   "%RoundKey_addr_171 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 171" [c_src/aes.c:249]   --->   Operation 814 'getelementptr' 'RoundKey_addr_171' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 815 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_38, i8* %RoundKey_addr_171, align 1" [c_src/aes.c:249]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 90 <SV = 89> <Delay = 2.77>
ST_90 : Operation 816 [1/1] (0.00ns)   --->   "%RoundKey_addr_172 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 172" [c_src/aes.c:246]   --->   Operation 816 'getelementptr' 'RoundKey_addr_172' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 817 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_39, i8* %RoundKey_addr_172, align 1" [c_src/aes.c:246]   --->   Operation 817 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 91 <SV = 90> <Delay = 2.77>
ST_91 : Operation 818 [1/1] (0.00ns)   --->   "%RoundKey_addr_173 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 173" [c_src/aes.c:247]   --->   Operation 818 'getelementptr' 'RoundKey_addr_173' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 819 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_39, i8* %RoundKey_addr_173, align 1" [c_src/aes.c:247]   --->   Operation 819 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 92 <SV = 91> <Delay = 2.77>
ST_92 : Operation 820 [1/1] (0.00ns)   --->   "%RoundKey_addr_174 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 174" [c_src/aes.c:248]   --->   Operation 820 'getelementptr' 'RoundKey_addr_174' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 821 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_39, i8* %RoundKey_addr_174, align 1" [c_src/aes.c:248]   --->   Operation 821 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 93 <SV = 92> <Delay = 2.77>
ST_93 : Operation 822 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %Key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 822 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 823 [1/1] (0.00ns)   --->   "%RoundKey_addr_175 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 175" [c_src/aes.c:249]   --->   Operation 823 'getelementptr' 'RoundKey_addr_175' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 824 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_39, i8* %RoundKey_addr_175, align 1" [c_src/aes.c:249]   --->   Operation 824 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_93 : Operation 825 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:251]   --->   Operation 825 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('Key_addr_12', c_src/aes.c:191) [53]  (0 ns)
	'load' operation ('Key_load_12', c_src/aes.c:191) on array 'Key' [54]  (1.77 ns)

 <State 2>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_12', c_src/aes.c:191) on array 'Key' [54]  (1.77 ns)
	'store' operation ('store_ln191', c_src/aes.c:191) of variable 'Key_load_12', c_src/aes.c:191 on array 'RoundKey' [56]  (2.77 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_13', c_src/aes.c:192) on array 'Key' [58]  (1.77 ns)
	'store' operation ('store_ln192', c_src/aes.c:192) of variable 'Key_load_13', c_src/aes.c:192 on array 'RoundKey' [60]  (2.77 ns)

 <State 4>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_14', c_src/aes.c:193) on array 'Key' [62]  (1.77 ns)
	'store' operation ('store_ln193', c_src/aes.c:193) of variable 'Key_load_14', c_src/aes.c:193 on array 'RoundKey' [64]  (2.77 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_15', c_src/aes.c:194) on array 'Key' [66]  (1.77 ns)
	'store' operation ('store_ln194', c_src/aes.c:194) of variable 'Key_load_15', c_src/aes.c:194 on array 'RoundKey' [68]  (2.77 ns)

 <State 6>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load', c_src/aes.c:191) on array 'Key' [6]  (1.77 ns)
	'xor' operation ('xor_ln246_40', c_src/aes.c:246) [81]  (0 ns)
	'xor' operation ('xor_ln246', c_src/aes.c:246) [82]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246', c_src/aes.c:246 on array 'RoundKey' [84]  (2.77 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_1', c_src/aes.c:192) on array 'Key' [10]  (1.77 ns)
	'xor' operation ('xor_ln247', c_src/aes.c:247) [85]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247', c_src/aes.c:247 on array 'RoundKey' [87]  (2.77 ns)

 <State 8>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_2', c_src/aes.c:193) on array 'Key' [14]  (1.77 ns)
	'xor' operation ('xor_ln248', c_src/aes.c:248) [88]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248', c_src/aes.c:248 on array 'RoundKey' [90]  (2.77 ns)

 <State 9>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_3', c_src/aes.c:194) on array 'Key' [18]  (1.77 ns)
	'xor' operation ('xor_ln249', c_src/aes.c:249) [91]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249', c_src/aes.c:249 on array 'RoundKey' [93]  (2.77 ns)

 <State 10>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_4', c_src/aes.c:191) on array 'Key' [22]  (1.77 ns)
	'xor' operation ('xor_ln246_1', c_src/aes.c:246) [94]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_1', c_src/aes.c:246 on array 'RoundKey' [96]  (2.77 ns)

 <State 11>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_5', c_src/aes.c:192) on array 'Key' [26]  (1.77 ns)
	'xor' operation ('xor_ln247_1', c_src/aes.c:247) [97]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_1', c_src/aes.c:247 on array 'RoundKey' [99]  (2.77 ns)

 <State 12>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_6', c_src/aes.c:193) on array 'Key' [30]  (1.77 ns)
	'xor' operation ('xor_ln248_1', c_src/aes.c:248) [100]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_1', c_src/aes.c:248 on array 'RoundKey' [102]  (2.77 ns)

 <State 13>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_7', c_src/aes.c:194) on array 'Key' [34]  (1.77 ns)
	'xor' operation ('xor_ln249_1', c_src/aes.c:249) [103]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249_1', c_src/aes.c:249 on array 'RoundKey' [105]  (2.77 ns)

 <State 14>: 6.13ns
The critical path consists of the following:
	'load' operation ('Key_load_8', c_src/aes.c:191) on array 'Key' [38]  (1.77 ns)
	'xor' operation ('xor_ln246_2', c_src/aes.c:246) [106]  (0.795 ns)
	'xor' operation ('xor_ln246_3', c_src/aes.c:246) [118]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_23', c_src/aes.c:228) [140]  (0 ns)
	'load' operation ('sbox_load_23', c_src/aes.c:228) on array 'sbox' [141]  (2.77 ns)

 <State 15>: 6.13ns
The critical path consists of the following:
	'load' operation ('Key_load_9', c_src/aes.c:192) on array 'Key' [42]  (1.77 ns)
	'xor' operation ('xor_ln247_2', c_src/aes.c:247) [109]  (0.795 ns)
	'xor' operation ('xor_ln247_3', c_src/aes.c:247) [121]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_4', c_src/aes.c:225) [131]  (0 ns)
	'load' operation ('sbox_load_4', c_src/aes.c:225) on array 'sbox' [132]  (2.77 ns)

 <State 16>: 6.13ns
The critical path consists of the following:
	'load' operation ('Key_load_10', c_src/aes.c:193) on array 'Key' [46]  (1.77 ns)
	'xor' operation ('xor_ln248_2', c_src/aes.c:248) [112]  (0.795 ns)
	'xor' operation ('xor_ln248_3', c_src/aes.c:248) [124]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_21', c_src/aes.c:226) [134]  (0 ns)
	'load' operation ('sbox_load_21', c_src/aes.c:226) on array 'sbox' [135]  (2.77 ns)

 <State 17>: 6.13ns
The critical path consists of the following:
	'load' operation ('Key_load_11', c_src/aes.c:194) on array 'Key' [50]  (1.77 ns)
	'xor' operation ('xor_ln249_2', c_src/aes.c:249) [115]  (0.795 ns)
	'xor' operation ('xor_ln249_3', c_src/aes.c:249) [127]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_22', c_src/aes.c:227) [137]  (0 ns)
	'load' operation ('sbox_load_22', c_src/aes.c:227) on array 'sbox' [138]  (2.77 ns)

 <State 18>: 3.57ns
The critical path consists of the following:
	'load' operation ('sbox_load_22', c_src/aes.c:227) on array 'sbox' [138]  (2.77 ns)
	'xor' operation ('xor_ln248_4', c_src/aes.c:248) [149]  (0.795 ns)

 <State 19>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_7', c_src/aes.c:248) [185]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_25', c_src/aes.c:226) [195]  (0 ns)
	'load' operation ('sbox_load_25', c_src/aes.c:226) on array 'sbox' [196]  (2.77 ns)

 <State 20>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_7', c_src/aes.c:249) [188]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_26', c_src/aes.c:227) [198]  (0 ns)
	'load' operation ('sbox_load_26', c_src/aes.c:227) on array 'sbox' [199]  (2.77 ns)

 <State 21>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_7', c_src/aes.c:246) [179]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_27', c_src/aes.c:228) [201]  (0 ns)
	'load' operation ('sbox_load_27', c_src/aes.c:228) on array 'sbox' [202]  (2.77 ns)

 <State 22>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_10', c_src/aes.c:247) [231]  (0.795 ns)
	'xor' operation ('xor_ln247_11', c_src/aes.c:247) [243]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_12', c_src/aes.c:225) [253]  (0 ns)
	'load' operation ('sbox_load_12', c_src/aes.c:225) on array 'sbox' [254]  (2.77 ns)

 <State 23>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_10', c_src/aes.c:248) [234]  (0.795 ns)
	'xor' operation ('xor_ln248_11', c_src/aes.c:248) [246]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_29', c_src/aes.c:226) [256]  (0 ns)
	'load' operation ('sbox_load_29', c_src/aes.c:226) on array 'sbox' [257]  (2.77 ns)

 <State 24>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_10', c_src/aes.c:249) [237]  (0.795 ns)
	'xor' operation ('xor_ln249_11', c_src/aes.c:249) [249]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_30', c_src/aes.c:227) [259]  (0 ns)
	'load' operation ('sbox_load_30', c_src/aes.c:227) on array 'sbox' [260]  (2.77 ns)

 <State 25>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_10', c_src/aes.c:246) [228]  (0.795 ns)
	'xor' operation ('xor_ln246_11', c_src/aes.c:246) [240]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_31', c_src/aes.c:228) [262]  (0 ns)
	'load' operation ('sbox_load_31', c_src/aes.c:228) on array 'sbox' [263]  (2.77 ns)

 <State 26>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_15', c_src/aes.c:247) [304]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_16', c_src/aes.c:225) [314]  (0 ns)
	'load' operation ('sbox_load_16', c_src/aes.c:225) on array 'sbox' [315]  (2.77 ns)

 <State 27>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_15', c_src/aes.c:248) [307]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_33', c_src/aes.c:226) [317]  (0 ns)
	'load' operation ('sbox_load_33', c_src/aes.c:226) on array 'sbox' [318]  (2.77 ns)

 <State 28>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_15', c_src/aes.c:249) [310]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_34', c_src/aes.c:227) [320]  (0 ns)
	'load' operation ('sbox_load_34', c_src/aes.c:227) on array 'sbox' [321]  (2.77 ns)

 <State 29>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln231_1', c_src/aes.c:231) [264]  (0.795 ns)
	'xor' operation ('xor_ln246_15', c_src/aes.c:246) [301]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_35', c_src/aes.c:228) [323]  (0 ns)
	'load' operation ('sbox_load_35', c_src/aes.c:228) on array 'sbox' [324]  (2.77 ns)

 <State 30>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_12', c_src/aes.c:247) [268]  (0.795 ns)
	'xor' operation ('xor_ln247_16', c_src/aes.c:247) [329]  (0.795 ns)
	'xor' operation ('xor_ln247_18', c_src/aes.c:247) [353]  (0.795 ns)
	'xor' operation ('xor_ln247_19', c_src/aes.c:247) [365]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_20', c_src/aes.c:225) [375]  (0 ns)
	'load' operation ('sbox_load_20', c_src/aes.c:225) on array 'sbox' [376]  (2.77 ns)

 <State 31>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_12', c_src/aes.c:248) [271]  (0.795 ns)
	'xor' operation ('xor_ln248_16', c_src/aes.c:248) [332]  (0.795 ns)
	'xor' operation ('xor_ln248_18', c_src/aes.c:248) [356]  (0.795 ns)
	'xor' operation ('xor_ln248_19', c_src/aes.c:248) [368]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_37', c_src/aes.c:226) [378]  (0 ns)
	'load' operation ('sbox_load_37', c_src/aes.c:226) on array 'sbox' [379]  (2.77 ns)

 <State 32>: 5.16ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_16', c_src/aes.c:249) [335]  (0.795 ns)
	'xor' operation ('xor_ln249_18', c_src/aes.c:249) [359]  (0.795 ns)
	'xor' operation ('xor_ln249_19', c_src/aes.c:249) [371]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_38', c_src/aes.c:227) [381]  (0 ns)
	'load' operation ('sbox_load_38', c_src/aes.c:227) on array 'sbox' [382]  (2.77 ns)

 <State 33>: 5.16ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_42', c_src/aes.c:246) [325]  (0 ns)
	'xor' operation ('xor_ln246_16', c_src/aes.c:246) [326]  (0.795 ns)
	'xor' operation ('xor_ln246_18', c_src/aes.c:246) [350]  (0.795 ns)
	'xor' operation ('xor_ln246_19', c_src/aes.c:246) [362]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_39', c_src/aes.c:228) [384]  (0 ns)
	'load' operation ('sbox_load_39', c_src/aes.c:228) on array 'sbox' [385]  (2.77 ns)

 <State 34>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_21', c_src/aes.c:247) [402]  (0.795 ns)
	'xor' operation ('xor_ln247_23', c_src/aes.c:247) [426]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_24', c_src/aes.c:225) [436]  (0 ns)
	'load' operation ('sbox_load_24', c_src/aes.c:225) on array 'sbox' [437]  (2.77 ns)

 <State 35>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_21', c_src/aes.c:248) [405]  (0.795 ns)
	'xor' operation ('xor_ln248_23', c_src/aes.c:248) [429]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_40', c_src/aes.c:226) [439]  (0 ns)
	'load' operation ('sbox_load_40', c_src/aes.c:226) on array 'sbox' [440]  (2.77 ns)

 <State 36>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_21', c_src/aes.c:249) [408]  (0.795 ns)
	'xor' operation ('xor_ln249_23', c_src/aes.c:249) [432]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_41', c_src/aes.c:227) [442]  (0 ns)
	'load' operation ('sbox_load_41', c_src/aes.c:227) on array 'sbox' [443]  (2.77 ns)

 <State 37>: 5.16ns
The critical path consists of the following:
	'xor' operation ('xor_ln231_2', c_src/aes.c:231) [386]  (0.795 ns)
	'xor' operation ('xor_ln246_21', c_src/aes.c:246) [399]  (0.795 ns)
	'xor' operation ('xor_ln246_23', c_src/aes.c:246) [423]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_42', c_src/aes.c:228) [445]  (0 ns)
	'load' operation ('sbox_load_42', c_src/aes.c:228) on array 'sbox' [446]  (2.77 ns)

 <State 38>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_20', c_src/aes.c:247) [390]  (0.795 ns)
	'xor' operation ('xor_ln247_24', c_src/aes.c:247) [451]  (0.795 ns)
	'xor' operation ('xor_ln247_26', c_src/aes.c:247) [475]  (0.795 ns)
	'xor' operation ('xor_ln247_27', c_src/aes.c:247) [487]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_28', c_src/aes.c:225) [497]  (0 ns)
	'load' operation ('sbox_load_28', c_src/aes.c:225) on array 'sbox' [498]  (2.77 ns)

 <State 39>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_20', c_src/aes.c:248) [393]  (0.795 ns)
	'xor' operation ('xor_ln248_24', c_src/aes.c:248) [454]  (0.795 ns)
	'xor' operation ('xor_ln248_26', c_src/aes.c:248) [478]  (0.795 ns)
	'xor' operation ('xor_ln248_27', c_src/aes.c:248) [490]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_43', c_src/aes.c:226) [500]  (0 ns)
	'load' operation ('sbox_load_43', c_src/aes.c:226) on array 'sbox' [501]  (2.77 ns)

 <State 40>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_20', c_src/aes.c:249) [396]  (0.795 ns)
	'xor' operation ('xor_ln249_24', c_src/aes.c:249) [457]  (0.795 ns)
	'xor' operation ('xor_ln249_26', c_src/aes.c:249) [481]  (0.795 ns)
	'xor' operation ('xor_ln249_27', c_src/aes.c:249) [493]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_44', c_src/aes.c:227) [503]  (0 ns)
	'load' operation ('sbox_load_44', c_src/aes.c:227) on array 'sbox' [504]  (2.77 ns)

 <State 41>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_20', c_src/aes.c:246) [387]  (0.795 ns)
	'xor' operation ('xor_ln246_43', c_src/aes.c:246) [447]  (0 ns)
	'xor' operation ('xor_ln246_24', c_src/aes.c:246) [448]  (0.795 ns)
	'xor' operation ('xor_ln246_26', c_src/aes.c:246) [472]  (0.795 ns)
	'xor' operation ('xor_ln246_27', c_src/aes.c:246) [484]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_45', c_src/aes.c:228) [506]  (0 ns)
	'load' operation ('sbox_load_45', c_src/aes.c:228) on array 'sbox' [507]  (2.77 ns)

 <State 42>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_31', c_src/aes.c:247) [548]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_32', c_src/aes.c:225) [558]  (0 ns)
	'load' operation ('sbox_load_32', c_src/aes.c:225) on array 'sbox' [559]  (2.77 ns)

 <State 43>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_31', c_src/aes.c:248) [551]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_46', c_src/aes.c:226) [561]  (0 ns)
	'load' operation ('sbox_load_46', c_src/aes.c:226) on array 'sbox' [562]  (2.77 ns)

 <State 44>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_31', c_src/aes.c:249) [554]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_47', c_src/aes.c:227) [564]  (0 ns)
	'load' operation ('sbox_load_47', c_src/aes.c:227) on array 'sbox' [565]  (2.77 ns)

 <State 45>: 4.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln231_3', c_src/aes.c:231) [508]  (0.795 ns)
	'xor' operation ('xor_ln246_31', c_src/aes.c:246) [545]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_48', c_src/aes.c:228) [567]  (0 ns)
	'load' operation ('sbox_load_48', c_src/aes.c:228) on array 'sbox' [568]  (2.77 ns)

 <State 46>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln247_28', c_src/aes.c:247) [512]  (0.795 ns)
	'xor' operation ('xor_ln247_32', c_src/aes.c:247) [573]  (0.795 ns)
	'xor' operation ('xor_ln247_34', c_src/aes.c:247) [597]  (0.795 ns)
	'xor' operation ('xor_ln247_35', c_src/aes.c:247) [609]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_36', c_src/aes.c:225) [619]  (0 ns)
	'load' operation ('sbox_load_36', c_src/aes.c:225) on array 'sbox' [620]  (2.77 ns)

 <State 47>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_28', c_src/aes.c:248) [515]  (0.795 ns)
	'xor' operation ('xor_ln248_32', c_src/aes.c:248) [576]  (0.795 ns)
	'xor' operation ('xor_ln248_34', c_src/aes.c:248) [600]  (0.795 ns)
	'xor' operation ('xor_ln248_35', c_src/aes.c:248) [612]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_49', c_src/aes.c:226) [622]  (0 ns)
	'load' operation ('sbox_load_49', c_src/aes.c:226) on array 'sbox' [623]  (2.77 ns)

 <State 48>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln249_28', c_src/aes.c:249) [518]  (0.795 ns)
	'xor' operation ('xor_ln249_32', c_src/aes.c:249) [579]  (0.795 ns)
	'xor' operation ('xor_ln249_34', c_src/aes.c:249) [603]  (0.795 ns)
	'xor' operation ('xor_ln249_35', c_src/aes.c:249) [615]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_50', c_src/aes.c:227) [625]  (0 ns)
	'load' operation ('sbox_load_50', c_src/aes.c:227) on array 'sbox' [626]  (2.77 ns)

 <State 49>: 5.95ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_28', c_src/aes.c:246) [509]  (0.795 ns)
	'xor' operation ('xor_ln246_44', c_src/aes.c:246) [569]  (0 ns)
	'xor' operation ('xor_ln246_32', c_src/aes.c:246) [570]  (0.795 ns)
	'xor' operation ('xor_ln246_34', c_src/aes.c:246) [594]  (0.795 ns)
	'xor' operation ('xor_ln246_35', c_src/aes.c:246) [606]  (0.795 ns)
	'getelementptr' operation ('sbox_addr_51', c_src/aes.c:228) [628]  (0 ns)
	'load' operation ('sbox_load_51', c_src/aes.c:228) on array 'sbox' [629]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_92', c_src/aes.c:246) [363]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_19', c_src/aes.c:246 on array 'RoundKey' [364]  (2.77 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_94', c_src/aes.c:248) [369]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_19', c_src/aes.c:248 on array 'RoundKey' [370]  (2.77 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_96', c_src/aes.c:246) [388]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_20', c_src/aes.c:246 on array 'RoundKey' [389]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_98', c_src/aes.c:248) [394]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_20', c_src/aes.c:248 on array 'RoundKey' [395]  (2.77 ns)

 <State 54>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_100', c_src/aes.c:246) [400]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_21', c_src/aes.c:246 on array 'RoundKey' [401]  (2.77 ns)

 <State 55>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_102', c_src/aes.c:248) [406]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_21', c_src/aes.c:248 on array 'RoundKey' [407]  (2.77 ns)

 <State 56>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_22', c_src/aes.c:246) [411]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_22', c_src/aes.c:246 on array 'RoundKey' [413]  (2.77 ns)

 <State 57>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_22', c_src/aes.c:248) [417]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_22', c_src/aes.c:248 on array 'RoundKey' [419]  (2.77 ns)

 <State 58>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_108', c_src/aes.c:246) [424]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_23', c_src/aes.c:246 on array 'RoundKey' [425]  (2.77 ns)

 <State 59>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_110', c_src/aes.c:248) [430]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_23', c_src/aes.c:248 on array 'RoundKey' [431]  (2.77 ns)

 <State 60>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_112', c_src/aes.c:246) [449]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_24', c_src/aes.c:246 on array 'RoundKey' [450]  (2.77 ns)

 <State 61>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_114', c_src/aes.c:248) [455]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_24', c_src/aes.c:248 on array 'RoundKey' [456]  (2.77 ns)

 <State 62>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_116', c_src/aes.c:246) [461]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_25', c_src/aes.c:246 on array 'RoundKey' [462]  (2.77 ns)

 <State 63>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_118', c_src/aes.c:248) [467]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_25', c_src/aes.c:248 on array 'RoundKey' [468]  (2.77 ns)

 <State 64>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_120', c_src/aes.c:246) [473]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_26', c_src/aes.c:246 on array 'RoundKey' [474]  (2.77 ns)

 <State 65>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_122', c_src/aes.c:248) [479]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_26', c_src/aes.c:248 on array 'RoundKey' [480]  (2.77 ns)

 <State 66>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_124', c_src/aes.c:246) [485]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_27', c_src/aes.c:246 on array 'RoundKey' [486]  (2.77 ns)

 <State 67>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_126', c_src/aes.c:248) [491]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_27', c_src/aes.c:248 on array 'RoundKey' [492]  (2.77 ns)

 <State 68>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_128', c_src/aes.c:246) [510]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_28', c_src/aes.c:246 on array 'RoundKey' [511]  (2.77 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_130', c_src/aes.c:248) [516]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_28', c_src/aes.c:248 on array 'RoundKey' [517]  (2.77 ns)

 <State 70>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_132', c_src/aes.c:246) [522]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_29', c_src/aes.c:246 on array 'RoundKey' [523]  (2.77 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_134', c_src/aes.c:248) [528]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_29', c_src/aes.c:248 on array 'RoundKey' [529]  (2.77 ns)

 <State 72>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_30', c_src/aes.c:246) [533]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_30', c_src/aes.c:246 on array 'RoundKey' [535]  (2.77 ns)

 <State 73>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_30', c_src/aes.c:248) [539]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_30', c_src/aes.c:248 on array 'RoundKey' [541]  (2.77 ns)

 <State 74>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_140', c_src/aes.c:246) [546]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_31', c_src/aes.c:246 on array 'RoundKey' [547]  (2.77 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_142', c_src/aes.c:248) [552]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_31', c_src/aes.c:248 on array 'RoundKey' [553]  (2.77 ns)

 <State 76>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_144', c_src/aes.c:246) [571]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_32', c_src/aes.c:246 on array 'RoundKey' [572]  (2.77 ns)

 <State 77>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_146', c_src/aes.c:248) [577]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_32', c_src/aes.c:248 on array 'RoundKey' [578]  (2.77 ns)

 <State 78>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_33', c_src/aes.c:246) [582]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_33', c_src/aes.c:246 on array 'RoundKey' [584]  (2.77 ns)

 <State 79>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_33', c_src/aes.c:248) [588]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_33', c_src/aes.c:248 on array 'RoundKey' [590]  (2.77 ns)

 <State 80>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_152', c_src/aes.c:246) [595]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_34', c_src/aes.c:246 on array 'RoundKey' [596]  (2.77 ns)

 <State 81>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_154', c_src/aes.c:248) [601]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_34', c_src/aes.c:248 on array 'RoundKey' [602]  (2.77 ns)

 <State 82>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_156', c_src/aes.c:246) [607]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_35', c_src/aes.c:246 on array 'RoundKey' [608]  (2.77 ns)

 <State 83>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_158', c_src/aes.c:248) [613]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_35', c_src/aes.c:248 on array 'RoundKey' [614]  (2.77 ns)

 <State 84>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_160', c_src/aes.c:246) [632]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_36', c_src/aes.c:246 on array 'RoundKey' [633]  (2.77 ns)

 <State 85>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_162', c_src/aes.c:248) [638]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_36', c_src/aes.c:248 on array 'RoundKey' [639]  (2.77 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_164', c_src/aes.c:246) [644]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_37', c_src/aes.c:246 on array 'RoundKey' [645]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_166', c_src/aes.c:248) [650]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_37', c_src/aes.c:248 on array 'RoundKey' [651]  (2.77 ns)

 <State 88>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_168', c_src/aes.c:246) [656]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_38', c_src/aes.c:246 on array 'RoundKey' [657]  (2.77 ns)

 <State 89>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_170', c_src/aes.c:248) [662]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_38', c_src/aes.c:248 on array 'RoundKey' [663]  (2.77 ns)

 <State 90>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_172', c_src/aes.c:246) [668]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_39', c_src/aes.c:246 on array 'RoundKey' [669]  (2.77 ns)

 <State 91>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_173', c_src/aes.c:247) [671]  (0 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_39', c_src/aes.c:247 on array 'RoundKey' [672]  (2.77 ns)

 <State 92>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_174', c_src/aes.c:248) [674]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_39', c_src/aes.c:248 on array 'RoundKey' [675]  (2.77 ns)

 <State 93>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_175', c_src/aes.c:249) [677]  (0 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249_39', c_src/aes.c:249 on array 'RoundKey' [678]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
