{"Emily R. Blem": [0, ["Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures", ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2013.6522302", "hpca", 2013]], "Jaikrishnan Menon": [0, ["Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures", ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2013.6522302", "hpca", 2013]], "Karthikeyan Sankaralingam": [0, ["Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures", ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2013.6522302", "hpca", 2013]], "Yuhao Zhu": [0, ["High-performance and energy-efficient mobile web browsing on big/little systems", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2013.6522303", "hpca", 2013]], "Vijay Janapa Reddi": [0, ["High-performance and energy-efficient mobile web browsing on big/little systems", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2013.6522303", "hpca", 2013]], "Yebin Lee": [0.6954255998134613, ["Skinflint DRAM system: Minimizing DRAM chip writes for low power", ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "https://doi.org/10.1109/HPCA.2013.6522304", "hpca", 2013]], "Soontae Kim": [1, ["Skinflint DRAM system: Minimizing DRAM chip writes for low power", ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "https://doi.org/10.1109/HPCA.2013.6522304", "hpca", 2013], ["Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling", ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "https://doi.org/10.1109/HPCA.2013.6522347", "hpca", 2013]], "Seokin Hong": [0.9977594614028931, ["Skinflint DRAM system: Minimizing DRAM chip writes for low power", ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "https://doi.org/10.1109/HPCA.2013.6522304", "hpca", 2013], ["Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling", ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "https://doi.org/10.1109/HPCA.2013.6522347", "hpca", 2013]], "Jongmin Lee": [0.9209862798452377, ["Skinflint DRAM system: Minimizing DRAM chip writes for low power", ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "https://doi.org/10.1109/HPCA.2013.6522304", "hpca", 2013]], "Chao Li": [0, ["Enabling distributed generation powered sustainable high-performance data center", ["Chao Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522305", "hpca", 2013]], "Ruijin Zhou": [0, ["Enabling distributed generation powered sustainable high-performance data center", ["Chao Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522305", "hpca", 2013], ["Exploring high-performance and energy proportional interface for phase change memory systems", ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522320", "hpca", 2013]], "Tao Li": [0, ["Enabling distributed generation powered sustainable high-performance data center", ["Chao Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522305", "hpca", 2013], ["Exploring high-performance and energy proportional interface for phase change memory systems", ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522320", "hpca", 2013], ["Power-performance co-optimization of throughput core architecture using resistive memory", ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522331", "hpca", 2013]], "Furat Afram": [0, ["A group-commit mechanism for ROB-based processors implementing the X86 ISA", ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "https://doi.org/10.1109/HPCA.2013.6522306", "hpca", 2013]], "Hui Zeng": [0, ["A group-commit mechanism for ROB-based processors implementing the X86 ISA", ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "https://doi.org/10.1109/HPCA.2013.6522306", "hpca", 2013]], "Kanad Ghose": [0, ["A group-commit mechanism for ROB-based processors implementing the X86 ISA", ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "https://doi.org/10.1109/HPCA.2013.6522306", "hpca", 2013]], "Muhammad Umar Farooq": [0, ["Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches", ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2013.6522307", "hpca", 2013]], "Khubaib": [0, ["Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches", ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2013.6522307", "hpca", 2013]], "Lizy K. John": [0, ["Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches", ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2013.6522307", "hpca", 2013]], "James Bonanno": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Adam Collura": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Daniel Lipetz": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Ulrich Mayer": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Brian Prasky": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Anthony Saporito": [0, ["Two level bulk preload branch prediction", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", "hpca", 2013]], "Jason Zebchuk": [0, ["RECAP: A region-based cure for the common cold (cache)", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", "hpca", 2013]], "Harold W. Cain": [0, ["RECAP: A region-based cure for the common cold (cache)", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", "hpca", 2013]], "Xin Tong": [0, ["RECAP: A region-based cure for the common cold (cache)", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", "hpca", 2013]], "Vijayalakshmi Srinivasan": [0, ["RECAP: A region-based cure for the common cold (cache)", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", "hpca", 2013]], "Andreas Moshovos": [0, ["RECAP: A region-based cure for the common cold (cache)", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", "hpca", 2013]], "Marisabel Guevara": [0, ["Navigating heterogeneous processors with market mechanisms", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522310", "hpca", 2013]], "Benjamin Lubin": [0, ["Navigating heterogeneous processors with market mechanisms", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522310", "hpca", 2013]], "Benjamin C. Lee": [4.366597204352729e-05, ["Navigating heterogeneous processors with market mechanisms", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522310", "hpca", 2013], ["Disintegrated control for energy-efficient and heterogeneous memory systems", ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522338", "hpca", 2013]], "Reetuparna Das": [0, ["Application-to-core mapping policies to reduce memory system interference in multi-core systems", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", "hpca", 2013], ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Rachata Ausavarungnirun": [0, ["Application-to-core mapping policies to reduce memory system interference in multi-core systems", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", "hpca", 2013]], "Onur Mutlu": [0, ["Application-to-core mapping policies to reduce memory system interference in multi-core systems", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", "hpca", 2013], ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013], ["MISE: Providing performance predictability and improving fairness in shared main memory systems", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", "hpca", 2013]], "Akhilesh Kumar": [0, ["Application-to-core mapping policies to reduce memory system interference in multi-core systems", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", "hpca", 2013]], "Mani Azimi": [0, ["Application-to-core mapping policies to reduce memory system interference in multi-core systems", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", "hpca", 2013]], "Samira Manabi Khan": [0, ["Improving multi-core performance using mixed-cell cache architecture", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", "hpca", 2013]], "Alaa R. Alameldeen": [0, ["Improving multi-core performance using mixed-cell cache architecture", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", "hpca", 2013]], "Chris Wilkerson": [0, ["Improving multi-core performance using mixed-cell cache architecture", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", "hpca", 2013]], "Jaydeep Kulkarni": [0, ["Improving multi-core performance using mixed-cell cache architecture", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", "hpca", 2013]], "Daniel A. Jimenez": [0, ["Improving multi-core performance using mixed-cell cache architecture", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", "hpca", 2013]], "Seungcheol Baek": [0.9999819397926331, ["ECM: Effective Capacity Maximizer for high-performance compressed caching", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", "hpca", 2013]], "Hyung Gyu Lee": [0.9838056713342667, ["ECM: Effective Capacity Maximizer for high-performance compressed caching", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", "hpca", 2013]], "Chrysostomos Nicopoulos": [0, ["ECM: Effective Capacity Maximizer for high-performance compressed caching", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", "hpca", 2013]], "Junghee Lee": [0.9297929108142853, ["ECM: Effective Capacity Maximizer for high-performance compressed caching", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", "hpca", 2013]], "Jongman Kim": [0.9176241308450699, ["ECM: Effective Capacity Maximizer for high-performance compressed caching", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", "hpca", 2013]], "Mu-Tien Chang": [2.3638063173514468e-09, ["Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM", ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1109/HPCA.2013.6522314", "hpca", 2013]], "Paul Rosenfeld": [0, ["Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM", ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1109/HPCA.2013.6522314", "hpca", 2013]], "Shih-Lien Lu": [0, ["Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM", ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1109/HPCA.2013.6522314", "hpca", 2013]], "Bruce Jacob": [0, ["Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM", ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1109/HPCA.2013.6522314", "hpca", 2013]], "Andreas Sandberg": [0, ["Modeling performance variation due to cache sharing", ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2013.6522315", "hpca", 2013]], "Andreas Sembrant": [0, ["Modeling performance variation due to cache sharing", ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2013.6522315", "hpca", 2013]], "Erik Hagersten": [0, ["Modeling performance variation due to cache sharing", ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2013.6522315", "hpca", 2013]], "David Black-Schaffer": [0, ["Modeling performance variation due to cache sharing", ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2013.6522315", "hpca", 2013]], "Kshitij Sudan": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Saisanthosh Balakrishnan": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Sean Lie": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Min Xu": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Dhiraj Mallick": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Gary Lauterbach": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Rajeev Balasubramonian": [0, ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", "hpca", 2013]], "Rui Hou": [0, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Tao Jiang": [0, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Liuhang Zhang": [0, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Pengfei Qi": [0, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Jianbo Dong": [2.2999003704171628e-05, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Haibin Wang": [0.00901854713447392, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Xiongli Gu": [2.1326102910279587e-06, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Shujie Zhang": [0, ["Cost effective data center servers", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", "hpca", 2013]], "Lingjia Tang": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Jason Mars": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Xiao Zhang": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Robert Hagmann": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Robert Hundt": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Eric Tune": [0, ["Optimizing Google's warehouse scale computers: The NUMA experience", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", "hpca", 2013]], "Nicholas P. Carter": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Aditya Agrawal": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013], ["Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies", ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522336", "hpca", 2013]], "Shekhar Borkar": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Romain Cledat": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Howard David": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Dave Dunning": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Joshua B. Fryman": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Ivan Ganev": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Roger A. Golliver": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Rob C. Knauerhase": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Richard Lethin": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Benoit Meister": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Asit K. Mishra": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Wilfred R. Pinfold": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Justin Teller": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Josep Torrellas": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013], ["Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies", ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522336", "hpca", 2013], ["Illusionist: Transforming lightweight cores into aggressive cores on demand", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", "hpca", 2013], ["EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing", ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522348", "hpca", 2013]], "Nicolas Vasilache": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Ganesh Venkatesh": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Jianping Xu": [0, ["Runnemede: An architecture for Ubiquitous High-Performance Computing", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", "hpca", 2013]], "Zhongqi Li": [0, ["Exploring high-performance and energy proportional interface for phase change memory systems", ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522320", "hpca", 2013]], "Adam N. Jacobvitz": [0, ["Coset coding to extend the lifetime of memory", ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2013.6522321", "hpca", 2013]], "A. Robert Calderbank": [0, ["Coset coding to extend the lifetime of memory", ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2013.6522321", "hpca", 2013]], "Daniel J. Sorin": [0, ["Coset coding to extend the lifetime of memory", ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2013.6522321", "hpca", 2013]], "Jue Wang": [0.030352969653904438, ["i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations", ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2013.6522322", "hpca", 2013]], "Xiangyu Dong": [2.4160663656402903e-06, ["i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations", ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2013.6522322", "hpca", 2013]], "Yuan Xie": [0, ["i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations", ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2013.6522322", "hpca", 2013], ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Norman P. Jouppi": [0, ["i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations", ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2013.6522322", "hpca", 2013]], "Yubin Xia": [0, ["Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks", ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2013.6522323", "hpca", 2013]], "Yutao Liu": [0, ["Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks", ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2013.6522323", "hpca", 2013]], "Haibo Chen": [0, ["Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks", ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2013.6522323", "hpca", 2013]], "Mehmet Kayaalp": [0, ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", "hpca", 2013]], "Timothy Schmitt": [0, ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", "hpca", 2013]], "Junaid Nomani": [0, ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", "hpca", 2013]], "Dmitry Ponomarev": [0, ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", "hpca", 2013]], "Nael B. Abu-Ghazaleh": [0, ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", "hpca", 2013]], "Xun Jian": [0, ["Adaptive Reliability Chipkill Correct (ARCC)", ["Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2013.6522325", "hpca", 2013]], "Rakesh Kumar": [0, ["Adaptive Reliability Chipkill Correct (ARCC)", ["Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2013.6522325", "hpca", 2013]], "Jianhui Yue": [0, ["Accelerating write by exploiting PCM asymmetries", ["Jianhui Yue", "Yifeng Zhu"], "https://doi.org/10.1109/HPCA.2013.6522326", "hpca", 2013]], "Yifeng Zhu": [0, ["Accelerating write by exploiting PCM asymmetries", ["Jianhui Yue", "Yifeng Zhu"], "https://doi.org/10.1109/HPCA.2013.6522326", "hpca", 2013]], "Neal Clayton Crago": [0, ["Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors", ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2013.6522327", "hpca", 2013]], "Omid Azizi": [0, ["Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors", ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2013.6522327", "hpca", 2013]], "Steven S. Lumetta": [0, ["Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors", ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2013.6522327", "hpca", 2013]], "Sanjay J. Patel": [0, ["Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors", ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2013.6522327", "hpca", 2013]], "Jia Rao": [0, ["Optimizing virtual machine scheduling in NUMA multicore systems", ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "https://doi.org/10.1109/HPCA.2013.6522328", "hpca", 2013]], "Kun Wang": [0.008101410465314984, ["Optimizing virtual machine scheduling in NUMA multicore systems", ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "https://doi.org/10.1109/HPCA.2013.6522328", "hpca", 2013]], "Xiaobo Zhou": [0, ["Optimizing virtual machine scheduling in NUMA multicore systems", ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "https://doi.org/10.1109/HPCA.2013.6522328", "hpca", 2013]], "Cheng-Zhong Xu": [0, ["Optimizing virtual machine scheduling in NUMA multicore systems", ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "https://doi.org/10.1109/HPCA.2013.6522328", "hpca", 2013]], "Richard Sampson": [0, ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", "hpca", 2013]], "Ming Yang": [0.0060784968081861734, ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", "hpca", 2013]], "Siyuan Wei": [0, ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", "hpca", 2013]], "Chaitali Chakrabarti": [0, ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", "hpca", 2013]], "Thomas F. Wenisch": [0, ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", "hpca", 2013]], "Syed Zohaib Gilani": [0, ["Power-efficient computing for compute-intensive GPGPU applications", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2013.6522330", "hpca", 2013]], "Nam Sung Kim": [0.9872660338878632, ["Power-efficient computing for compute-intensive GPGPU applications", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2013.6522330", "hpca", 2013], ["EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing", ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522348", "hpca", 2013]], "Michael J. Schulte": [0, ["Power-efficient computing for compute-intensive GPGPU applications", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2013.6522330", "hpca", 2013]], "Nilanjan Goswami": [0, ["Power-performance co-optimization of throughput core architecture using resistive memory", ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522331", "hpca", 2013]], "Bingyi Cao": [0, ["Power-performance co-optimization of throughput core architecture using resistive memory", ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522331", "hpca", 2013]], "Daniel Lustig": [0, ["Reducing GPU offload latency via fine-grained CPU-GPU synchronization", ["Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2013.6522332", "hpca", 2013]], "Margaret Martonosi": [0, ["Reducing GPU offload latency via fine-grained CPU-GPU synchronization", ["Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2013.6522332", "hpca", 2013]], "Lizhong Chen": [0, ["Worm-Bubble Flow Control", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2013.6522333", "hpca", 2013], ["In-network traffic regulation for Transactional Memory", ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "https://doi.org/10.1109/HPCA.2013.6522346", "hpca", 2013]], "Timothy Mark Pinkston": [0, ["Worm-Bubble Flow Control", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2013.6522333", "hpca", 2013]], "Tushar Krishna": [0, ["Breaking the on-chip latency barrier using SMART", ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "https://doi.org/10.1109/HPCA.2013.6522334", "hpca", 2013]], "Chia-Hsin Owen Chen": [0, ["Breaking the on-chip latency barrier using SMART", ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "https://doi.org/10.1109/HPCA.2013.6522334", "hpca", 2013]], "Woo-Cheol Kwon": [0.999874472618103, ["Breaking the on-chip latency barrier using SMART", ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "https://doi.org/10.1109/HPCA.2013.6522334", "hpca", 2013]], "Li-Shiuan Peh": [0, ["Breaking the on-chip latency barrier using SMART", ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "https://doi.org/10.1109/HPCA.2013.6522334", "hpca", 2013]], "Yuan-Ying Chang": [2.008625765714811e-10, ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Yoshi Shih-Chieh Huang": [0, ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Matthew Poremba": [0, ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Vijaykrishnan Narayanan": [0, ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Chung-Ta King": [0, ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", "hpca", 2013]], "Prabhat Jain": [0, ["Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies", ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522336", "hpca", 2013]], "Amin Ansari": [0, ["Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies", ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522336", "hpca", 2013], ["Illusionist: Transforming lightweight cores into aggressive cores on demand", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", "hpca", 2013]], "Mohammad Abdel-Majeed": [0, ["Warped register file: A power efficient register file for GPGPUs", ["Mohammad Abdel-Majeed", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2013.6522337", "hpca", 2013]], "Murali Annavaram": [0, ["Warped register file: A power efficient register file for GPGPUs", ["Mohammad Abdel-Majeed", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2013.6522337", "hpca", 2013]], "Tae Jun Ham": [0.8454998433589935, ["Disintegrated control for energy-efficient and heterogeneous memory systems", ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522338", "hpca", 2013]], "Bharath K. Chelepalli": [0, ["Disintegrated control for energy-efficient and heterogeneous memory systems", ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522338", "hpca", 2013]], "Neng Xue": [0, ["Disintegrated control for energy-efficient and heterogeneous memory systems", ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522338", "hpca", 2013]], "Shuguang Feng": [0, ["Illusionist: Transforming lightweight cores into aggressive cores on demand", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", "hpca", 2013]], "Shantanu Gupta": [0, ["Illusionist: Transforming lightweight cores into aggressive cores on demand", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", "hpca", 2013]], "Scott A. Mahlke": [0, ["Illusionist: Transforming lightweight cores into aggressive cores on demand", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", "hpca", 2013]], "Ehsan K. Ardestani": [0, ["ESESC: A fast multicore simulator using Time-Based Sampling", ["Ehsan K. Ardestani", "Jose Renau"], "https://doi.org/10.1109/HPCA.2013.6522340", "hpca", 2013]], "Jose Renau": [0, ["ESESC: A fast multicore simulator using Time-Based Sampling", ["Ehsan K. Ardestani", "Jose Renau"], "https://doi.org/10.1109/HPCA.2013.6522340", "hpca", 2013]], "Behnam Robatmili": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Dong Li": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Hadi Esmaeilzadeh": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Madhu Saravana Sibi Govindan": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Aaron Smith": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Andrew Putnam": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Doug Burger": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Stephen W. Keckler": [0, ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", "hpca", 2013]], "Andrew Nere": [0, ["Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons", ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "https://doi.org/10.1109/HPCA.2013.6522342", "hpca", 2013]], "Atif Hashmi": [0, ["Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons", ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "https://doi.org/10.1109/HPCA.2013.6522342", "hpca", 2013]], "Mikko H. Lipasti": [0, ["Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons", ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "https://doi.org/10.1109/HPCA.2013.6522342", "hpca", 2013]], "Giulio Tononi": [0, ["Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons", ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "https://doi.org/10.1109/HPCA.2013.6522342", "hpca", 2013]], "Michihiro Koibuchi": [0, ["Layout-conscious random topologies for HPC off-chip interconnects", ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2013.6522343", "hpca", 2013]], "Ikki Fujiwara": [0, ["Layout-conscious random topologies for HPC off-chip interconnects", ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2013.6522343", "hpca", 2013]], "Hiroki Matsutani": [0, ["Layout-conscious random topologies for HPC off-chip interconnects", ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2013.6522343", "hpca", 2013]], "Henri Casanova": [0, ["Layout-conscious random topologies for HPC off-chip interconnects", ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2013.6522343", "hpca", 2013]], "Nilmini Abeyratne": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Qingkun Li": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Korey Sewell": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Bharan Giridhar": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Ronald G. Dreslinski": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "David T. Blaauw": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Trevor N. Mudge": [0, ["Scaling towards kilo-core processors with asymmetric high-radix topologies", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", "hpca", 2013]], "Ahmad Samih": [0, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Ren Wang": [0.0009091481915675104, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Anil Krishna": [0, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Christian Maciocco": [0, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Tsung-Yuan Charlie Tai": [0, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Yan Solihin": [0, ["Energy-efficient interconnect via Router Parking", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", "hpca", 2013]], "Lihang Zhao": [0, ["In-network traffic regulation for Transactional Memory", ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "https://doi.org/10.1109/HPCA.2013.6522346", "hpca", 2013]], "Woojin Choi": [0.9952270984649658, ["In-network traffic regulation for Transactional Memory", ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "https://doi.org/10.1109/HPCA.2013.6522346", "hpca", 2013]], "Jeffrey T. Draper": [0, ["In-network traffic regulation for Transactional Memory", ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "https://doi.org/10.1109/HPCA.2013.6522346", "hpca", 2013]], "Tayyeb Mahmood": [0, ["Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling", ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "https://doi.org/10.1109/HPCA.2013.6522347", "hpca", 2013]], "Ulya R. Karpuzcu": [0, ["EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing", ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522348", "hpca", 2013]], "Abhishek A. Sinkar": [0, ["EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing", ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522348", "hpca", 2013]], "Xuehai Qian": [0, ["Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model", ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/HPCA.2013.6522349", "hpca", 2013]], "He Huang": [0, ["Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model", ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/HPCA.2013.6522349", "hpca", 2013]], "Benjamin Sahelices": [0, ["Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model", ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/HPCA.2013.6522349", "hpca", 2013]], "Depei Qian": [0, ["Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model", ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/HPCA.2013.6522349", "hpca", 2013]], "Jesse G. Beu": [0, ["High-speed formal verification of heterogeneous coherence hierarchies", ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.2013.6522350", "hpca", 2013]], "Jason A. Poovey": [0, ["High-speed formal verification of heterogeneous coherence hierarchies", ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.2013.6522350", "hpca", 2013]], "Eric R. Hein": [0, ["High-speed formal verification of heterogeneous coherence hierarchies", ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.2013.6522350", "hpca", 2013]], "Thomas M. Conte": [0, ["High-speed formal verification of heterogeneous coherence hierarchies", ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.2013.6522350", "hpca", 2013]], "Inderpreet Singh": [0, ["Cache coherence for GPU architectures", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", "hpca", 2013]], "Arrvindh Shriraman": [0, ["Cache coherence for GPU architectures", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", "hpca", 2013]], "Wilson W. L. Fung": [0, ["Cache coherence for GPU architectures", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", "hpca", 2013]], "Mike OConnor": [0, ["Cache coherence for GPU architectures", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", "hpca", 2013]], "Tor M. Aamodt": [0, ["Cache coherence for GPU architectures", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", "hpca", 2013]], "Minsoo Rhu": [1, ["The dual-path execution model for efficient GPU control flow", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2013.6522352", "hpca", 2013]], "Mattan Erez": [0, ["The dual-path execution model for efficient GPU control flow", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2013.6522352", "hpca", 2013]], "Yaohua Wang": [2.698488003716193e-06, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Shuming Chen": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Jianghua Wan": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Jiayuan Meng": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Kai Zhang": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Wei Liu": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Xi Ning": [0, ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", "hpca", 2013]], "Donghyuk Lee": [0.9880758374929428, ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013]], "Yoongu Kim": [0.9984750747680664, ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013], ["MISE: Providing performance predictability and improving fairness in shared main memory systems", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", "hpca", 2013]], "Vivek Seshadri": [0, ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013], ["MISE: Providing performance predictability and improving fairness in shared main memory systems", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", "hpca", 2013]], "Jamie Liu": [0, ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013]], "Lavanya Subramanian": [0, ["Tiered-latency DRAM: A low latency and low cost DRAM architecture", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", "hpca", 2013], ["MISE: Providing performance predictability and improving fairness in shared main memory systems", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", "hpca", 2013]], "Prashant J. Nair": [0, ["A case for Refresh Pausing in DRAM memory systems", ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2013.6522355", "hpca", 2013]], "Chia-Chen Chou": [0, ["A case for Refresh Pausing in DRAM memory systems", ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2013.6522355", "hpca", 2013]], "Moinuddin K. Qureshi": [0, ["A case for Refresh Pausing in DRAM memory systems", ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2013.6522355", "hpca", 2013]], "Ben Jaiyen": [0, ["MISE: Providing performance predictability and improving fairness in shared main memory systems", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", "hpca", 2013]]}