[13:07:10.503] <TB3>     INFO: *** Welcome to pxar ***
[13:07:10.503] <TB3>     INFO: *** Today: 2016/09/29
[13:07:10.510] <TB3>     INFO: *** Version: 47bc-dirty
[13:07:10.510] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C15.dat
[13:07:10.511] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:07:10.511] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//defaultMaskFile.dat
[13:07:10.511] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters_C15.dat
[13:07:10.586] <TB3>     INFO:         clk: 4
[13:07:10.586] <TB3>     INFO:         ctr: 4
[13:07:10.586] <TB3>     INFO:         sda: 19
[13:07:10.586] <TB3>     INFO:         tin: 9
[13:07:10.586] <TB3>     INFO:         level: 15
[13:07:10.586] <TB3>     INFO:         triggerdelay: 0
[13:07:10.586] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:07:10.586] <TB3>     INFO: Log level: DEBUG
[13:07:10.597] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:07:10.600] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:07:10.602] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:07:12.152] <TB3>     INFO: DUT info: 
[13:07:12.152] <TB3>     INFO: The DUT currently contains the following objects:
[13:07:12.152] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:07:12.152] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:07:12.152] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:07:12.152] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:07:12.152] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.152] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:07:12.153] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:07:12.154] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:07:12.155] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29941760
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2066310
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1fd8770
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fcd59d94010
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fcd5ffff510
[13:07:12.157] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30007296 fPxarMemory = 0x7fcd59d94010
[13:07:12.158] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[13:07:12.160] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[13:07:12.160] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.2 C
[13:07:12.160] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:07:12.560] <TB3>     INFO: enter 'restricted' command line mode
[13:07:12.561] <TB3>     INFO: enter test to run
[13:07:12.561] <TB3>     INFO:   test: FPIXTest no parameter change
[13:07:12.561] <TB3>     INFO:   running: fpixtest
[13:07:12.561] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:07:12.563] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:07:12.563] <TB3>     INFO: ######################################################################
[13:07:12.563] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:07:12.563] <TB3>     INFO: ######################################################################
[13:07:12.567] <TB3>     INFO: ######################################################################
[13:07:12.567] <TB3>     INFO: PixTestPretest::doTest()
[13:07:12.567] <TB3>     INFO: ######################################################################
[13:07:12.570] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:12.570] <TB3>     INFO:    PixTestPretest::programROC() 
[13:07:12.570] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:30.587] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:07:30.587] <TB3>     INFO: IA differences per ROC:  21.7 17.7 16.9 19.3 19.3 19.3 18.5 17.7 19.3 18.5 19.3 19.3 19.3 19.3 19.3 20.1
[13:07:30.650] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:30.650] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:07:30.650] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:31.904] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:07:32.405] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:07:32.907] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:07:33.409] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:07:33.911] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:07:34.412] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:07:34.914] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:07:35.416] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:07:35.918] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:07:36.420] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:07:36.921] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:07:37.423] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:07:37.925] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:07:38.427] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:07:38.928] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:07:39.430] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:07:39.684] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 1.6 2.4 2.4 2.4 1.6 
[13:07:39.684] <TB3>     INFO: Test took 9036 ms.
[13:07:39.684] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:07:39.714] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:39.714] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:07:39.714] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:39.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:07:39.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.4688 mA
[13:07:40.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  70 Ia 23.8687 mA
[13:07:40.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4688 mA
[13:07:40.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.6688 mA
[13:07:40.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.8687 mA
[13:07:40.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.6688 mA
[13:07:40.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  98 Ia 24.6688 mA
[13:07:40.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  95 Ia 24.6688 mA
[13:07:40.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  92 Ia 23.8687 mA
[13:07:40.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:07:40.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:07:41.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[13:07:41.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[13:07:41.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[13:07:41.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[13:07:41.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:07:41.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:07:41.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[13:07:41.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[13:07:41.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.4688 mA
[13:07:41.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.6688 mA
[13:07:42.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  90 Ia 23.8687 mA
[13:07:42.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[13:07:42.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[13:07:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[13:07:42.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2688 mA
[13:07:42.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 23.8687 mA
[13:07:42.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[13:07:42.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[13:07:42.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[13:07:42.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[13:07:43.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[13:07:43.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[13:07:43.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8687 mA
[13:07:43.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:07:43.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 25.4688 mA
[13:07:43.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.0687 mA
[13:07:43.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 24.6688 mA
[13:07:43.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 23.8687 mA
[13:07:43.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[13:07:43.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[13:07:44.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 24.6688 mA
[13:07:44.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.0687 mA
[13:07:44.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 24.6688 mA
[13:07:44.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 23.8687 mA
[13:07:44.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:07:44.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[13:07:44.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8687 mA
[13:07:44.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[13:07:44.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8687 mA
[13:07:44.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  70
[13:07:44.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[13:07:44.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  92
[13:07:44.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:07:44.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  90
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:07:44.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[13:07:44.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[13:07:46.714] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:07:46.714] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3
[13:07:46.746] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:46.746] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:07:46.746] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:46.882] <TB3>     INFO: Expecting 231680 events.
[13:07:54.990] <TB3>     INFO: 231680 events read in total (7391ms).
[13:07:55.145] <TB3>     INFO: Test took 8396ms.
[13:07:55.346] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 115 and Delta(CalDel) = 61
[13:07:55.349] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:07:55.353] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:07:55.356] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 126 and Delta(CalDel) = 60
[13:07:55.360] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:07:55.363] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:07:55.367] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:07:55.370] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 62
[13:07:55.374] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 129 and Delta(CalDel) = 59
[13:07:55.377] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:07:55.381] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 64
[13:07:55.384] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 103 and Delta(CalDel) = 59
[13:07:55.387] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 62
[13:07:55.391] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 116 and Delta(CalDel) = 63
[13:07:55.394] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:07:55.398] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:07:55.439] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:07:55.472] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:55.472] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:07:55.472] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:55.608] <TB3>     INFO: Expecting 231680 events.
[13:08:03.716] <TB3>     INFO: 231680 events read in total (7393ms).
[13:08:03.721] <TB3>     INFO: Test took 8245ms.
[13:08:03.744] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[13:08:04.060] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[13:08:04.064] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[13:08:04.067] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30
[13:08:04.071] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:08:04.074] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:08:04.078] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 31.5
[13:08:04.081] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:08:04.084] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:08:04.088] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:08:04.091] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 31.5
[13:08:04.095] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:08:04.098] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:08:04.102] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[13:08:04.105] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:08:04.109] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:08:04.143] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:08:04.143] <TB3>     INFO: CalDel:      136   145   136   138   135   144   136   143   125   148   157   131   138   144   131   131
[13:08:04.143] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    53    51    51
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C0.dat
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C1.dat
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C2.dat
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C3.dat
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C4.dat
[13:08:04.147] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C5.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C6.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C7.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C8.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C9.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C10.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C11.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C12.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C13.dat
[13:08:04.148] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C14.dat
[13:08:04.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters_C15.dat
[13:08:04.149] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:08:04.149] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:08:04.149] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:08:04.149] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:08:04.232] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:08:04.232] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:08:04.232] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:08:04.232] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:08:04.235] <TB3>     INFO: ######################################################################
[13:08:04.235] <TB3>     INFO: PixTestTiming::doTest()
[13:08:04.235] <TB3>     INFO: ######################################################################
[13:08:04.235] <TB3>     INFO:    ----------------------------------------------------------------------
[13:08:04.235] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:08:04.235] <TB3>     INFO:    ----------------------------------------------------------------------
[13:08:04.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:08:05.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:08:07.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:08:10.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:08:12.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:08:14.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:08:16.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:08:19.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:08:21.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:08:22.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:08:24.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:08:26.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:08:27.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:08:29.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:08:30.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:08:32.117] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:08:33.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:08:35.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:08:36.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:08:38.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:08:39.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:08:41.237] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:08:42.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:08:44.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:08:45.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:08:58.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:09:09.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:09:20.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:09:33.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:09:45.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:09:57.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:10:09.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:10:22.076] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:10:24.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:10:25.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:10:27.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:10:28.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:10:30.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:10:31.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:10:33.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:10:34.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:10:38.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:10:40.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:10:42.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:10:44.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:10:47.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:10:49.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:10:51.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:10:53.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:10:55.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:10:57.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:10:59.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:11:02.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:11:04.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:11:06.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:11:09.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:11:11.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:11:13.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:11:15.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:11:18.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:11:20.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:11:22.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:11:24.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:11:27.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:11:29.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:11:31.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:11:34.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:11:36.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:11:38.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:11:40.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:11:43.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:11:45.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:11:47.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:11:49.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:11:51.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:11:53.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:11:56.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:11:58.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:12:00.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:12:02.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:12:05.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:12:06.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:12:08.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:12:09.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:12:11.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:12:12.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:12:14.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:12:15.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:12:17.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:12:18.859] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:12:20.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:12:21.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:12:23.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:12:24.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:12:26.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:12:27.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:12:29.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:12:31.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:12:32.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:12:34.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:12:35.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:12:37.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:12:38.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:12:40.155] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:12:41.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:12:43.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:12:45.658] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:12:47.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:12:50.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:12:52.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:12:54.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:12:57.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:12:59.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:13:01.573] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:13:03.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:13:06.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:13:08.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:13:10.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:13:12.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:13:15.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:13:17.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:13:19.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:13:22.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:13:24.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:13:26.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:13:28.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:13:31.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:13:33.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:13:36.063] <TB3>     INFO: TBM Phase Settings: 208
[13:13:36.063] <TB3>     INFO: 400MHz Phase: 4
[13:13:36.063] <TB3>     INFO: 160MHz Phase: 6
[13:13:36.063] <TB3>     INFO: Functional Phase Area: 4
[13:13:36.065] <TB3>     INFO: Test took 331830 ms.
[13:13:36.065] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:13:36.065] <TB3>     INFO:    ----------------------------------------------------------------------
[13:13:36.065] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:13:36.065] <TB3>     INFO:    ----------------------------------------------------------------------
[13:13:36.065] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:13:37.209] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:13:38.728] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:13:40.248] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:13:41.768] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:13:43.289] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:13:44.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:13:46.329] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:13:47.850] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:13:49.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:13:50.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:13:52.410] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:13:53.930] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:13:55.450] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:13:56.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:13:58.489] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:14:00.009] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:14:01.529] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:14:03.803] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:14:06.077] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:14:08.351] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:14:10.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:14:12.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:14:14.419] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:14:15.939] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:14:17.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:14:19.733] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:14:22.007] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:14:24.281] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:14:26.555] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:14:28.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:14:30.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:14:31.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:14:33.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:14:35.662] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:14:37.937] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:14:40.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:14:42.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:14:44.757] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:14:46.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:14:47.798] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:14:49.318] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:14:51.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:14:53.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:14:56.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:14:58.417] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:15:00.691] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:15:02.211] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:15:03.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:15:05.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:15:06.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:15:08.292] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:15:09.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:15:11.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:15:12.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:15:14.374] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:15:15.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:15:17.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:15:18.935] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:15:20.454] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:15:21.975] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:15:23.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:15:25.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:15:26.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:15:28.438] <TB3>     INFO: ROC Delay Settings: 219
[13:15:28.438] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:15:28.438] <TB3>     INFO: ROC Port 0 Delay: 3
[13:15:28.438] <TB3>     INFO: ROC Port 1 Delay: 3
[13:15:28.438] <TB3>     INFO: Functional ROC Area: 4
[13:15:28.441] <TB3>     INFO: Test took 112376 ms.
[13:15:28.441] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:15:28.441] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:28.441] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:15:28.441] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:29.580] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e062 c000 a101 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c8 e062 c000 
[13:15:29.580] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40cb 40cb 40cb 40cb 40cb 40cb 40cb 40cb e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:15:29.580] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:15:29.580] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:15:43.351] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:43.351] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:15:57.104] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:57.104] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:16:10.867] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:10.868] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:16:24.608] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:24.608] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:16:38.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:38.348] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:16:52.096] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:52.096] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:17:05.842] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:05.842] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:17:19.597] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:19.597] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:17:33.354] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:33.354] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:17:47.105] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:47.489] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:47.502] <TB3>     INFO: Decoding statistics:
[13:17:47.502] <TB3>     INFO:   General information:
[13:17:47.502] <TB3>     INFO: 	 16bit words read:         240000000
[13:17:47.502] <TB3>     INFO: 	 valid events total:       20000000
[13:17:47.502] <TB3>     INFO: 	 empty events:             20000000
[13:17:47.502] <TB3>     INFO: 	 valid events with pixels: 0
[13:17:47.502] <TB3>     INFO: 	 valid pixel hits:         0
[13:17:47.502] <TB3>     INFO:   Event errors: 	           0
[13:17:47.502] <TB3>     INFO: 	 start marker:             0
[13:17:47.502] <TB3>     INFO: 	 stop marker:              0
[13:17:47.502] <TB3>     INFO: 	 overflow:                 0
[13:17:47.502] <TB3>     INFO: 	 invalid 5bit words:       0
[13:17:47.502] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:17:47.502] <TB3>     INFO:   TBM errors: 		           0
[13:17:47.502] <TB3>     INFO: 	 flawed TBM headers:       0
[13:17:47.502] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:17:47.502] <TB3>     INFO: 	 event ID mismatches:      0
[13:17:47.502] <TB3>     INFO:   ROC errors: 		           0
[13:17:47.502] <TB3>     INFO: 	 missing ROC header(s):    0
[13:17:47.502] <TB3>     INFO: 	 misplaced readback start: 0
[13:17:47.502] <TB3>     INFO:   Pixel decoding errors:	   0
[13:17:47.502] <TB3>     INFO: 	 pixel data incomplete:    0
[13:17:47.502] <TB3>     INFO: 	 pixel address:            0
[13:17:47.502] <TB3>     INFO: 	 pulse height fill bit:    0
[13:17:47.502] <TB3>     INFO: 	 buffer corruption:        0
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO:    Read back bit status: 1
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO:    Timings are good!
[13:17:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.502] <TB3>     INFO: Test took 139061 ms.
[13:17:47.502] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:17:47.503] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:17:47.503] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:17:47.503] <TB3>     INFO: PixTestTiming::doTest took 583270 ms.
[13:17:47.503] <TB3>     INFO: PixTestTiming::doTest() done
[13:17:47.503] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:17:47.503] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:17:47.503] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:17:47.503] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:17:47.503] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:17:47.504] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:17:47.504] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:17:47.857] <TB3>     INFO: ######################################################################
[13:17:47.857] <TB3>     INFO: PixTestAlive::doTest()
[13:17:47.857] <TB3>     INFO: ######################################################################
[13:17:47.860] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.860] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:17:47.860] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:47.861] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:48.202] <TB3>     INFO: Expecting 41600 events.
[13:17:52.180] <TB3>     INFO: 41600 events read in total (3263ms).
[13:17:52.181] <TB3>     INFO: Test took 4320ms.
[13:17:52.189] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:52.189] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:17:52.189] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:17:52.568] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:17:52.568] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:52.568] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:52.571] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:52.571] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:17:52.571] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:52.572] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:52.913] <TB3>     INFO: Expecting 41600 events.
[13:17:55.834] <TB3>     INFO: 41600 events read in total (2206ms).
[13:17:55.835] <TB3>     INFO: Test took 3263ms.
[13:17:55.835] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:55.835] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:17:55.835] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:17:55.835] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:17:56.241] <TB3>     INFO: PixTestAlive::maskTest() done
[13:17:56.241] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:56.243] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:56.244] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:17:56.244] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:56.245] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:56.587] <TB3>     INFO: Expecting 41600 events.
[13:18:00.563] <TB3>     INFO: 41600 events read in total (3262ms).
[13:18:00.564] <TB3>     INFO: Test took 4319ms.
[13:18:00.572] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:00.572] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:18:00.572] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:18:00.950] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:18:00.950] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:18:00.950] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:18:00.950] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:18:00.958] <TB3>     INFO: ######################################################################
[13:18:00.958] <TB3>     INFO: PixTestTrim::doTest()
[13:18:00.958] <TB3>     INFO: ######################################################################
[13:18:00.961] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:00.961] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:18:00.961] <TB3>     INFO:    ----------------------------------------------------------------------
[13:18:01.037] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:18:01.037] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:18:01.049] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:18:01.049] <TB3>     INFO:     run 1 of 1
[13:18:01.049] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:01.388] <TB3>     INFO: Expecting 5025280 events.
[13:18:44.311] <TB3>     INFO: 1402800 events read in total (42208ms).
[13:19:26.326] <TB3>     INFO: 2792760 events read in total (84223ms).
[13:20:08.374] <TB3>     INFO: 4183952 events read in total (126271ms).
[13:20:33.905] <TB3>     INFO: 5025280 events read in total (151802ms).
[13:20:33.942] <TB3>     INFO: Test took 152893ms.
[13:20:33.000] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:34.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:35.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:36.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:38.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:39.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:40.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:42.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:43.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:45.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:46.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:47.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:49.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:50.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:51.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:53.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:54.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:55.983] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235413504
[13:20:55.986] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.529 minThrLimit = 108.522 minThrNLimit = 134.655 -> result = 108.529 -> 108
[13:20:55.986] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.111 minThrLimit = 100.104 minThrNLimit = 122.901 -> result = 100.111 -> 100
[13:20:55.987] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1756 minThrLimit = 94.1144 minThrNLimit = 117.403 -> result = 94.1756 -> 94
[13:20:55.987] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.147 minThrLimit = 103.119 minThrNLimit = 133.771 -> result = 103.147 -> 103
[13:20:55.987] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6896 minThrLimit = 98.634 minThrNLimit = 121.712 -> result = 98.6896 -> 98
[13:20:55.988] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5675 minThrLimit = 97.5563 minThrNLimit = 127.391 -> result = 97.5675 -> 97
[13:20:55.988] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.252 minThrLimit = 104.17 minThrNLimit = 129.467 -> result = 104.252 -> 104
[13:20:55.988] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.641 minThrLimit = 100.63 minThrNLimit = 117.725 -> result = 100.641 -> 100
[13:20:55.989] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 112.354 minThrLimit = 112.333 minThrNLimit = 142.384 -> result = 112.354 -> 112
[13:20:55.989] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9282 minThrLimit = 91.8886 minThrNLimit = 117.895 -> result = 91.9282 -> 91
[13:20:55.990] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4139 minThrLimit = 84.3181 minThrNLimit = 109.961 -> result = 84.4139 -> 84
[13:20:55.990] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3498 minThrLimit = 99.3328 minThrNLimit = 124.046 -> result = 99.3498 -> 99
[13:20:55.990] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.01 minThrLimit = 103.923 minThrNLimit = 127.679 -> result = 104.01 -> 104
[13:20:55.991] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 115.332 minThrLimit = 115.274 minThrNLimit = 142.622 -> result = 115.332 -> 115
[13:20:55.991] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.495 minThrLimit = 106.49 minThrNLimit = 133.324 -> result = 106.495 -> 106
[13:20:55.992] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9898 minThrLimit = 98.9799 minThrNLimit = 125.536 -> result = 98.9898 -> 98
[13:20:55.992] <TB3>     INFO: ROC 0 VthrComp = 108
[13:20:55.992] <TB3>     INFO: ROC 1 VthrComp = 100
[13:20:55.992] <TB3>     INFO: ROC 2 VthrComp = 94
[13:20:55.992] <TB3>     INFO: ROC 3 VthrComp = 103
[13:20:55.992] <TB3>     INFO: ROC 4 VthrComp = 98
[13:20:55.992] <TB3>     INFO: ROC 5 VthrComp = 97
[13:20:55.992] <TB3>     INFO: ROC 6 VthrComp = 104
[13:20:55.992] <TB3>     INFO: ROC 7 VthrComp = 100
[13:20:55.992] <TB3>     INFO: ROC 8 VthrComp = 112
[13:20:55.993] <TB3>     INFO: ROC 9 VthrComp = 91
[13:20:55.993] <TB3>     INFO: ROC 10 VthrComp = 84
[13:20:55.993] <TB3>     INFO: ROC 11 VthrComp = 99
[13:20:55.993] <TB3>     INFO: ROC 12 VthrComp = 104
[13:20:55.993] <TB3>     INFO: ROC 13 VthrComp = 115
[13:20:55.993] <TB3>     INFO: ROC 14 VthrComp = 106
[13:20:55.993] <TB3>     INFO: ROC 15 VthrComp = 98
[13:20:55.993] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:20:55.993] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:20:56.006] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:56.006] <TB3>     INFO:     run 1 of 1
[13:20:56.006] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:56.348] <TB3>     INFO: Expecting 5025280 events.
[13:21:30.483] <TB3>     INFO: 892096 events read in total (33420ms).
[13:22:03.872] <TB3>     INFO: 1780936 events read in total (66809ms).
[13:22:37.234] <TB3>     INFO: 2667752 events read in total (100171ms).
[13:23:10.427] <TB3>     INFO: 3544200 events read in total (133364ms).
[13:23:43.589] <TB3>     INFO: 4415864 events read in total (166526ms).
[13:24:06.871] <TB3>     INFO: 5025280 events read in total (189808ms).
[13:24:06.933] <TB3>     INFO: Test took 190927ms.
[13:24:07.096] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:07.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:08.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:10.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:12.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:13.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:15.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:16.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:18.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:19.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:21.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:23.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:24.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:26.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:27.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:29.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:30.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:32.344] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276459520
[13:24:32.347] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.0976 for pixel 26/0 mean/min/max = 47.9885/34.847/61.13
[13:24:32.347] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 66.8462 for pixel 4/2 mean/min/max = 49.5735/31.9898/67.1572
[13:24:32.348] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.2206 for pixel 0/36 mean/min/max = 46.5248/31.8162/61.2334
[13:24:32.348] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.1648 for pixel 17/4 mean/min/max = 46.4407/32.5204/60.361
[13:24:32.348] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.9603 for pixel 13/6 mean/min/max = 47.0028/32.0044/62.0011
[13:24:32.349] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.2431 for pixel 0/4 mean/min/max = 43.624/32.0098/55.2381
[13:24:32.349] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.4586 for pixel 8/63 mean/min/max = 47.2773/33.9022/60.6524
[13:24:32.349] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.8207 for pixel 23/26 mean/min/max = 47.385/32.93/61.84
[13:24:32.350] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.1643 for pixel 18/7 mean/min/max = 45.6809/32.1516/59.2102
[13:24:32.350] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.5063 for pixel 6/0 mean/min/max = 47.3116/32.0662/62.557
[13:24:32.350] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.6563 for pixel 0/70 mean/min/max = 43.8413/32.5649/55.1177
[13:24:32.351] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2687 for pixel 1/74 mean/min/max = 44.9716/31.6277/58.3155
[13:24:32.351] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4959 for pixel 49/7 mean/min/max = 46.0221/33.4626/58.5815
[13:24:32.351] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.8782 for pixel 21/7 mean/min/max = 46.0181/31.0691/60.9671
[13:24:32.352] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.9994 for pixel 0/50 mean/min/max = 47.6523/33.1261/62.1785
[13:24:32.352] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0534 for pixel 19/4 mean/min/max = 44.9091/32.6975/57.1208
[13:24:32.352] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:24:32.484] <TB3>     INFO: Expecting 411648 events.
[13:24:40.036] <TB3>     INFO: 411648 events read in total (6837ms).
[13:24:40.043] <TB3>     INFO: Expecting 411648 events.
[13:24:47.549] <TB3>     INFO: 411648 events read in total (6843ms).
[13:24:47.559] <TB3>     INFO: Expecting 411648 events.
[13:24:55.019] <TB3>     INFO: 411648 events read in total (6800ms).
[13:24:55.031] <TB3>     INFO: Expecting 411648 events.
[13:25:02.532] <TB3>     INFO: 411648 events read in total (6838ms).
[13:25:02.547] <TB3>     INFO: Expecting 411648 events.
[13:25:10.030] <TB3>     INFO: 411648 events read in total (6828ms).
[13:25:10.047] <TB3>     INFO: Expecting 411648 events.
[13:25:17.512] <TB3>     INFO: 411648 events read in total (6813ms).
[13:25:17.532] <TB3>     INFO: Expecting 411648 events.
[13:25:24.998] <TB3>     INFO: 411648 events read in total (6816ms).
[13:25:25.019] <TB3>     INFO: Expecting 411648 events.
[13:25:32.471] <TB3>     INFO: 411648 events read in total (6800ms).
[13:25:32.495] <TB3>     INFO: Expecting 411648 events.
[13:25:40.012] <TB3>     INFO: 411648 events read in total (6870ms).
[13:25:40.040] <TB3>     INFO: Expecting 411648 events.
[13:25:47.547] <TB3>     INFO: 411648 events read in total (6866ms).
[13:25:47.577] <TB3>     INFO: Expecting 411648 events.
[13:25:55.030] <TB3>     INFO: 411648 events read in total (6818ms).
[13:25:55.063] <TB3>     INFO: Expecting 411648 events.
[13:26:02.544] <TB3>     INFO: 411648 events read in total (6839ms).
[13:26:02.579] <TB3>     INFO: Expecting 411648 events.
[13:26:10.046] <TB3>     INFO: 411648 events read in total (6833ms).
[13:26:10.082] <TB3>     INFO: Expecting 411648 events.
[13:26:17.553] <TB3>     INFO: 411648 events read in total (6837ms).
[13:26:17.593] <TB3>     INFO: Expecting 411648 events.
[13:26:25.041] <TB3>     INFO: 411648 events read in total (6816ms).
[13:26:25.084] <TB3>     INFO: Expecting 411648 events.
[13:26:32.579] <TB3>     INFO: 411648 events read in total (6866ms).
[13:26:32.623] <TB3>     INFO: Test took 120271ms.
[13:26:33.128] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0037 < 35 for itrim = 133; old thr = 34.0088 ... break
[13:26:33.162] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0187 < 35 for itrim = 147; old thr = 34.3144 ... break
[13:26:33.195] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.018 < 35 for itrim = 114; old thr = 34.8727 ... break
[13:26:33.236] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.232 < 35 for itrim = 120; old thr = 34.7036 ... break
[13:26:33.271] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0624 < 35 for itrim = 122; old thr = 33.7858 ... break
[13:26:33.311] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0116 < 35 for itrim = 97; old thr = 34.1869 ... break
[13:26:33.345] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0716 < 35 for itrim = 119; old thr = 34.0431 ... break
[13:26:33.372] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1701 < 35 for itrim = 118; old thr = 33.6443 ... break
[13:26:33.418] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0848 < 35 for itrim = 123; old thr = 34.7937 ... break
[13:26:33.457] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1087 < 35 for itrim = 132; old thr = 34.5878 ... break
[13:26:33.494] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5664 < 35 for itrim+1 = 101; old thr = 34.908 ... break
[13:26:33.530] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8936 < 35 for itrim+1 = 114; old thr = 34.8167 ... break
[13:26:33.565] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.053 < 35 for itrim = 105; old thr = 34.8348 ... break
[13:26:33.604] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2245 < 35 for itrim = 120; old thr = 33.1299 ... break
[13:26:33.633] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0057 < 35 for itrim = 117; old thr = 34.1915 ... break
[13:26:33.678] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0058 < 35 for itrim = 114; old thr = 34.831 ... break
[13:26:33.753] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:26:33.763] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:33.763] <TB3>     INFO:     run 1 of 1
[13:26:33.763] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:34.105] <TB3>     INFO: Expecting 5025280 events.
[13:27:07.929] <TB3>     INFO: 872672 events read in total (33109ms).
[13:27:41.081] <TB3>     INFO: 1743352 events read in total (66261ms).
[13:28:14.272] <TB3>     INFO: 2612304 events read in total (99452ms).
[13:28:47.242] <TB3>     INFO: 3469632 events read in total (132422ms).
[13:29:20.218] <TB3>     INFO: 4322712 events read in total (165398ms).
[13:29:47.382] <TB3>     INFO: 5025280 events read in total (192562ms).
[13:29:47.452] <TB3>     INFO: Test took 193689ms.
[13:29:47.629] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:47.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:49.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:51.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:52.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:54.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:55.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:57.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:58.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:00.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:01.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:03.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:04.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:06.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:07.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:09.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:10.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:11.004] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258928640
[13:30:11.005] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.105509 .. 54.614854
[13:30:12.078] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 64 (-1/-1) hits flags = 528 (plus default)
[13:30:12.088] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:12.088] <TB3>     INFO:     run 1 of 1
[13:30:12.088] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:12.429] <TB3>     INFO: Expecting 1930240 events.
[13:30:50.233] <TB3>     INFO: 1079352 events read in total (37089ms).
[13:31:19.816] <TB3>     INFO: 1930240 events read in total (66672ms).
[13:31:19.836] <TB3>     INFO: Test took 67748ms.
[13:31:19.882] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:19.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:20.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:21.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:23.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:24.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:25.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:26.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:27.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:28.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:29.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:30.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:31.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:32.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:33.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:34.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:35.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:36.204] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237113344
[13:31:36.283] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.932028 .. 46.344969
[13:31:36.357] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:31:36.367] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:36.367] <TB3>     INFO:     run 1 of 1
[13:31:36.367] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:36.708] <TB3>     INFO: Expecting 1730560 events.
[13:32:15.906] <TB3>     INFO: 1154352 events read in total (38483ms).
[13:32:35.345] <TB3>     INFO: 1730560 events read in total (57922ms).
[13:32:35.359] <TB3>     INFO: Test took 58992ms.
[13:32:35.394] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:35.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:36.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:37.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:38.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:39.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:40.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:41.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:42.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:43.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:44.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:45.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:46.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:46.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:47.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:48.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:49.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:50.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296906752
[13:32:50.866] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.331181 .. 43.440474
[13:32:50.940] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:32:50.950] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:50.950] <TB3>     INFO:     run 1 of 1
[13:32:50.950] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:51.292] <TB3>     INFO: Expecting 1431040 events.
[13:33:30.447] <TB3>     INFO: 1138224 events read in total (38440ms).
[13:33:40.678] <TB3>     INFO: 1431040 events read in total (48672ms).
[13:33:40.691] <TB3>     INFO: Test took 49742ms.
[13:33:40.722] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:40.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:41.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:42.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:43.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:44.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:45.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:46.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:47.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:48.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:49.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:50.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:51.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:51.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:52.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:53.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:54.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:55.743] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339652608
[13:33:55.823] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.819226 .. 43.002334
[13:33:55.896] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:33:55.906] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:55.906] <TB3>     INFO:     run 1 of 1
[13:33:55.906] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:56.247] <TB3>     INFO: Expecting 1364480 events.
[13:34:35.249] <TB3>     INFO: 1122624 events read in total (38287ms).
[13:34:43.789] <TB3>     INFO: 1364480 events read in total (46827ms).
[13:34:43.802] <TB3>     INFO: Test took 47896ms.
[13:34:43.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:43.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:44.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:45.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:46.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:47.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:48.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:49.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:50.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:51.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:52.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:53.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:54.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:55.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:55.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:56.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:57.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:58.797] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345608192
[13:34:58.878] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:34:58.878] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:34:58.887] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:58.887] <TB3>     INFO:     run 1 of 1
[13:34:58.887] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:59.226] <TB3>     INFO: Expecting 1364480 events.
[13:35:37.323] <TB3>     INFO: 1075120 events read in total (37381ms).
[13:35:47.717] <TB3>     INFO: 1364480 events read in total (47776ms).
[13:35:47.730] <TB3>     INFO: Test took 48843ms.
[13:35:47.763] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:47.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:48.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:49.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:50.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:51.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:52.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:53.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:54.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:55.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:56.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:57.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:58.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:59.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:00.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:01.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:02.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:03.127] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357376000
[13:36:03.161] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C0.dat
[13:36:03.161] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C1.dat
[13:36:03.161] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C2.dat
[13:36:03.161] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C3.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C4.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C5.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C6.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C7.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C8.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C9.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C10.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C11.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C12.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C13.dat
[13:36:03.162] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C14.dat
[13:36:03.163] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C15.dat
[13:36:03.163] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C0.dat
[13:36:03.169] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C1.dat
[13:36:03.176] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C2.dat
[13:36:03.183] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C3.dat
[13:36:03.190] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C4.dat
[13:36:03.197] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C5.dat
[13:36:03.203] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C6.dat
[13:36:03.210] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C7.dat
[13:36:03.216] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C8.dat
[13:36:03.223] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C9.dat
[13:36:03.230] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C10.dat
[13:36:03.237] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C11.dat
[13:36:03.244] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C12.dat
[13:36:03.250] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C13.dat
[13:36:03.257] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C14.dat
[13:36:03.264] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//trimParameters35_C15.dat
[13:36:03.271] <TB3>     INFO: PixTestTrim::trimTest() done
[13:36:03.271] <TB3>     INFO: vtrim:     133 147 114 120 122  97 119 118 123 132 101 114 105 120 117 114 
[13:36:03.271] <TB3>     INFO: vthrcomp:  108 100  94 103  98  97 104 100 112  91  84  99 104 115 106  98 
[13:36:03.271] <TB3>     INFO: vcal mean:  35.01  34.94  34.93  34.95  34.95  34.94  34.99  34.96  35.01  35.07  35.00  35.04  34.97  34.93  34.96  34.96 
[13:36:03.271] <TB3>     INFO: vcal RMS:    0.89   0.96   0.83   0.86   0.86   0.78   0.87   0.92   0.88   0.87   0.77   0.88   0.81   0.93   0.84   0.81 
[13:36:03.271] <TB3>     INFO: bits mean:   9.01   8.96   9.25   9.48   9.55   9.83   9.07   9.42   9.62   9.37   9.62   9.95   8.91   9.55   8.51   9.73 
[13:36:03.271] <TB3>     INFO: bits RMS:    2.38   2.65   2.80   2.61   2.61   2.65   2.51   2.53   2.65   2.63   2.68   2.61   2.74   2.74   2.81   2.59 
[13:36:03.281] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:03.281] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:36:03.281] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:03.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:36:03.284] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:36:03.294] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:36:03.294] <TB3>     INFO:     run 1 of 1
[13:36:03.294] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:03.632] <TB3>     INFO: Expecting 4160000 events.
[13:36:49.533] <TB3>     INFO: 1192640 events read in total (45186ms).
[13:37:34.328] <TB3>     INFO: 2367955 events read in total (89981ms).
[13:38:18.753] <TB3>     INFO: 3525700 events read in total (134406ms).
[13:38:43.190] <TB3>     INFO: 4160000 events read in total (158843ms).
[13:38:43.238] <TB3>     INFO: Test took 159944ms.
[13:38:43.349] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:43.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:45.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:47.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:49.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:50.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:52.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:54.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:56.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:58.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:00.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:01.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:03.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:05.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:07.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:09.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:10.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:12.726] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383283200
[13:39:12.727] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:39:12.799] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:39:12.799] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[13:39:12.809] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:39:12.809] <TB3>     INFO:     run 1 of 1
[13:39:12.809] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:13.149] <TB3>     INFO: Expecting 3952000 events.
[13:39:58.761] <TB3>     INFO: 1176745 events read in total (44897ms).
[13:40:43.241] <TB3>     INFO: 2334065 events read in total (89377ms).
[13:41:27.399] <TB3>     INFO: 3475960 events read in total (133536ms).
[13:41:45.966] <TB3>     INFO: 3952000 events read in total (152102ms).
[13:41:46.017] <TB3>     INFO: Test took 153208ms.
[13:41:46.126] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:46.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:48.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:49.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:51.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:53.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:55.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:57.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:58.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:00.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:02.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:04.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:06.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:07.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:09.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:11.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:13.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:15.093] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383283200
[13:42:15.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:42:15.167] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:42:15.167] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[13:42:15.177] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:42:15.177] <TB3>     INFO:     run 1 of 1
[13:42:15.177] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:15.517] <TB3>     INFO: Expecting 3744000 events.
[13:43:01.978] <TB3>     INFO: 1212020 events read in total (45746ms).
[13:43:47.259] <TB3>     INFO: 2402625 events read in total (91027ms).
[13:44:32.156] <TB3>     INFO: 3576405 events read in total (135924ms).
[13:44:38.842] <TB3>     INFO: 3744000 events read in total (142610ms).
[13:44:38.886] <TB3>     INFO: Test took 143709ms.
[13:44:38.980] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:39.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:40.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:42.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:44.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:46.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:47.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:49.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:51.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:53.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:54.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:56.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:58.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:59.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:01.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:03.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:05.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:06.857] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385835008
[13:45:06.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:45:06.930] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:45:06.930] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[13:45:06.939] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:06.940] <TB3>     INFO:     run 1 of 1
[13:45:06.940] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:07.280] <TB3>     INFO: Expecting 3744000 events.
[13:45:53.751] <TB3>     INFO: 1212895 events read in total (45756ms).
[13:46:39.022] <TB3>     INFO: 2403240 events read in total (91027ms).
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 2 ROCs were found
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (200) !=  TBM ID (127)
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (200)
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cb 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c6 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0c7 8040 40c8 40c8 40c8 40c8 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 40c8 e022 c000 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c8 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c9 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:47:22.338] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ca 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:47:23.833] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[13:47:23.860] <TB3>     INFO: 2403240 events read in total (135865ms).
[13:47:30.666] <TB3>     INFO: 2571150 events read in total (142671ms).
[13:47:30.668] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 234570 Events.
[13:47:30.679] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[13:47:31.021] <TB3>     INFO: Expecting 3744000 events.
[13:48:17.525] <TB3>     INFO: 1212955 events read in total (45789ms).
[13:49:02.794] <TB3>     INFO: 2403250 events read in total (91058ms).
[13:49:47.675] <TB3>     INFO: 3576055 events read in total (135939ms).
[13:49:54.376] <TB3>     INFO: 3744000 events read in total (142640ms).
[13:49:54.421] <TB3>     INFO: Test took 143742ms.
[13:49:54.518] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:54.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:56.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:58.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:59.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:01.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:03.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:05.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:06.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:08.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:10.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:12.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:13.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:15.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:17.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:18.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:20.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:22.458] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385871872
[13:50:22.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:50:22.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:50:22.532] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[13:50:22.542] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:22.542] <TB3>     INFO:     run 1 of 1
[13:50:22.542] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:22.884] <TB3>     INFO: Expecting 3744000 events.
[13:51:09.348] <TB3>     INFO: 1212955 events read in total (45749ms).
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (27) !=  TBM ID (127)
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (27)
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01e 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a019 80c0 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a01a 8000 40c8 40c8 40c8 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 40c8 40c8 e022 c000 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01b 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01c 80b1 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:51:45.588] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01d 80c0 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:51:54.538] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[13:51:54.558] <TB3>     INFO: 1212955 events read in total (90960ms).
[13:52:39.553] <TB3>     INFO: 2385985 events read in total (135954ms).
[13:52:46.331] <TB3>     INFO: 2555310 events read in total (142732ms).
[13:52:46.332] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 237738 Events.
[13:52:46.342] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[13:52:46.681] <TB3>     INFO: Expecting 3744000 events.
[13:53:33.163] <TB3>     INFO: 1212905 events read in total (45767ms).
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (11) !=  TBM ID (64)
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (65) !=  TBM ID (11)
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a00e 8000 40c9 408 2266 40c9 408 22a5 40c9 408 22a0 40c9 408 2269 40c9 408 226d 40c9 408 22af 40c9 408 22a1 40c9 408 2262 e022 c000 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a009 80c0 40c8 408 2267 40c8 408 22a5 40c8 408 228f 40c8 408 2269 40c8 408 226f 40c8 408 22af 40c8 408 22a1 40c8 408 2261 e022 c000 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a00a 8000 40c8 408 2266 40c8 408 22a5 40c8 408 22a1 40c8 408 2269 40c8 408 2280 40c8 408 22ad 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a040 8082 40c8 22a4 82 e022 c000 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a00b 8040 40c8 408 2268 40c8 408 22a5 40c8 408 22a1 40c8 408 226c 40c8 408 226f 40c8 408 22ad 40c8 408 22a1 40c8 408 2263 e022 c000 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a00c 80b1 40c9 408 2266 40c9 408 22a5 40c9 408 22a0 40c9 408 226c 40c9 408 226f 40c9 408 22ad 40c9 408 22a0 40c9 408 2264 e022 c000 
[13:54:09.125] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a00d 80c0 40c9 408 2266 40c9 408 22a5 40c9 408 22a1 40c9 408 226a 40c9 408 226f 40c9 408 22af 40c9 408 22a1 40c9 408 2264 e022 c000 
[13:54:18.383] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[13:54:18.403] <TB3>     INFO: 1212905 events read in total (91007ms).
[13:55:03.362] <TB3>     INFO: 2386190 events read in total (135966ms).
[13:55:10.137] <TB3>     INFO: 2555335 events read in total (142741ms).
[13:55:10.139] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 237733 Events.
[13:55:10.149] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L309> PixTest::scurveMaps errors encountered, returning empty results
[13:55:10.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.5055, thr difference RMS: 1.34361
[13:55:10.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.7976, thr difference RMS: 1.27162
[13:55:10.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.80796, thr difference RMS: 1.602
[13:55:10.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.403, thr difference RMS: 1.6698
[13:55:10.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0363, thr difference RMS: 1.39409
[13:55:10.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.95024, thr difference RMS: 1.33937
[13:55:10.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.5631, thr difference RMS: 1.30803
[13:55:10.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3869, thr difference RMS: 1.27661
[13:55:10.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1952, thr difference RMS: 1.24804
[13:55:10.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.30983, thr difference RMS: 1.465
[13:55:10.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.88807, thr difference RMS: 1.08002
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06441, thr difference RMS: 1.69896
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.79558, thr difference RMS: 1.2495
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0934, thr difference RMS: 1.48365
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.64489, thr difference RMS: 1.26552
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.8693, thr difference RMS: 1.46914
[13:55:10.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.49117, thr difference RMS: 1.3427
[13:55:10.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.60098, thr difference RMS: 1.25791
[13:55:10.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.74328, thr difference RMS: 1.66306
[13:55:10.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.4729, thr difference RMS: 1.6791
[13:55:10.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.065, thr difference RMS: 1.38859
[13:55:10.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.08451, thr difference RMS: 1.31175
[13:55:10.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.5443, thr difference RMS: 1.29458
[13:55:10.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3786, thr difference RMS: 1.25293
[13:55:10.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.3445, thr difference RMS: 1.24895
[13:55:10.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.33045, thr difference RMS: 1.46556
[13:55:10.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.83277, thr difference RMS: 1.06931
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.0251, thr difference RMS: 1.71023
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.85885, thr difference RMS: 1.22801
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0938, thr difference RMS: 1.48174
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.51224, thr difference RMS: 1.26957
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.79176, thr difference RMS: 1.47289
[13:55:10.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.53875, thr difference RMS: 1.28379
[13:55:10.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.58027, thr difference RMS: 1.22211
[13:55:10.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.74178, thr difference RMS: 1.58447
[13:55:10.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.5406, thr difference RMS: 1.61709
[13:55:10.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1296, thr difference RMS: 1.32851
[13:55:10.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.19462, thr difference RMS: 1.31849
[13:55:10.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.6834, thr difference RMS: 1.27902
[13:55:10.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.4427, thr difference RMS: 1.26043
[13:55:10.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.4635, thr difference RMS: 1.23279
[13:55:10.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.25669, thr difference RMS: 1.49453
[13:55:10.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.76884, thr difference RMS: 1.04025
[13:55:10.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.0949, thr difference RMS: 1.63543
[13:55:10.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.95659, thr difference RMS: 1.20979
[13:55:10.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1401, thr difference RMS: 1.46664
[13:55:10.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.50627, thr difference RMS: 1.26113
[13:55:10.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.71677, thr difference RMS: 1.49953
[13:55:10.356] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:55:10.359] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2229 seconds
[13:55:10.359] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:55:10.989] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:55:10.989] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:55:10.992] <TB3>     INFO: ######################################################################
[13:55:10.992] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:55:10.992] <TB3>     INFO: ######################################################################
[13:55:10.992] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:10.992] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:55:10.992] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:10.992] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:55:10.002] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:55:10.002] <TB3>     INFO:     run 1 of 1
[13:55:10.002] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:11.343] <TB3>     INFO: Expecting 59072000 events.
[13:55:38.393] <TB3>     INFO: 1072800 events read in total (26335ms).
[13:56:04.685] <TB3>     INFO: 2141200 events read in total (52627ms).
[13:56:30.990] <TB3>     INFO: 3209000 events read in total (78932ms).
[13:56:57.327] <TB3>     INFO: 4281000 events read in total (105269ms).
[13:57:23.633] <TB3>     INFO: 5349600 events read in total (131575ms).
[13:57:49.940] <TB3>     INFO: 6418400 events read in total (157882ms).
[13:58:16.286] <TB3>     INFO: 7490600 events read in total (184228ms).
[13:58:42.582] <TB3>     INFO: 8558400 events read in total (210524ms).
[13:59:08.901] <TB3>     INFO: 9626600 events read in total (236843ms).
[13:59:35.246] <TB3>     INFO: 10698400 events read in total (263188ms).
[14:00:01.569] <TB3>     INFO: 11767800 events read in total (289511ms).
[14:00:27.879] <TB3>     INFO: 12836800 events read in total (315821ms).
[14:00:54.226] <TB3>     INFO: 13908800 events read in total (342168ms).
[14:01:20.538] <TB3>     INFO: 14976600 events read in total (368480ms).
[14:01:46.836] <TB3>     INFO: 16045000 events read in total (394778ms).
[14:02:13.162] <TB3>     INFO: 17117400 events read in total (421104ms).
[14:02:39.484] <TB3>     INFO: 18186400 events read in total (447426ms).
[14:03:05.776] <TB3>     INFO: 19254800 events read in total (473718ms).
[14:03:32.090] <TB3>     INFO: 20325600 events read in total (500032ms).
[14:03:58.406] <TB3>     INFO: 21395200 events read in total (526348ms).
[14:04:24.697] <TB3>     INFO: 22464000 events read in total (552639ms).
[14:04:51.015] <TB3>     INFO: 23536200 events read in total (578957ms).
[14:05:17.290] <TB3>     INFO: 24604000 events read in total (605232ms).
[14:05:43.569] <TB3>     INFO: 25671600 events read in total (631511ms).
[14:06:09.901] <TB3>     INFO: 26743000 events read in total (657843ms).
[14:06:36.271] <TB3>     INFO: 27813200 events read in total (684213ms).
[14:07:02.549] <TB3>     INFO: 28882000 events read in total (710491ms).
[14:07:28.864] <TB3>     INFO: 29952000 events read in total (736806ms).
[14:07:55.168] <TB3>     INFO: 31021200 events read in total (763110ms).
[14:08:21.470] <TB3>     INFO: 32089600 events read in total (789412ms).
[14:08:47.806] <TB3>     INFO: 33159600 events read in total (815748ms).
[14:09:14.216] <TB3>     INFO: 34230800 events read in total (842158ms).
[14:09:40.508] <TB3>     INFO: 35298800 events read in total (868450ms).
[14:10:06.820] <TB3>     INFO: 36367200 events read in total (894762ms).
[14:10:33.163] <TB3>     INFO: 37438600 events read in total (921105ms).
[14:10:59.505] <TB3>     INFO: 38507800 events read in total (947447ms).
[14:11:25.842] <TB3>     INFO: 39577800 events read in total (973784ms).
[14:11:52.164] <TB3>     INFO: 40648000 events read in total (1000106ms).
[14:12:18.466] <TB3>     INFO: 41715400 events read in total (1026408ms).
[14:12:44.809] <TB3>     INFO: 42783200 events read in total (1052751ms).
[14:13:11.171] <TB3>     INFO: 43852600 events read in total (1079113ms).
[14:13:37.571] <TB3>     INFO: 44923600 events read in total (1105513ms).
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (4) !=  TBM ID (127)
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (3) != Token Chain Length (8)
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (4)
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a007 8040 41c8 693 2467 41c8 693 248f 41c8 41c8 693 244c 41c8 693 246d 41c8 693 2489 41c8 41c8 e022 c000 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a002 8000 41c8 693 2466 41c8 41c9 693 2489 41c9 41c8 693 246f 41c8 693 2489 41c9 693 2484 41c9 693 244f e022 c000 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a003 8040 41c8 693 2466 41c9 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8097 41c9 41c8 693 2482 41c9 e022 c000 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a004 80b1 41c8 693 2468 41c8 693 24a0 41c8 41c8 41c8 41c8 41c8 41c8 693 244f e022 c000 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a005 80c0 41c8 693 2466 41c8 693 248f 41c8 693 2489 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:14:02.264] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a006 8000 41c8 693 2467 41c8 693 248f 41c8 693 2489 41c8 41c8 693 246d 41c8 41c8 41c8 e022 c000 
[14:14:03.884] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:14:03.910] <TB3>     INFO: 44923600 events read in total (1131852ms).
[14:14:30.349] <TB3>     INFO: 45992800 events read in total (1158291ms).
[14:14:56.688] <TB3>     INFO: 47063800 events read in total (1184630ms).
[14:15:23.012] <TB3>     INFO: 48131800 events read in total (1210954ms).
[14:15:49.340] <TB3>     INFO: 49200600 events read in total (1237282ms).
[14:16:15.697] <TB3>     INFO: 50272600 events read in total (1263639ms).
[14:16:42.007] <TB3>     INFO: 51340400 events read in total (1289950ms).
[14:17:08.310] <TB3>     INFO: 52407600 events read in total (1316252ms).
[14:17:34.641] <TB3>     INFO: 53477200 events read in total (1342583ms).
[14:18:00.986] <TB3>     INFO: 54547800 events read in total (1368928ms).
[14:18:27.310] <TB3>     INFO: 55615800 events read in total (1395252ms).
[14:18:53.639] <TB3>     INFO: 56683400 events read in total (1421581ms).
[14:19:19.972] <TB3>     INFO: 57755000 events read in total (1447914ms).
[14:19:26.413] <TB3>     INFO: 58003800 events read in total (1454355ms).
[14:19:26.413] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5341 Events.
[14:19:26.427] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[14:19:26.769] <TB3>     INFO: Expecting 59072000 events.
[14:19:53.810] <TB3>     INFO: 1072800 events read in total (26325ms).
[14:20:20.092] <TB3>     INFO: 2142000 events read in total (52607ms).
[14:20:46.401] <TB3>     INFO: 3212600 events read in total (78916ms).
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 3 ROCs were found
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (54) !=  TBM ID (127)
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (0) != Token Chain Length (8)
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (54)
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a034 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 54 2a41 e022 c000 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a035 80c0 41c8 54 2a4c 41c8 41c8 41c8 41c8 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 e022 c000 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a036 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8040 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:21:04.473] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a038 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 54 2a83 41c8 e022 c000 
[14:21:12.710] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:21:12.735] <TB3>     INFO: 3212600 events read in total (105250ms).
[14:21:39.103] <TB3>     INFO: 4280000 events read in total (131618ms).
[14:22:05.397] <TB3>     INFO: 5348000 events read in total (157912ms).
[14:22:31.715] <TB3>     INFO: 6420600 events read in total (184230ms).
[14:22:58.011] <TB3>     INFO: 7489600 events read in total (210526ms).
[14:23:24.311] <TB3>     INFO: 8558600 events read in total (236826ms).
[14:23:50.638] <TB3>     INFO: 9628800 events read in total (263153ms).
[14:24:16.947] <TB3>     INFO: 10696600 events read in total (289462ms).
[14:24:43.243] <TB3>     INFO: 11765800 events read in total (315758ms).
[14:25:09.574] <TB3>     INFO: 12838800 events read in total (342089ms).
[14:25:35.870] <TB3>     INFO: 13907400 events read in total (368385ms).
[14:26:02.164] <TB3>     INFO: 14975000 events read in total (394679ms).
[14:26:28.498] <TB3>     INFO: 16045400 events read in total (421013ms).
[14:26:54.825] <TB3>     INFO: 17115600 events read in total (447340ms).
[14:27:21.155] <TB3>     INFO: 18185000 events read in total (473670ms).
[14:27:47.502] <TB3>     INFO: 19257000 events read in total (500017ms).
[14:28:13.801] <TB3>     INFO: 20325200 events read in total (526316ms).
[14:28:40.083] <TB3>     INFO: 21392800 events read in total (552598ms).
[14:29:06.389] <TB3>     INFO: 22463600 events read in total (578904ms).
[14:29:32.697] <TB3>     INFO: 23533600 events read in total (605212ms).
[14:29:58.982] <TB3>     INFO: 24602000 events read in total (631497ms).
[14:30:25.307] <TB3>     INFO: 25672200 events read in total (657822ms).
[14:30:51.622] <TB3>     INFO: 26741600 events read in total (684137ms).
[14:31:17.923] <TB3>     INFO: 27810200 events read in total (710438ms).
[14:31:44.245] <TB3>     INFO: 28880400 events read in total (736760ms).
[14:32:10.572] <TB3>     INFO: 29951600 events read in total (763087ms).
[14:32:36.849] <TB3>     INFO: 31019600 events read in total (789364ms).
[14:33:03.138] <TB3>     INFO: 32087600 events read in total (815653ms).
[14:33:29.490] <TB3>     INFO: 33159600 events read in total (842005ms).
[14:33:55.790] <TB3>     INFO: 34228600 events read in total (868305ms).
[14:34:22.109] <TB3>     INFO: 35299000 events read in total (894624ms).
[14:34:48.412] <TB3>     INFO: 36369200 events read in total (920927ms).
[14:35:14.706] <TB3>     INFO: 37437200 events read in total (947221ms).
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 4 ROCs were found
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (106)
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06d 80c0 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a068 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a069 80c0 41c8 41c8 41c8 41c8 41c8 41c8 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a07f 8087 fe2 2200 fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06a 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06b 8040 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[14:35:29.848] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06c 80b1 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[14:35:40.996] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:35:41.021] <TB3>     INFO: 37437200 events read in total (973536ms).
[14:36:07.439] <TB3>     INFO: 38508800 events read in total (999954ms).
[14:36:33.756] <TB3>     INFO: 39577600 events read in total (1026272ms).
[14:37:00.099] <TB3>     INFO: 40646200 events read in total (1052614ms).
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 2 ROCs were found
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (157) !=  TBM ID (127)
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (157)
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a0 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09b 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a09c 80b1 40c8 40c8 40c8 40c8 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 40c8 e022 c000 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09d 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09e 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:37:23.122] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09f 8040 40ca 40ca 40ca 40ca 40ca 40ca 40ca 40ca e022 c000 
[14:37:26.412] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:37:26.436] <TB3>     INFO: 40646200 events read in total (1078951ms).
[14:37:52.852] <TB3>     INFO: 41715600 events read in total (1105367ms).
[14:38:19.176] <TB3>     INFO: 42783600 events read in total (1131691ms).
[14:38:45.483] <TB3>     INFO: 43853600 events read in total (1157998ms).
[14:39:11.809] <TB3>     INFO: 44924800 events read in total (1184324ms).
[14:39:38.108] <TB3>     INFO: 45992200 events read in total (1210623ms).
[14:40:04.405] <TB3>     INFO: 47059400 events read in total (1236920ms).
[14:40:30.726] <TB3>     INFO: 48130200 events read in total (1263241ms).
[14:40:57.035] <TB3>     INFO: 49199800 events read in total (1289550ms).
[14:41:23.330] <TB3>     INFO: 50267600 events read in total (1315845ms).
[14:41:49.637] <TB3>     INFO: 51336400 events read in total (1342152ms).
[14:42:15.979] <TB3>     INFO: 52406600 events read in total (1368494ms).
[14:42:42.267] <TB3>     INFO: 53474200 events read in total (1394782ms).
[14:43:08.569] <TB3>     INFO: 54542400 events read in total (1421084ms).
[14:43:34.946] <TB3>     INFO: 55615200 events read in total (1447461ms).
[14:43:41.381] <TB3>     INFO: 55864000 events read in total (1453896ms).
[14:43:41.382] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 16040 Events.
[14:43:41.389] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L309> PixTest::scurveMaps errors encountered, returning empty results
[14:43:41.390] <TB3>    ERROR: <PixTestScurves.cc/scurves:L262> no scurve result histograms received?!
[14:43:41.390] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:43:41.390] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:43:41.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:43:41.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:43:41.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:43:41.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:43:41.390] <TB3>     INFO: ######################################################################
[14:43:41.390] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:43:41.390] <TB3>     INFO: ######################################################################
[14:43:41.511] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:43:41.853] <TB3>     INFO: Expecting 41600 events.
[14:43:45.839] <TB3>     INFO: 41600 events read in total (3264ms).
[14:43:45.840] <TB3>     INFO: Test took 4329ms.
[14:43:45.848] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:45.848] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:43:45.848] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:43:45.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:43:45.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:43:45.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:43:45.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:43:46.199] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:43:46.536] <TB3>     INFO: Expecting 41600 events.
[14:43:50.583] <TB3>     INFO: 41600 events read in total (3332ms).
[14:43:50.583] <TB3>     INFO: Test took 4384ms.
[14:43:50.591] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:50.591] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:43:50.591] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.375
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 175
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.509
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.171
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.131
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.83
[14:43:50.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 168
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.893
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.626
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.94
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.567
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.751
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.812
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.844
[14:43:50.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.078
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.287
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.185
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 167
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.112
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:43:50.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:43:50.687] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:43:51.025] <TB3>     INFO: Expecting 41600 events.
[14:43:55.067] <TB3>     INFO: 41600 events read in total (3327ms).
[14:43:55.067] <TB3>     INFO: Test took 4380ms.
[14:43:55.075] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:55.075] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:43:55.075] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:43:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 3
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2676
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 63
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0828
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8117
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [27 ,48] phvalue 74
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9901
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[14:43:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.103
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 64
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3713
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 89
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7726
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.3849
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 56
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6927
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 73
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6977
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 80
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4919
[14:43:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 81
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9843
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 68
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7881
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 85
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5263
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 73
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7713
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6255
[14:43:55.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[14:43:55.084] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 0 0
[14:43:55.492] <TB3>     INFO: Expecting 2560 events.
[14:43:56.450] <TB3>     INFO: 2560 events read in total (243ms).
[14:43:56.450] <TB3>     INFO: Test took 1366ms.
[14:43:56.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:43:56.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:43:56.958] <TB3>     INFO: Expecting 2560 events.
[14:43:57.915] <TB3>     INFO: 2560 events read in total (242ms).
[14:43:57.915] <TB3>     INFO: Test took 1464ms.
[14:43:57.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:43:57.916] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 27, 48, 2 2
[14:43:58.423] <TB3>     INFO: Expecting 2560 events.
[14:43:59.380] <TB3>     INFO: 2560 events read in total (242ms).
[14:43:59.380] <TB3>     INFO: Test took 1464ms.
[14:43:59.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:43:59.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:43:59.888] <TB3>     INFO: Expecting 2560 events.
[14:44:00.845] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:00.845] <TB3>     INFO: Test took 1464ms.
[14:44:00.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:00.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 4 4
[14:44:01.353] <TB3>     INFO: Expecting 2560 events.
[14:44:02.310] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:02.311] <TB3>     INFO: Test took 1465ms.
[14:44:02.311] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:02.311] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 5 5
[14:44:02.819] <TB3>     INFO: Expecting 2560 events.
[14:44:03.776] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:03.777] <TB3>     INFO: Test took 1466ms.
[14:44:03.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:03.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[14:44:04.285] <TB3>     INFO: Expecting 2560 events.
[14:44:05.242] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:05.242] <TB3>     INFO: Test took 1465ms.
[14:44:05.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:05.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[14:44:05.750] <TB3>     INFO: Expecting 2560 events.
[14:44:06.707] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:06.708] <TB3>     INFO: Test took 1466ms.
[14:44:06.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:06.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[14:44:07.215] <TB3>     INFO: Expecting 2560 events.
[14:44:08.173] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:08.173] <TB3>     INFO: Test took 1465ms.
[14:44:08.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:08.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 9 9
[14:44:08.681] <TB3>     INFO: Expecting 2560 events.
[14:44:09.639] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:09.639] <TB3>     INFO: Test took 1465ms.
[14:44:09.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:09.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 10 10
[14:44:10.147] <TB3>     INFO: Expecting 2560 events.
[14:44:11.105] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:11.105] <TB3>     INFO: Test took 1465ms.
[14:44:11.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:11.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 11 11
[14:44:11.613] <TB3>     INFO: Expecting 2560 events.
[14:44:12.571] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:12.571] <TB3>     INFO: Test took 1465ms.
[14:44:12.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:12.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 12 12
[14:44:13.079] <TB3>     INFO: Expecting 2560 events.
[14:44:14.037] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:14.037] <TB3>     INFO: Test took 1466ms.
[14:44:14.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:14.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[14:44:14.545] <TB3>     INFO: Expecting 2560 events.
[14:44:15.503] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:15.503] <TB3>     INFO: Test took 1466ms.
[14:44:15.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:15.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:44:16.011] <TB3>     INFO: Expecting 2560 events.
[14:44:16.968] <TB3>     INFO: 2560 events read in total (242ms).
[14:44:16.969] <TB3>     INFO: Test took 1466ms.
[14:44:16.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:16.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[14:44:17.477] <TB3>     INFO: Expecting 2560 events.
[14:44:18.435] <TB3>     INFO: 2560 events read in total (243ms).
[14:44:18.435] <TB3>     INFO: Test took 1466ms.
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:44:18.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:44:18.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:18.945] <TB3>     INFO: Expecting 655360 events.
[14:44:30.449] <TB3>     INFO: 655360 events read in total (10789ms).
[14:44:30.459] <TB3>     INFO: Expecting 655360 events.
[14:44:41.835] <TB3>     INFO: 655360 events read in total (10806ms).
[14:44:41.849] <TB3>     INFO: Expecting 655360 events.
[14:44:53.211] <TB3>     INFO: 655360 events read in total (10798ms).
[14:44:53.230] <TB3>     INFO: Expecting 655360 events.
[14:45:04.623] <TB3>     INFO: 655360 events read in total (10838ms).
[14:45:04.648] <TB3>     INFO: Expecting 655360 events.
[14:45:16.053] <TB3>     INFO: 655360 events read in total (10853ms).
[14:45:16.080] <TB3>     INFO: Expecting 655360 events.
[14:45:27.505] <TB3>     INFO: 655360 events read in total (10875ms).
[14:45:27.536] <TB3>     INFO: Expecting 655360 events.
[14:45:38.909] <TB3>     INFO: 655360 events read in total (10828ms).
[14:45:38.945] <TB3>     INFO: Expecting 655360 events.
[14:45:50.313] <TB3>     INFO: 655360 events read in total (10826ms).
[14:45:50.353] <TB3>     INFO: Expecting 655360 events.
[14:46:01.741] <TB3>     INFO: 655360 events read in total (10858ms).
[14:46:01.785] <TB3>     INFO: Expecting 655360 events.
[14:46:13.201] <TB3>     INFO: 655360 events read in total (10889ms).
[14:46:13.249] <TB3>     INFO: Expecting 655360 events.
[14:46:24.697] <TB3>     INFO: 655360 events read in total (10922ms).
[14:46:24.757] <TB3>     INFO: Expecting 655360 events.
[14:46:36.278] <TB3>     INFO: 655360 events read in total (10994ms).
[14:46:36.342] <TB3>     INFO: Expecting 655360 events.
[14:46:47.756] <TB3>     INFO: 655360 events read in total (10888ms).
[14:46:47.817] <TB3>     INFO: Expecting 655360 events.
[14:46:59.236] <TB3>     INFO: 655360 events read in total (10892ms).
[14:46:59.301] <TB3>     INFO: Expecting 655360 events.
[14:47:10.670] <TB3>     INFO: 655360 events read in total (10842ms).
[14:47:10.749] <TB3>     INFO: Expecting 655360 events.
[14:47:22.112] <TB3>     INFO: 655360 events read in total (10837ms).
[14:47:22.186] <TB3>     INFO: Test took 183747ms.
[14:47:22.278] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:22.586] <TB3>     INFO: Expecting 655360 events.
[14:47:34.084] <TB3>     INFO: 655360 events read in total (10783ms).
[14:47:34.095] <TB3>     INFO: Expecting 655360 events.
[14:47:45.456] <TB3>     INFO: 655360 events read in total (10794ms).
[14:47:45.471] <TB3>     INFO: Expecting 655360 events.
[14:47:56.827] <TB3>     INFO: 655360 events read in total (10792ms).
[14:47:56.846] <TB3>     INFO: Expecting 655360 events.
[14:48:08.182] <TB3>     INFO: 655360 events read in total (10784ms).
[14:48:08.205] <TB3>     INFO: Expecting 655360 events.
[14:48:19.565] <TB3>     INFO: 655360 events read in total (10803ms).
[14:48:19.593] <TB3>     INFO: Expecting 655360 events.
[14:48:30.983] <TB3>     INFO: 655360 events read in total (10849ms).
[14:48:31.017] <TB3>     INFO: Expecting 655360 events.
[14:48:42.397] <TB3>     INFO: 655360 events read in total (10837ms).
[14:48:42.433] <TB3>     INFO: Expecting 655360 events.
[14:48:53.861] <TB3>     INFO: 655360 events read in total (10896ms).
[14:48:53.902] <TB3>     INFO: Expecting 655360 events.
[14:49:05.347] <TB3>     INFO: 655360 events read in total (10915ms).
[14:49:05.392] <TB3>     INFO: Expecting 655360 events.
[14:49:16.801] <TB3>     INFO: 655360 events read in total (10883ms).
[14:49:16.856] <TB3>     INFO: Expecting 655360 events.
[14:49:28.234] <TB3>     INFO: 655360 events read in total (10852ms).
[14:49:28.286] <TB3>     INFO: Expecting 655360 events.
[14:49:39.657] <TB3>     INFO: 655360 events read in total (10844ms).
[14:49:39.714] <TB3>     INFO: Expecting 655360 events.
[14:49:51.081] <TB3>     INFO: 655360 events read in total (10840ms).
[14:49:51.150] <TB3>     INFO: Expecting 655360 events.
[14:50:02.518] <TB3>     INFO: 655360 events read in total (10842ms).
[14:50:02.582] <TB3>     INFO: Expecting 655360 events.
[14:50:13.943] <TB3>     INFO: 655360 events read in total (10835ms).
[14:50:14.012] <TB3>     INFO: Expecting 655360 events.
[14:50:25.383] <TB3>     INFO: 655360 events read in total (10844ms).
[14:50:25.459] <TB3>     INFO: Test took 183181ms.
[14:50:25.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:50:25.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:50:25.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:50:25.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:50:25.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:50:25.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:50:25.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:50:25.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:50:25.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:50:25.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:50:25.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:50:25.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:50:25.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:50:25.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:25.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:50:25.638] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.645] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.651] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.658] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.665] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.672] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.678] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.685] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.692] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.698] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:50:25.705] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:50:25.712] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:50:25.718] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.725] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.732] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.739] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.745] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.752] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.759] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:25.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:50:25.796] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C0.dat
[14:50:25.796] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C1.dat
[14:50:25.796] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C2.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C3.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C4.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C5.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C6.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C7.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C8.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C9.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C10.dat
[14:50:25.797] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C11.dat
[14:50:25.798] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C12.dat
[14:50:25.798] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C13.dat
[14:50:25.798] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C14.dat
[14:50:25.798] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//dacParameters35_C15.dat
[14:50:26.142] <TB3>     INFO: Expecting 41600 events.
[14:50:29.946] <TB3>     INFO: 41600 events read in total (3089ms).
[14:50:29.947] <TB3>     INFO: Test took 4146ms.
[14:50:30.594] <TB3>     INFO: Expecting 41600 events.
[14:50:34.399] <TB3>     INFO: 41600 events read in total (3090ms).
[14:50:34.399] <TB3>     INFO: Test took 4145ms.
[14:50:35.045] <TB3>     INFO: Expecting 41600 events.
[14:50:38.850] <TB3>     INFO: 41600 events read in total (3090ms).
[14:50:38.851] <TB3>     INFO: Test took 4146ms.
[14:50:39.157] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:39.289] <TB3>     INFO: Expecting 2560 events.
[14:50:40.246] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:40.246] <TB3>     INFO: Test took 1089ms.
[14:50:40.248] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:40.755] <TB3>     INFO: Expecting 2560 events.
[14:50:41.712] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:41.712] <TB3>     INFO: Test took 1464ms.
[14:50:41.714] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:42.222] <TB3>     INFO: Expecting 2560 events.
[14:50:43.179] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:43.179] <TB3>     INFO: Test took 1465ms.
[14:50:43.182] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:43.688] <TB3>     INFO: Expecting 2560 events.
[14:50:44.645] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:44.646] <TB3>     INFO: Test took 1464ms.
[14:50:44.648] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:45.155] <TB3>     INFO: Expecting 2560 events.
[14:50:46.112] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:46.112] <TB3>     INFO: Test took 1465ms.
[14:50:46.114] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:46.622] <TB3>     INFO: Expecting 2560 events.
[14:50:47.579] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:47.579] <TB3>     INFO: Test took 1465ms.
[14:50:47.581] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:48.088] <TB3>     INFO: Expecting 2560 events.
[14:50:49.045] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:49.045] <TB3>     INFO: Test took 1464ms.
[14:50:49.047] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:49.555] <TB3>     INFO: Expecting 2560 events.
[14:50:50.512] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:50.512] <TB3>     INFO: Test took 1465ms.
[14:50:50.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:51.021] <TB3>     INFO: Expecting 2560 events.
[14:50:51.978] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:51.979] <TB3>     INFO: Test took 1465ms.
[14:50:51.980] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:52.488] <TB3>     INFO: Expecting 2560 events.
[14:50:53.445] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:53.446] <TB3>     INFO: Test took 1466ms.
[14:50:53.447] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:53.954] <TB3>     INFO: Expecting 2560 events.
[14:50:54.911] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:54.912] <TB3>     INFO: Test took 1465ms.
[14:50:54.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:55.421] <TB3>     INFO: Expecting 2560 events.
[14:50:56.378] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:56.378] <TB3>     INFO: Test took 1465ms.
[14:50:56.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:56.887] <TB3>     INFO: Expecting 2560 events.
[14:50:57.844] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:57.845] <TB3>     INFO: Test took 1465ms.
[14:50:57.847] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:58.354] <TB3>     INFO: Expecting 2560 events.
[14:50:59.311] <TB3>     INFO: 2560 events read in total (242ms).
[14:50:59.311] <TB3>     INFO: Test took 1464ms.
[14:50:59.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:59.820] <TB3>     INFO: Expecting 2560 events.
[14:51:00.777] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:00.777] <TB3>     INFO: Test took 1464ms.
[14:51:00.779] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:01.286] <TB3>     INFO: Expecting 2560 events.
[14:51:02.244] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:02.244] <TB3>     INFO: Test took 1465ms.
[14:51:02.246] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:02.753] <TB3>     INFO: Expecting 2560 events.
[14:51:03.711] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:03.711] <TB3>     INFO: Test took 1465ms.
[14:51:03.713] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:04.220] <TB3>     INFO: Expecting 2560 events.
[14:51:05.177] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:05.177] <TB3>     INFO: Test took 1464ms.
[14:51:05.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:05.687] <TB3>     INFO: Expecting 2560 events.
[14:51:06.644] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:06.645] <TB3>     INFO: Test took 1466ms.
[14:51:06.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:07.154] <TB3>     INFO: Expecting 2560 events.
[14:51:08.111] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:08.112] <TB3>     INFO: Test took 1465ms.
[14:51:08.113] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:08.621] <TB3>     INFO: Expecting 2560 events.
[14:51:09.578] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:09.579] <TB3>     INFO: Test took 1466ms.
[14:51:09.581] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:10.088] <TB3>     INFO: Expecting 2560 events.
[14:51:11.045] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:11.045] <TB3>     INFO: Test took 1464ms.
[14:51:11.047] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:11.554] <TB3>     INFO: Expecting 2560 events.
[14:51:12.512] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:12.512] <TB3>     INFO: Test took 1465ms.
[14:51:12.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:13.021] <TB3>     INFO: Expecting 2560 events.
[14:51:13.979] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:13.979] <TB3>     INFO: Test took 1465ms.
[14:51:13.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:14.488] <TB3>     INFO: Expecting 2560 events.
[14:51:15.445] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:15.446] <TB3>     INFO: Test took 1465ms.
[14:51:15.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:15.955] <TB3>     INFO: Expecting 2560 events.
[14:51:16.912] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:16.913] <TB3>     INFO: Test took 1465ms.
[14:51:16.915] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:17.422] <TB3>     INFO: Expecting 2560 events.
[14:51:18.379] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:18.380] <TB3>     INFO: Test took 1465ms.
[14:51:18.382] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:18.888] <TB3>     INFO: Expecting 2560 events.
[14:51:19.846] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:19.847] <TB3>     INFO: Test took 1466ms.
[14:51:19.849] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:20.355] <TB3>     INFO: Expecting 2560 events.
[14:51:21.313] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:21.313] <TB3>     INFO: Test took 1465ms.
[14:51:21.315] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:21.822] <TB3>     INFO: Expecting 2560 events.
[14:51:22.780] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:22.780] <TB3>     INFO: Test took 1465ms.
[14:51:22.782] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:23.289] <TB3>     INFO: Expecting 2560 events.
[14:51:24.247] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:24.247] <TB3>     INFO: Test took 1465ms.
[14:51:24.249] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:24.756] <TB3>     INFO: Expecting 2560 events.
[14:51:25.714] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:25.714] <TB3>     INFO: Test took 1465ms.
[14:51:26.727] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 465 seconds
[14:51:26.727] <TB3>     INFO: PH scale (per ROC):    75  77  79  79  67  85  67  67  77  75  82  78  74  71  73  80
[14:51:26.727] <TB3>     INFO: PH offset (per ROC):  186 171 174 192 189 160 176 195 176 174 166 178 169 178 191 170
[14:51:26.895] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:51:26.898] <TB3>     INFO: ######################################################################
[14:51:26.898] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:51:26.898] <TB3>     INFO: ######################################################################
[14:51:26.898] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:51:26.910] <TB3>     INFO: scanning low vcal = 10
[14:51:27.250] <TB3>     INFO: Expecting 41600 events.
[14:51:30.957] <TB3>     INFO: 41600 events read in total (2992ms).
[14:51:30.958] <TB3>     INFO: Test took 4048ms.
[14:51:30.959] <TB3>     INFO: scanning low vcal = 20
[14:51:31.466] <TB3>     INFO: Expecting 41600 events.
[14:51:35.173] <TB3>     INFO: 41600 events read in total (2992ms).
[14:51:35.174] <TB3>     INFO: Test took 4215ms.
[14:51:35.175] <TB3>     INFO: scanning low vcal = 30
[14:51:35.682] <TB3>     INFO: Expecting 41600 events.
[14:51:39.395] <TB3>     INFO: 41600 events read in total (2998ms).
[14:51:39.396] <TB3>     INFO: Test took 4221ms.
[14:51:39.397] <TB3>     INFO: scanning low vcal = 40
[14:51:39.900] <TB3>     INFO: Expecting 41600 events.
[14:51:44.108] <TB3>     INFO: 41600 events read in total (3492ms).
[14:51:44.109] <TB3>     INFO: Test took 4712ms.
[14:51:44.112] <TB3>     INFO: scanning low vcal = 50
[14:51:44.534] <TB3>     INFO: Expecting 41600 events.
[14:51:48.765] <TB3>     INFO: 41600 events read in total (3516ms).
[14:51:48.766] <TB3>     INFO: Test took 4654ms.
[14:51:48.769] <TB3>     INFO: scanning low vcal = 60
[14:51:49.191] <TB3>     INFO: Expecting 41600 events.
[14:51:53.421] <TB3>     INFO: 41600 events read in total (3515ms).
[14:51:53.422] <TB3>     INFO: Test took 4653ms.
[14:51:53.425] <TB3>     INFO: scanning low vcal = 70
[14:51:53.846] <TB3>     INFO: Expecting 41600 events.
[14:51:58.077] <TB3>     INFO: 41600 events read in total (3516ms).
[14:51:58.077] <TB3>     INFO: Test took 4652ms.
[14:51:58.080] <TB3>     INFO: scanning low vcal = 80
[14:51:58.501] <TB3>     INFO: Expecting 41600 events.
[14:52:02.736] <TB3>     INFO: 41600 events read in total (3520ms).
[14:52:02.736] <TB3>     INFO: Test took 4655ms.
[14:52:02.740] <TB3>     INFO: scanning low vcal = 90
[14:52:03.161] <TB3>     INFO: Expecting 41600 events.
[14:52:07.391] <TB3>     INFO: 41600 events read in total (3515ms).
[14:52:07.391] <TB3>     INFO: Test took 4651ms.
[14:52:07.395] <TB3>     INFO: scanning low vcal = 100
[14:52:07.815] <TB3>     INFO: Expecting 41600 events.
[14:52:12.178] <TB3>     INFO: 41600 events read in total (3648ms).
[14:52:12.178] <TB3>     INFO: Test took 4783ms.
[14:52:12.181] <TB3>     INFO: scanning low vcal = 110
[14:52:12.604] <TB3>     INFO: Expecting 41600 events.
[14:52:16.832] <TB3>     INFO: 41600 events read in total (3513ms).
[14:52:16.833] <TB3>     INFO: Test took 4651ms.
[14:52:16.836] <TB3>     INFO: scanning low vcal = 120
[14:52:17.257] <TB3>     INFO: Expecting 41600 events.
[14:52:21.486] <TB3>     INFO: 41600 events read in total (3514ms).
[14:52:21.486] <TB3>     INFO: Test took 4650ms.
[14:52:21.489] <TB3>     INFO: scanning low vcal = 130
[14:52:21.912] <TB3>     INFO: Expecting 41600 events.
[14:52:26.142] <TB3>     INFO: 41600 events read in total (3515ms).
[14:52:26.142] <TB3>     INFO: Test took 4653ms.
[14:52:26.146] <TB3>     INFO: scanning low vcal = 140
[14:52:26.567] <TB3>     INFO: Expecting 41600 events.
[14:52:30.797] <TB3>     INFO: 41600 events read in total (3515ms).
[14:52:30.797] <TB3>     INFO: Test took 4651ms.
[14:52:30.800] <TB3>     INFO: scanning low vcal = 150
[14:52:31.222] <TB3>     INFO: Expecting 41600 events.
[14:52:35.452] <TB3>     INFO: 41600 events read in total (3515ms).
[14:52:35.453] <TB3>     INFO: Test took 4653ms.
[14:52:35.456] <TB3>     INFO: scanning low vcal = 160
[14:52:35.877] <TB3>     INFO: Expecting 41600 events.
[14:52:40.106] <TB3>     INFO: 41600 events read in total (3514ms).
[14:52:40.107] <TB3>     INFO: Test took 4651ms.
[14:52:40.110] <TB3>     INFO: scanning low vcal = 170
[14:52:40.532] <TB3>     INFO: Expecting 41600 events.
[14:52:44.760] <TB3>     INFO: 41600 events read in total (3513ms).
[14:52:44.761] <TB3>     INFO: Test took 4651ms.
[14:52:44.766] <TB3>     INFO: scanning low vcal = 180
[14:52:45.186] <TB3>     INFO: Expecting 41600 events.
[14:52:49.413] <TB3>     INFO: 41600 events read in total (3512ms).
[14:52:49.414] <TB3>     INFO: Test took 4648ms.
[14:52:49.417] <TB3>     INFO: scanning low vcal = 190
[14:52:49.839] <TB3>     INFO: Expecting 41600 events.
[14:52:54.071] <TB3>     INFO: 41600 events read in total (3517ms).
[14:52:54.072] <TB3>     INFO: Test took 4655ms.
[14:52:54.075] <TB3>     INFO: scanning low vcal = 200
[14:52:54.496] <TB3>     INFO: Expecting 41600 events.
[14:52:58.726] <TB3>     INFO: 41600 events read in total (3515ms).
[14:52:58.727] <TB3>     INFO: Test took 4652ms.
[14:52:58.730] <TB3>     INFO: scanning low vcal = 210
[14:52:59.151] <TB3>     INFO: Expecting 41600 events.
[14:53:03.380] <TB3>     INFO: 41600 events read in total (3514ms).
[14:53:03.381] <TB3>     INFO: Test took 4651ms.
[14:53:03.384] <TB3>     INFO: scanning low vcal = 220
[14:53:03.806] <TB3>     INFO: Expecting 41600 events.
[14:53:08.036] <TB3>     INFO: 41600 events read in total (3515ms).
[14:53:08.036] <TB3>     INFO: Test took 4652ms.
[14:53:08.039] <TB3>     INFO: scanning low vcal = 230
[14:53:08.460] <TB3>     INFO: Expecting 41600 events.
[14:53:12.688] <TB3>     INFO: 41600 events read in total (3513ms).
[14:53:12.688] <TB3>     INFO: Test took 4649ms.
[14:53:12.692] <TB3>     INFO: scanning low vcal = 240
[14:53:13.114] <TB3>     INFO: Expecting 41600 events.
[14:53:17.343] <TB3>     INFO: 41600 events read in total (3514ms).
[14:53:17.344] <TB3>     INFO: Test took 4652ms.
[14:53:17.347] <TB3>     INFO: scanning low vcal = 250
[14:53:17.769] <TB3>     INFO: Expecting 41600 events.
[14:53:21.001] <TB3>     INFO: 41600 events read in total (3517ms).
[14:53:21.002] <TB3>     INFO: Test took 4655ms.
[14:53:22.006] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:53:22.427] <TB3>     INFO: Expecting 41600 events.
[14:53:26.656] <TB3>     INFO: 41600 events read in total (3514ms).
[14:53:26.657] <TB3>     INFO: Test took 4651ms.
[14:53:26.660] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:53:27.082] <TB3>     INFO: Expecting 41600 events.
[14:53:31.310] <TB3>     INFO: 41600 events read in total (3513ms).
[14:53:31.310] <TB3>     INFO: Test took 4650ms.
[14:53:31.314] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:53:31.737] <TB3>     INFO: Expecting 41600 events.
[14:53:35.964] <TB3>     INFO: 41600 events read in total (3512ms).
[14:53:35.965] <TB3>     INFO: Test took 4651ms.
[14:53:35.968] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:53:36.391] <TB3>     INFO: Expecting 41600 events.
[14:53:40.618] <TB3>     INFO: 41600 events read in total (3512ms).
[14:53:40.619] <TB3>     INFO: Test took 4651ms.
[14:53:40.622] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:53:41.045] <TB3>     INFO: Expecting 41600 events.
[14:53:45.272] <TB3>     INFO: 41600 events read in total (3512ms).
[14:53:45.272] <TB3>     INFO: Test took 4650ms.
[14:53:45.818] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:53:45.821] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:53:45.821] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:53:45.821] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:53:45.821] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:53:45.822] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:53:45.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:54:22.720] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:54:22.720] <TB3>     INFO: non-linearity mean:  0.957 0.962 0.960 0.958 0.953 0.954 0.955 0.957 0.961 0.952 0.949 0.956 0.957 0.955 0.960 0.958
[14:54:22.720] <TB3>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.006 0.006 0.005 0.008 0.007 0.005 0.006 0.006 0.006 0.007 0.007 0.005 0.006
[14:54:22.720] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:54:22.743] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:54:22.765] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:54:22.787] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:54:22.809] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:54:22.832] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:54:22.854] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:54:22.876] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:54:22.898] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:54:22.921] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:54:22.943] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:54:22.965] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:54:22.988] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:54:23.010] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:54:23.033] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:54:23.055] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160929-1304-300V_2016-09-29_13h04m_1475172296//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:54:23.078] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[14:54:23.078] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:54:23.085] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:54:23.085] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:54:23.088] <TB3>     INFO: ######################################################################
[14:54:23.088] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:54:23.088] <TB3>     INFO: ######################################################################
[14:54:23.090] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:54:23.100] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:23.100] <TB3>     INFO:     run 1 of 1
[14:54:23.100] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:23.441] <TB3>     INFO: Expecting 3120000 events.
[14:55:11.414] <TB3>     INFO: 1260180 events read in total (47258ms).
[14:55:58.786] <TB3>     INFO: 2518900 events read in total (94630ms).
[14:56:21.513] <TB3>     INFO: 3120000 events read in total (117358ms).
[14:56:21.557] <TB3>     INFO: Test took 118458ms.
[14:56:21.646] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:21.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:23.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:24.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:26.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:27.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:28.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:30.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:31.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:33.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:34.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:36.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:37.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:39.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:40.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:42.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:43.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:45.075] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390311936
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1705, RMS = 2.19632
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0607, RMS = 2.51959
[14:56:45.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:56:45.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:56:45.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4372, RMS = 1.28985
[14:56:45.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:56:45.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:56:45.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0682, RMS = 1.65723
[14:56:45.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4981, RMS = 0.865042
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.547, RMS = 0.944279
[14:56:45.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5225, RMS = 1.79388
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2814, RMS = 1.87996
[14:56:45.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0234, RMS = 1.23164
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9942, RMS = 1.18184
[14:56:45.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2863, RMS = 1.4496
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4164, RMS = 1.72904
[14:56:45.111] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5203, RMS = 1.84452
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4169, RMS = 2.13554
[14:56:45.112] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2216, RMS = 1.5769
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1605, RMS = 2.06597
[14:56:45.113] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 96.1401, RMS = 1.53643
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 96.2915, RMS = 1.76702
[14:56:45.114] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 106
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9186, RMS = 1.46792
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3782, RMS = 2.20093
[14:56:45.115] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6639, RMS = 1.76244
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5486, RMS = 2.44533
[14:56:45.116] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:56:45.117] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:56:45.117] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.367, RMS = 1.51343
[14:56:45.117] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:56:45.118] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:56:45.118] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6973, RMS = 1.48263
[14:56:45.118] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2217, RMS = 2.18251
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.8415, RMS = 2.31824
[14:56:45.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 98.9186, RMS = 1.58547
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 107
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 97.5276, RMS = 1.67391
[14:56:45.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 106
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9862, RMS = 1.77276
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.445, RMS = 1.98655
[14:56:45.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8782, RMS = 1.70789
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4236, RMS = 1.8778
[14:56:45.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:56:45.125] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[14:56:45.125] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
[14:56:45.125] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:56:45.219] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:56:45.219] <TB3>     INFO: enter test to run
[14:56:45.219] <TB3>     INFO:   test:  no parameter change
[14:56:45.220] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:56:45.221] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[14:56:45.221] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[14:56:45.221] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:56:45.725] <TB3>    QUIET: Connection to board 24 closed.
[14:56:45.726] <TB3>     INFO: pXar: this is the end, my friend
[14:56:45.726] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
